

================================================================
== Vitis HLS Report for 'V_writer_1'
================================================================
* Date:           Thu Sep 14 02:17:50 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test3.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.386 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6147|     6147|  20.470 us|  20.470 us|  6147|  6147|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_write_j  |     6145|     6145|         9|          8|          1|   768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       40|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2464|    -|
|Register             |        -|     -|      178|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      178|     2504|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_14_fu_1848_p2                   |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1105                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_240                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln90_fu_1832_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  40|          26|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |V_0_address0                 |  49|          9|   10|         90|
    |V_0_address1                 |  49|          9|   10|         90|
    |V_0_d0                       |  49|          9|    8|         72|
    |V_0_d1                       |  49|          9|    8|         72|
    |V_10_address0                |  49|          9|   10|         90|
    |V_10_address1                |  49|          9|   10|         90|
    |V_10_d0                      |  49|          9|    8|         72|
    |V_10_d1                      |  49|          9|    8|         72|
    |V_11_address0                |  49|          9|   10|         90|
    |V_11_address1                |  49|          9|   10|         90|
    |V_11_d0                      |  49|          9|    8|         72|
    |V_11_d1                      |  49|          9|    8|         72|
    |V_1_address0                 |  49|          9|   10|         90|
    |V_1_address1                 |  49|          9|   10|         90|
    |V_1_d0                       |  49|          9|    8|         72|
    |V_1_d1                       |  49|          9|    8|         72|
    |V_2_address0                 |  49|          9|   10|         90|
    |V_2_address1                 |  49|          9|   10|         90|
    |V_2_d0                       |  49|          9|    8|         72|
    |V_2_d1                       |  49|          9|    8|         72|
    |V_3_address0                 |  49|          9|   10|         90|
    |V_3_address1                 |  49|          9|   10|         90|
    |V_3_d0                       |  49|          9|    8|         72|
    |V_3_d1                       |  49|          9|    8|         72|
    |V_4_address0                 |  49|          9|   10|         90|
    |V_4_address1                 |  49|          9|   10|         90|
    |V_4_d0                       |  49|          9|    8|         72|
    |V_4_d1                       |  49|          9|    8|         72|
    |V_5_address0                 |  49|          9|   10|         90|
    |V_5_address1                 |  49|          9|   10|         90|
    |V_5_d0                       |  49|          9|    8|         72|
    |V_5_d1                       |  49|          9|    8|         72|
    |V_6_address0                 |  49|          9|   10|         90|
    |V_6_address1                 |  49|          9|   10|         90|
    |V_6_d0                       |  49|          9|    8|         72|
    |V_6_d1                       |  49|          9|    8|         72|
    |V_7_address0                 |  49|          9|   10|         90|
    |V_7_address1                 |  49|          9|   10|         90|
    |V_7_d0                       |  49|          9|    8|         72|
    |V_7_d1                       |  49|          9|    8|         72|
    |V_8_address0                 |  49|          9|   10|         90|
    |V_8_address1                 |  49|          9|   10|         90|
    |V_8_d0                       |  49|          9|    8|         72|
    |V_8_d1                       |  49|          9|    8|         72|
    |V_9_address0                 |  49|          9|   10|         90|
    |V_9_address1                 |  49|          9|   10|         90|
    |V_9_d0                       |  49|          9|    8|         72|
    |V_9_d1                       |  49|          9|    8|         72|
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j           |   9|          2|   10|         20|
    |j_02_fu_170                  |   9|          2|   10|         20|
    |outp_v_blk_n                 |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |2464|        455|  458|       3947|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |data_pack_data_10_reg_2442   |   8|   0|    8|          0|
    |data_pack_data_11_reg_2458   |   8|   0|    8|          0|
    |data_pack_data_12_reg_2474   |   8|   0|    8|          0|
    |data_pack_data_13_reg_2490   |   8|   0|    8|          0|
    |data_pack_data_14_reg_2506   |   8|   0|    8|          0|
    |data_pack_data_9_reg_2426    |   8|   0|    8|          0|
    |icmp_ln90_reg_2386           |   1|   0|    1|          0|
    |j_02_fu_170                  |  10|   0|   10|          0|
    |j_reg_2380                   |  10|   0|   10|          0|
    |tmp_23_reg_2554              |   8|   0|    8|          0|
    |tmp_24_reg_2570              |   8|   0|    8|          0|
    |tmp_25_reg_2586              |   8|   0|    8|          0|
    |tmp_26_reg_2602              |   8|   0|    8|          0|
    |tmp_37_cast_reg_2629         |   6|   0|    7|          1|
    |tmp_38_cast_reg_2636         |   6|   0|    8|          2|
    |tmp_40_cast_reg_2642         |   6|   0|    9|          3|
    |tmp_41_cast_reg_2647         |   6|   0|    9|          3|
    |tmp_reg_2522                 |   8|   0|    8|          0|
    |tmp_s_reg_2538               |   8|   0|    8|          0|
    |trunc_ln145_12_reg_2410      |   8|   0|    8|          0|
    |trunc_ln145_s_reg_2394       |   8|   0|    8|          0|
    |trunc_ln94_reg_2618          |   6|   0|    6|          0|
    |trunc_ln_reg_2390            |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 178|   0|  187|          9|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|    V_writer.1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    V_writer.1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    V_writer.1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    V_writer.1|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|    V_writer.1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    V_writer.1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    V_writer.1|  return value|
|outp_v_dout            |   in|  128|     ap_fifo|        outp_v|       pointer|
|outp_v_num_data_valid  |   in|    3|     ap_fifo|        outp_v|       pointer|
|outp_v_fifo_cap        |   in|    3|     ap_fifo|        outp_v|       pointer|
|outp_v_empty_n         |   in|    1|     ap_fifo|        outp_v|       pointer|
|outp_v_read            |  out|    1|     ap_fifo|        outp_v|       pointer|
|V_0_address0           |  out|   10|   ap_memory|           V_0|         array|
|V_0_ce0                |  out|    1|   ap_memory|           V_0|         array|
|V_0_we0                |  out|    1|   ap_memory|           V_0|         array|
|V_0_d0                 |  out|    8|   ap_memory|           V_0|         array|
|V_0_address1           |  out|   10|   ap_memory|           V_0|         array|
|V_0_ce1                |  out|    1|   ap_memory|           V_0|         array|
|V_0_we1                |  out|    1|   ap_memory|           V_0|         array|
|V_0_d1                 |  out|    8|   ap_memory|           V_0|         array|
|V_1_address0           |  out|   10|   ap_memory|           V_1|         array|
|V_1_ce0                |  out|    1|   ap_memory|           V_1|         array|
|V_1_we0                |  out|    1|   ap_memory|           V_1|         array|
|V_1_d0                 |  out|    8|   ap_memory|           V_1|         array|
|V_1_address1           |  out|   10|   ap_memory|           V_1|         array|
|V_1_ce1                |  out|    1|   ap_memory|           V_1|         array|
|V_1_we1                |  out|    1|   ap_memory|           V_1|         array|
|V_1_d1                 |  out|    8|   ap_memory|           V_1|         array|
|V_2_address0           |  out|   10|   ap_memory|           V_2|         array|
|V_2_ce0                |  out|    1|   ap_memory|           V_2|         array|
|V_2_we0                |  out|    1|   ap_memory|           V_2|         array|
|V_2_d0                 |  out|    8|   ap_memory|           V_2|         array|
|V_2_address1           |  out|   10|   ap_memory|           V_2|         array|
|V_2_ce1                |  out|    1|   ap_memory|           V_2|         array|
|V_2_we1                |  out|    1|   ap_memory|           V_2|         array|
|V_2_d1                 |  out|    8|   ap_memory|           V_2|         array|
|V_3_address0           |  out|   10|   ap_memory|           V_3|         array|
|V_3_ce0                |  out|    1|   ap_memory|           V_3|         array|
|V_3_we0                |  out|    1|   ap_memory|           V_3|         array|
|V_3_d0                 |  out|    8|   ap_memory|           V_3|         array|
|V_3_address1           |  out|   10|   ap_memory|           V_3|         array|
|V_3_ce1                |  out|    1|   ap_memory|           V_3|         array|
|V_3_we1                |  out|    1|   ap_memory|           V_3|         array|
|V_3_d1                 |  out|    8|   ap_memory|           V_3|         array|
|V_4_address0           |  out|   10|   ap_memory|           V_4|         array|
|V_4_ce0                |  out|    1|   ap_memory|           V_4|         array|
|V_4_we0                |  out|    1|   ap_memory|           V_4|         array|
|V_4_d0                 |  out|    8|   ap_memory|           V_4|         array|
|V_4_address1           |  out|   10|   ap_memory|           V_4|         array|
|V_4_ce1                |  out|    1|   ap_memory|           V_4|         array|
|V_4_we1                |  out|    1|   ap_memory|           V_4|         array|
|V_4_d1                 |  out|    8|   ap_memory|           V_4|         array|
|V_5_address0           |  out|   10|   ap_memory|           V_5|         array|
|V_5_ce0                |  out|    1|   ap_memory|           V_5|         array|
|V_5_we0                |  out|    1|   ap_memory|           V_5|         array|
|V_5_d0                 |  out|    8|   ap_memory|           V_5|         array|
|V_5_address1           |  out|   10|   ap_memory|           V_5|         array|
|V_5_ce1                |  out|    1|   ap_memory|           V_5|         array|
|V_5_we1                |  out|    1|   ap_memory|           V_5|         array|
|V_5_d1                 |  out|    8|   ap_memory|           V_5|         array|
|V_6_address0           |  out|   10|   ap_memory|           V_6|         array|
|V_6_ce0                |  out|    1|   ap_memory|           V_6|         array|
|V_6_we0                |  out|    1|   ap_memory|           V_6|         array|
|V_6_d0                 |  out|    8|   ap_memory|           V_6|         array|
|V_6_address1           |  out|   10|   ap_memory|           V_6|         array|
|V_6_ce1                |  out|    1|   ap_memory|           V_6|         array|
|V_6_we1                |  out|    1|   ap_memory|           V_6|         array|
|V_6_d1                 |  out|    8|   ap_memory|           V_6|         array|
|V_7_address0           |  out|   10|   ap_memory|           V_7|         array|
|V_7_ce0                |  out|    1|   ap_memory|           V_7|         array|
|V_7_we0                |  out|    1|   ap_memory|           V_7|         array|
|V_7_d0                 |  out|    8|   ap_memory|           V_7|         array|
|V_7_address1           |  out|   10|   ap_memory|           V_7|         array|
|V_7_ce1                |  out|    1|   ap_memory|           V_7|         array|
|V_7_we1                |  out|    1|   ap_memory|           V_7|         array|
|V_7_d1                 |  out|    8|   ap_memory|           V_7|         array|
|V_8_address0           |  out|   10|   ap_memory|           V_8|         array|
|V_8_ce0                |  out|    1|   ap_memory|           V_8|         array|
|V_8_we0                |  out|    1|   ap_memory|           V_8|         array|
|V_8_d0                 |  out|    8|   ap_memory|           V_8|         array|
|V_8_address1           |  out|   10|   ap_memory|           V_8|         array|
|V_8_ce1                |  out|    1|   ap_memory|           V_8|         array|
|V_8_we1                |  out|    1|   ap_memory|           V_8|         array|
|V_8_d1                 |  out|    8|   ap_memory|           V_8|         array|
|V_9_address0           |  out|   10|   ap_memory|           V_9|         array|
|V_9_ce0                |  out|    1|   ap_memory|           V_9|         array|
|V_9_we0                |  out|    1|   ap_memory|           V_9|         array|
|V_9_d0                 |  out|    8|   ap_memory|           V_9|         array|
|V_9_address1           |  out|   10|   ap_memory|           V_9|         array|
|V_9_ce1                |  out|    1|   ap_memory|           V_9|         array|
|V_9_we1                |  out|    1|   ap_memory|           V_9|         array|
|V_9_d1                 |  out|    8|   ap_memory|           V_9|         array|
|V_10_address0          |  out|   10|   ap_memory|          V_10|         array|
|V_10_ce0               |  out|    1|   ap_memory|          V_10|         array|
|V_10_we0               |  out|    1|   ap_memory|          V_10|         array|
|V_10_d0                |  out|    8|   ap_memory|          V_10|         array|
|V_10_address1          |  out|   10|   ap_memory|          V_10|         array|
|V_10_ce1               |  out|    1|   ap_memory|          V_10|         array|
|V_10_we1               |  out|    1|   ap_memory|          V_10|         array|
|V_10_d1                |  out|    8|   ap_memory|          V_10|         array|
|V_11_address0          |  out|   10|   ap_memory|          V_11|         array|
|V_11_ce0               |  out|    1|   ap_memory|          V_11|         array|
|V_11_we0               |  out|    1|   ap_memory|          V_11|         array|
|V_11_d0                |  out|    8|   ap_memory|          V_11|         array|
|V_11_address1          |  out|   10|   ap_memory|          V_11|         array|
|V_11_ce1               |  out|    1|   ap_memory|          V_11|         array|
|V_11_we1               |  out|    1|   ap_memory|          V_11|         array|
|V_11_d1                |  out|    8|   ap_memory|          V_11|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

