Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Jun 20 21:28:26 2019
| Host         : LAPTOP-N22FN740 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sccomp_dataflow_timing_summary_routed.rpt -rpx sccomp_dataflow_timing_summary_routed.rpx
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2866 register/latch pins with no clock driven by root clock pin: DIV/O_CLK_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: LED/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12052 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     86.031        0.000                      0                  148        0.268        0.000                      0                  148       49.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            86.031        0.000                      0                   94        0.268        0.000                      0                   94       49.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 92.352        0.000                      0                   54        1.153        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       86.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.031ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/O_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 1.601ns (8.923%)  route 16.337ns (91.077%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2335, routed)       16.337    18.814    DIV/reset_IBUF
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.124    18.938 r  DIV/O_CLK_i_1/O
                         net (fo=1, routed)           0.000    18.938    DIV/O_CLK_i_1_n_0
    SLICE_X70Y71         FDRE                                         r  DIV/O_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.500   104.923    DIV/clk_in_IBUF_BUFG
    SLICE_X70Y71         FDRE                                         r  DIV/O_CLK_reg/C
                         clock pessimism              0.000   104.923    
                         clock uncertainty           -0.035   104.887    
    SLICE_X70Y71         FDRE (Setup_fdre_C_D)        0.081   104.968    DIV/O_CLK_reg
  -------------------------------------------------------------------
                         required time                        104.968    
                         arrival time                         -18.938    
  -------------------------------------------------------------------
                         slack                                 86.031    

Slack (MET) :             86.177ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 1.477ns (8.592%)  route 15.708ns (91.408%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=2335, routed)       15.708    18.185    DIV/reset_IBUF
    SLICE_X70Y72         FDRE                                         r  DIV/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.498   104.921    DIV/clk_in_IBUF_BUFG
    SLICE_X70Y72         FDRE                                         r  DIV/count_reg[0]/C
                         clock pessimism              0.000   104.921    
                         clock uncertainty           -0.035   104.885    
    SLICE_X70Y72         FDRE (Setup_fdre_C_R)       -0.524   104.361    DIV/count_reg[0]
  -------------------------------------------------------------------
                         required time                        104.361    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 86.177    

Slack (MET) :             86.177ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 1.477ns (8.592%)  route 15.708ns (91.408%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=2335, routed)       15.708    18.185    DIV/reset_IBUF
    SLICE_X70Y72         FDRE                                         r  DIV/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.498   104.921    DIV/clk_in_IBUF_BUFG
    SLICE_X70Y72         FDRE                                         r  DIV/count_reg[3]/C
                         clock pessimism              0.000   104.921    
                         clock uncertainty           -0.035   104.885    
    SLICE_X70Y72         FDRE (Setup_fdre_C_R)       -0.524   104.361    DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                        104.361    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 86.177    

Slack (MET) :             86.246ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.213ns  (logic 1.477ns (8.578%)  route 15.736ns (91.422%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=2335, routed)       15.736    18.213    DIV/reset_IBUF
    SLICE_X69Y71         FDRE                                         r  DIV/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.500   104.923    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y71         FDRE                                         r  DIV/count_reg[1]/C
                         clock pessimism              0.000   104.923    
                         clock uncertainty           -0.035   104.887    
    SLICE_X69Y71         FDRE (Setup_fdre_C_R)       -0.429   104.458    DIV/count_reg[1]
  -------------------------------------------------------------------
                         required time                        104.458    
                         arrival time                         -18.213    
  -------------------------------------------------------------------
                         slack                                 86.246    

Slack (MET) :             86.246ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.213ns  (logic 1.477ns (8.578%)  route 15.736ns (91.422%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=2335, routed)       15.736    18.213    DIV/reset_IBUF
    SLICE_X69Y71         FDRE                                         r  DIV/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.500   104.923    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y71         FDRE                                         r  DIV/count_reg[2]/C
                         clock pessimism              0.000   104.923    
                         clock uncertainty           -0.035   104.887    
    SLICE_X69Y71         FDRE (Setup_fdre_C_R)       -0.429   104.458    DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                        104.458    
                         arrival time                         -18.213    
  -------------------------------------------------------------------
                         slack                                 86.246    

Slack (MET) :             86.276ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.180ns  (logic 1.477ns (8.595%)  route 15.703ns (91.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=2335, routed)       15.703    18.180    DIV/reset_IBUF
    SLICE_X69Y73         FDRE                                         r  DIV/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497   104.920    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y73         FDRE                                         r  DIV/count_reg[10]/C
                         clock pessimism              0.000   104.920    
                         clock uncertainty           -0.035   104.884    
    SLICE_X69Y73         FDRE (Setup_fdre_C_R)       -0.429   104.455    DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                        104.455    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                 86.276    

Slack (MET) :             86.276ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.180ns  (logic 1.477ns (8.595%)  route 15.703ns (91.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=2335, routed)       15.703    18.180    DIV/reset_IBUF
    SLICE_X69Y73         FDRE                                         r  DIV/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497   104.920    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y73         FDRE                                         r  DIV/count_reg[11]/C
                         clock pessimism              0.000   104.920    
                         clock uncertainty           -0.035   104.884    
    SLICE_X69Y73         FDRE (Setup_fdre_C_R)       -0.429   104.455    DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                        104.455    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                 86.276    

Slack (MET) :             86.276ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.180ns  (logic 1.477ns (8.595%)  route 15.703ns (91.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=2335, routed)       15.703    18.180    DIV/reset_IBUF
    SLICE_X69Y73         FDRE                                         r  DIV/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497   104.920    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y73         FDRE                                         r  DIV/count_reg[8]/C
                         clock pessimism              0.000   104.920    
                         clock uncertainty           -0.035   104.884    
    SLICE_X69Y73         FDRE (Setup_fdre_C_R)       -0.429   104.455    DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                        104.455    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                 86.276    

Slack (MET) :             86.276ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.180ns  (logic 1.477ns (8.595%)  route 15.703ns (91.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=2335, routed)       15.703    18.180    DIV/reset_IBUF
    SLICE_X69Y73         FDRE                                         r  DIV/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.497   104.920    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y73         FDRE                                         r  DIV/count_reg[9]/C
                         clock pessimism              0.000   104.920    
                         clock uncertainty           -0.035   104.884    
    SLICE_X69Y73         FDRE (Setup_fdre_C_R)       -0.429   104.455    DIV/count_reg[9]
  -------------------------------------------------------------------
                         required time                        104.455    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                 86.276    

Slack (MET) :             86.414ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.042ns  (logic 1.477ns (8.664%)  route 15.566ns (91.336%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 r  reset_IBUF_inst/O
                         net (fo=2335, routed)       15.566    18.042    DIV/reset_IBUF
    SLICE_X69Y72         FDRE                                         r  DIV/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.498   104.921    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y72         FDRE                                         r  DIV/count_reg[4]/C
                         clock pessimism              0.000   104.921    
                         clock uncertainty           -0.035   104.885    
    SLICE_X69Y72         FDRE (Setup_fdre_C_R)       -0.429   104.456    DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                        104.456    
                         arrival time                         -18.042    
  -------------------------------------------------------------------
                         slack                                 86.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 LED/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    LED/clk_in_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  LED/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  LED/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.784    LED/cnt_reg_n_0_[10]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  LED/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    LED/cnt_reg[8]_i_1_n_5
    SLICE_X0Y88          FDCE                                         r  LED/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    LED/clk_in_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  LED/cnt_reg[10]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.105     1.626    LED/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 LED/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.601     1.520    LED/clk_in_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  LED/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  LED/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.783    LED/cnt_reg_n_0_[6]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  LED/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    LED/cnt_reg[4]_i_1_n_5
    SLICE_X0Y87          FDCE                                         r  LED/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.873     2.038    LED/clk_in_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  LED/cnt_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.105     1.625    LED/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 LED/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.600     1.519    LED/clk_in_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  LED/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  LED/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.782    LED/cnt_reg_n_0_[2]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  LED/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    LED/cnt_reg[0]_i_1_n_5
    SLICE_X0Y86          FDCE                                         r  LED/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    LED/clk_in_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  LED/cnt_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.105     1.624    LED/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 LED/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    LED/clk_in_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  LED/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  LED/cnt_reg[14]/Q
                         net (fo=4, routed)           0.134     1.796    LED/seg7_clk
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  LED/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    LED/cnt_reg[12]_i_1_n_5
    SLICE_X0Y89          FDCE                                         r  LED/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    LED/clk_in_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  LED/cnt_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.105     1.626    LED/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.262%)  route 0.146ns (36.738%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.477    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y72         FDRE                                         r  DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  DIV/count_reg[7]/Q
                         net (fo=8, routed)           0.146     1.765    DIV/count[7]
    SLICE_X69Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  DIV/count[7]_i_3/O
                         net (fo=1, routed)           0.000     1.810    DIV/p_0_in[6]
    SLICE_X69Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.876 r  DIV/count_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.876    DIV/sel0[6]
    SLICE_X69Y72         FDRE                                         r  DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.992    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y72         FDRE                                         r  DIV/count_reg[6]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X69Y72         FDRE (Hold_fdre_C_D)         0.102     1.579    DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.509%)  route 0.149ns (37.491%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.477    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y72         FDRE                                         r  DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  DIV/count_reg[7]/Q
                         net (fo=8, routed)           0.149     1.768    DIV/count[7]
    SLICE_X69Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  DIV/count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.813    DIV/p_0_in[7]
    SLICE_X69Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.876 r  DIV/count_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.876    DIV/sel0[7]
    SLICE_X69Y72         FDRE                                         r  DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.992    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y72         FDRE                                         r  DIV/count_reg[7]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X69Y72         FDRE (Hold_fdre_C_D)         0.102     1.579    DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 DIV/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.252ns (62.945%)  route 0.148ns (37.055%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.475    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y76         FDRE                                         r  DIV/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  DIV/count_reg[23]/Q
                         net (fo=7, routed)           0.148     1.765    DIV/count[23]
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  DIV/count[23]_i_3/O
                         net (fo=1, routed)           0.000     1.810    DIV/p_0_in[22]
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.876 r  DIV/count_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.876    DIV/sel0[22]
    SLICE_X69Y76         FDRE                                         r  DIV/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.825     1.990    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y76         FDRE                                         r  DIV/count_reg[22]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X69Y76         FDRE (Hold_fdre_C_D)         0.102     1.577    DIV/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 DIV/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.256ns (63.503%)  route 0.147ns (36.497%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.555     1.474    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y74         FDRE                                         r  DIV/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  DIV/count_reg[15]/Q
                         net (fo=8, routed)           0.147     1.762    DIV/count[15]
    SLICE_X69Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  DIV/count[15]_i_5/O
                         net (fo=1, routed)           0.000     1.807    DIV/p_0_in[12]
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.877 r  DIV/count_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.877    DIV/sel0[12]
    SLICE_X69Y74         FDRE                                         r  DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.989    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y74         FDRE                                         r  DIV/count_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X69Y74         FDRE (Hold_fdre_C_D)         0.102     1.576    DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.256ns (63.493%)  route 0.147ns (36.507%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.477    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y72         FDRE                                         r  DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  DIV/count_reg[7]/Q
                         net (fo=8, routed)           0.147     1.766    DIV/count[7]
    SLICE_X69Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  DIV/count[7]_i_5/O
                         net (fo=1, routed)           0.000     1.811    DIV/p_0_in[4]
    SLICE_X69Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.881 r  DIV/count_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.881    DIV/sel0[4]
    SLICE_X69Y72         FDRE                                         r  DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.992    DIV/clk_in_IBUF_BUFG
    SLICE_X69Y72         FDRE                                         r  DIV/count_reg[4]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X69Y72         FDRE (Hold_fdre_C_D)         0.102     1.579    DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 LED/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    LED/clk_in_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  LED/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  LED/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.784    LED/cnt_reg_n_0_[10]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.928 r  LED/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    LED/cnt_reg[8]_i_1_n_4
    SLICE_X0Y88          FDCE                                         r  LED/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    LED/clk_in_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  LED/cnt_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.105     1.626    LED/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X70Y71    DIV/O_CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X70Y72    DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y73    DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y73    DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y74    DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y74    DIV/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y74    DIV/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y74    DIV/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y75    DIV/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X70Y71    DIV/O_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y71    DIV/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y78    DIV/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y78    DIV/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y71    DIV/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y78    DIV/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y78    DIV/count_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y86     LED/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y86     LED/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y86     LED/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y88     LED/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y88     LED/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y88     LED/cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y88     LED/cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y84    LED/i_data_store_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y85    LED/i_data_store_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y84    LED/i_data_store_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y85    LED/i_data_store_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y85    LED/i_data_store_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y85    LED/i_data_store_reg[24]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       92.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.352ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.223ns  (logic 1.477ns (13.156%)  route 9.747ns (86.844%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 104.930 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        9.747    12.223    LED/reset_IBUF
    SLICE_X46Y84         FDCE                                         f  LED/i_data_store_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507   104.930    LED/clk_in_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  LED/i_data_store_reg[16]/C
                         clock pessimism              0.000   104.930    
                         clock uncertainty           -0.035   104.894    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319   104.575    LED/i_data_store_reg[16]
  -------------------------------------------------------------------
                         required time                        104.575    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                 92.352    

Slack (MET) :             92.352ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.223ns  (logic 1.477ns (13.156%)  route 9.747ns (86.844%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 104.930 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        9.747    12.223    LED/reset_IBUF
    SLICE_X46Y84         FDCE                                         f  LED/i_data_store_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507   104.930    LED/clk_in_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  LED/i_data_store_reg[18]/C
                         clock pessimism              0.000   104.930    
                         clock uncertainty           -0.035   104.894    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319   104.575    LED/i_data_store_reg[18]
  -------------------------------------------------------------------
                         required time                        104.575    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                 92.352    

Slack (MET) :             92.352ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[28]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.223ns  (logic 1.477ns (13.156%)  route 9.747ns (86.844%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 104.930 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        9.747    12.223    LED/reset_IBUF
    SLICE_X46Y84         FDCE                                         f  LED/i_data_store_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507   104.930    LED/clk_in_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  LED/i_data_store_reg[28]/C
                         clock pessimism              0.000   104.930    
                         clock uncertainty           -0.035   104.894    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319   104.575    LED/i_data_store_reg[28]
  -------------------------------------------------------------------
                         required time                        104.575    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                 92.352    

Slack (MET) :             92.352ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[29]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        11.223ns  (logic 1.477ns (13.156%)  route 9.747ns (86.844%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 104.930 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        9.747    12.223    LED/reset_IBUF
    SLICE_X46Y84         FDCE                                         f  LED/i_data_store_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507   104.930    LED/clk_in_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  LED/i_data_store_reg[29]/C
                         clock pessimism              0.000   104.930    
                         clock uncertainty           -0.035   104.894    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.319   104.575    LED/i_data_store_reg[29]
  -------------------------------------------------------------------
                         required time                        104.575    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                 92.352    

Slack (MET) :             95.040ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[25]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 1.477ns (17.461%)  route 6.980ns (82.539%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        6.980     9.456    LED/reset_IBUF
    SLICE_X35Y85         FDCE                                         f  LED/i_data_store_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514   104.937    LED/clk_in_IBUF_BUFG
    SLICE_X35Y85         FDCE                                         r  LED/i_data_store_reg[25]/C
                         clock pessimism              0.000   104.937    
                         clock uncertainty           -0.035   104.901    
    SLICE_X35Y85         FDCE (Recov_fdce_C_CLR)     -0.405   104.496    LED/i_data_store_reg[25]
  -------------------------------------------------------------------
                         required time                        104.496    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 95.040    

Slack (MET) :             95.040ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[26]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 1.477ns (17.461%)  route 6.980ns (82.539%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        6.980     9.456    LED/reset_IBUF
    SLICE_X35Y85         FDCE                                         f  LED/i_data_store_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514   104.937    LED/clk_in_IBUF_BUFG
    SLICE_X35Y85         FDCE                                         r  LED/i_data_store_reg[26]/C
                         clock pessimism              0.000   104.937    
                         clock uncertainty           -0.035   104.901    
    SLICE_X35Y85         FDCE (Recov_fdce_C_CLR)     -0.405   104.496    LED/i_data_store_reg[26]
  -------------------------------------------------------------------
                         required time                        104.496    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 95.040    

Slack (MET) :             95.040ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[27]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 1.477ns (17.461%)  route 6.980ns (82.539%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        6.980     9.456    LED/reset_IBUF
    SLICE_X35Y85         FDCE                                         f  LED/i_data_store_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514   104.937    LED/clk_in_IBUF_BUFG
    SLICE_X35Y85         FDCE                                         r  LED/i_data_store_reg[27]/C
                         clock pessimism              0.000   104.937    
                         clock uncertainty           -0.035   104.901    
    SLICE_X35Y85         FDCE (Recov_fdce_C_CLR)     -0.405   104.496    LED/i_data_store_reg[27]
  -------------------------------------------------------------------
                         required time                        104.496    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 95.040    

Slack (MET) :             95.084ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/i_data_store_reg[24]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 1.477ns (17.461%)  route 6.980ns (82.539%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        6.980     9.456    LED/reset_IBUF
    SLICE_X34Y85         FDCE                                         f  LED/i_data_store_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514   104.937    LED/clk_in_IBUF_BUFG
    SLICE_X34Y85         FDCE                                         r  LED/i_data_store_reg[24]/C
                         clock pessimism              0.000   104.937    
                         clock uncertainty           -0.035   104.901    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.361   104.540    LED/i_data_store_reg[24]
  -------------------------------------------------------------------
                         required time                        104.540    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 95.084    

Slack (MET) :             95.084ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/o_seg_r_reg[5]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 1.477ns (17.461%)  route 6.980ns (82.539%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        6.980     9.456    LED/reset_IBUF
    SLICE_X34Y85         FDPE                                         f  LED/o_seg_r_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514   104.937    LED/clk_in_IBUF_BUFG
    SLICE_X34Y85         FDPE                                         r  LED/o_seg_r_reg[5]/C
                         clock pessimism              0.000   104.937    
                         clock uncertainty           -0.035   104.901    
    SLICE_X34Y85         FDPE (Recov_fdpe_C_PRE)     -0.361   104.540    LED/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        104.540    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 95.084    

Slack (MET) :             95.086ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/o_seg_r_reg[3]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 1.477ns (17.461%)  route 6.980ns (82.539%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        6.980     9.456    LED/reset_IBUF
    SLICE_X35Y85         FDPE                                         f  LED/o_seg_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514   104.937    LED/clk_in_IBUF_BUFG
    SLICE_X35Y85         FDPE                                         r  LED/o_seg_r_reg[3]/C
                         clock pessimism              0.000   104.937    
                         clock uncertainty           -0.035   104.901    
    SLICE_X35Y85         FDPE (Recov_fdpe_C_PRE)     -0.359   104.542    LED/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        104.542    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 95.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.244ns (11.646%)  route 1.855ns (88.354%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        1.855     3.099    LED/reset_IBUF
    SLICE_X0Y87          FDCE                                         f  LED/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.873     2.038    LED/clk_in_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  LED/cnt_reg[4]/C
                         clock pessimism              0.000     2.038    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.946    LED/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.244ns (11.646%)  route 1.855ns (88.354%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        1.855     3.099    LED/reset_IBUF
    SLICE_X0Y87          FDCE                                         f  LED/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.873     2.038    LED/clk_in_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  LED/cnt_reg[5]/C
                         clock pessimism              0.000     2.038    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.946    LED/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.244ns (11.646%)  route 1.855ns (88.354%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        1.855     3.099    LED/reset_IBUF
    SLICE_X0Y87          FDCE                                         f  LED/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.873     2.038    LED/clk_in_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  LED/cnt_reg[6]/C
                         clock pessimism              0.000     2.038    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.946    LED/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.244ns (11.646%)  route 1.855ns (88.354%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        1.855     3.099    LED/reset_IBUF
    SLICE_X0Y87          FDCE                                         f  LED/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.873     2.038    LED/clk_in_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  LED/cnt_reg[7]/C
                         clock pessimism              0.000     2.038    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.946    LED/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.244ns (11.352%)  route 1.909ns (88.648%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        1.909     3.153    LED/reset_IBUF
    SLICE_X0Y86          FDCE                                         f  LED/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    LED/clk_in_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  LED/cnt_reg[0]/C
                         clock pessimism              0.000     2.037    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.945    LED/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.244ns (11.352%)  route 1.909ns (88.648%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        1.909     3.153    LED/reset_IBUF
    SLICE_X0Y86          FDCE                                         f  LED/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    LED/clk_in_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  LED/cnt_reg[1]/C
                         clock pessimism              0.000     2.037    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.945    LED/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.244ns (11.352%)  route 1.909ns (88.648%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        1.909     3.153    LED/reset_IBUF
    SLICE_X0Y86          FDCE                                         f  LED/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    LED/clk_in_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  LED/cnt_reg[2]/C
                         clock pessimism              0.000     2.037    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.945    LED/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.244ns (11.352%)  route 1.909ns (88.648%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        1.909     3.153    LED/reset_IBUF
    SLICE_X0Y86          FDCE                                         f  LED/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    LED/clk_in_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  LED/cnt_reg[3]/C
                         clock pessimism              0.000     2.037    
    SLICE_X0Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.945    LED/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.244ns (10.873%)  route 2.004ns (89.127%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        2.004     3.248    LED/reset_IBUF
    SLICE_X0Y89          FDCE                                         f  LED/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    LED/clk_in_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  LED/cnt_reg[12]/C
                         clock pessimism              0.000     2.040    
    SLICE_X0Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.948    LED/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LED/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.244ns (10.873%)  route 2.004ns (89.127%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=2335, routed)        2.004     3.248    LED/reset_IBUF
    SLICE_X0Y89          FDCE                                         f  LED/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.875     2.040    LED/clk_in_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  LED/cnt_reg[13]/C
                         clock pessimism              0.000     2.040    
    SLICE_X0Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.948    LED/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  1.300    





