

================================================================
== Vivado HLS Report for 'i_max_pooling4'
================================================================
* Date:           Sun Oct 30 00:20:26 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7393|  7393|  7393|  7393|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  7392|  7392|       462|          -|          -|    16|    no    |
        | + Loop 1.1              |   460|   460|        92|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |    90|    90|        18|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1      |    16|    16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     6|     6|         3|          -|          -|     2|    no    |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    342|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    107|    -|
|Register         |        -|      -|     177|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     243|    688|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U31  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln104_1_fu_390_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln104_2_fu_213_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln104_3_fu_329_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln104_4_fu_354_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln104_5_fu_399_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln104_fu_320_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln106_1_fu_261_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln106_2_fu_278_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln106_3_fu_364_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln106_fu_231_p2     |     +    |      0|  0|  15|           8|           8|
    |c_fu_179_p2             |     +    |      0|  0|  15|           5|           1|
    |h_fu_243_p2             |     +    |      0|  0|  12|           3|           1|
    |i_fu_314_p2             |     +    |      0|  0|  10|           2|           1|
    |j_fu_384_p2             |     +    |      0|  0|  10|           2|           1|
    |w_fu_290_p2             |     +    |      0|  0|  12|           3|           1|
    |and_ln104_1_fu_486_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln104_fu_480_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln101_fu_308_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln103_fu_378_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln104_1_fu_450_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln104_2_fu_462_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln104_3_fu_468_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln104_fu_444_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln96_fu_173_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln97_fu_237_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln98_fu_284_p2     |   icmp   |      0|  0|   9|           3|           3|
    |or_ln104_1_fu_474_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln104_fu_456_p2      |    or    |      0|  0|   2|           1|           1|
    |max_value_fu_492_p3     |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 342|         183|         151|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |c_0_reg_86           |   9|          2|    5|         10|
    |h_0_reg_97           |   9|          2|    3|          6|
    |i_0_reg_133          |   9|          2|    2|          4|
    |j_0_reg_156          |   9|          2|    2|          4|
    |max_value_0_reg_120  |   9|          2|   32|         64|
    |max_value_1_reg_144  |   9|          2|   32|         64|
    |w_0_reg_108          |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 107|         23|   80|        167|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln104_2_reg_507  |   8|   0|    9|          1|
    |add_ln104_4_reg_556  |  11|   0|   12|          1|
    |add_ln106_2_reg_530  |  10|   0|   10|          0|
    |add_ln106_reg_512    |   8|   0|    8|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_0_reg_86           |   5|   0|    5|          0|
    |c_reg_502            |   5|   0|    5|          0|
    |h_0_reg_97           |   3|   0|    3|          0|
    |h_reg_520            |   3|   0|    3|          0|
    |i_0_reg_133          |   2|   0|    2|          0|
    |i_reg_551            |   2|   0|    2|          0|
    |input_load_reg_574   |  32|   0|   32|          0|
    |j_0_reg_156          |   2|   0|    2|          0|
    |j_reg_564            |   2|   0|    2|          0|
    |max_value_0_reg_120  |  32|   0|   32|          0|
    |max_value_1_reg_144  |  32|   0|   32|          0|
    |shl_ln104_1_reg_543  |   3|   0|    4|          1|
    |shl_ln_reg_525       |   3|   0|    4|          1|
    |w_0_reg_108          |   3|   0|    3|          0|
    |w_reg_538            |   3|   0|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 177|   0|  181|          4|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|input_r_address0   | out |   11|  ap_memory |     input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |     input_r    |     array    |
|output_r_address0  | out |    9|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

