// Seed: 2690994941
module module_0;
  wire id_1;
  logic [7:0] id_2;
  id_3(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(id_2[1'b0] - 1), .id_4(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2[1'd0] = id_1;
  module_0();
endmodule
