# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_voter.srcs/sources_1/new/voter.vhd" \
"../../../../project_voter.srcs/sim_1/new/voter4.vhd" \

# Do not sort compile order
nosort
