#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x647af30a9690 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x647af30a9820 .scope module, "testbench" "testbench" 3 145;
 .timescale 0 0;
v0x647af31171b0_0 .var "address", 4 0;
v0x647af3117290_0 .var "clk", 0 0;
v0x647af3117330_0 .net "instruction_binary_line", 31 0, v0x647af3115bc0_0;  1 drivers
RS_0x7cb7de8be0a8 .resolv tri, v0x647af30d6af0_0, v0x647af3115350_0;
v0x647af31173d0_0 .net8 "out_reg", 31 0, RS_0x7cb7de8be0a8;  2 drivers
RS_0x7cb7de8be018 .resolv tri, v0x647af3115460_0, v0x647af3116c80_0;
v0x647af3117470_0 .net8 "program_counter", 4 0, RS_0x7cb7de8be018;  2 drivers
v0x647af3117530_0 .var "reset", 0 0;
v0x647af31175d0_0 .var "write_enable", 0 0;
S_0x647af30e4890 .scope module, "regfile" "general_purpose_register" 3 155, 3 1 0, S_0x647af30a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 32 "data";
    .port_info 5 /OUTPUT 32 "out_register";
v0x647af30d9430_0 .net8 "address", 4 0, RS_0x7cb7de8be018;  alias, 2 drivers
v0x647af30d8200_0 .net "clk", 0 0, v0x647af3117290_0;  1 drivers
v0x647af30d8300_0 .net "data", 31 0, v0x647af3115bc0_0;  alias, 1 drivers
v0x647af30d6af0_0 .var "out_register", 31 0;
v0x647af30d9e70_0 .var "register", 31 0;
v0x647af30d9f10_0 .net "reset", 0 0, v0x647af3117530_0;  1 drivers
v0x647af3114320_0 .net "write_enable", 0 0, v0x647af31175d0_0;  1 drivers
E_0x647af30eee20 .event posedge, v0x647af30d9f10_0, v0x647af30d8200_0;
S_0x647af31144a0 .scope module, "uurt" "decode" 3 163, 3 76 0, S_0x647af30a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_binary_line";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 5 "program_counter";
    .port_info 5 /OUTPUT 32 "out_reg";
v0x647af3114f90_0 .net "clk", 0 0, v0x647af3117290_0;  alias, 1 drivers
v0x647af31150a0_0 .var "ins_mem", 31 0;
v0x647af3115180_0 .var "ins_value", 4 0;
v0x647af3115240_0 .net "instruction_binary_line", 31 0, v0x647af3115bc0_0;  alias, 1 drivers
v0x647af3115350_0 .var "out_reg", 31 0;
v0x647af3115460_0 .var "program_counter", 4 0;
v0x647af3115550_0 .net "reg_out", 31 0, v0x647af3114c20_0;  1 drivers
v0x647af3115610_0 .net "reset", 0 0, v0x647af3117530_0;  alias, 1 drivers
v0x647af3115700_0 .var "temp_out_reg", 31 0;
v0x647af31157c0_0 .net "write_enable", 0 0, v0x647af31175d0_0;  alias, 1 drivers
E_0x647af30ed8e0 .event posedge, v0x647af30d8200_0;
S_0x647af3114760 .scope module, "regfile" "general_purpose_register" 3 87, 3 1 0, S_0x647af31144a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 32 "data";
    .port_info 5 /OUTPUT 32 "out_register";
v0x647af3114a00_0 .net8 "address", 4 0, RS_0x7cb7de8be018;  alias, 2 drivers
v0x647af3114ae0_0 .net "clk", 0 0, v0x647af3117290_0;  alias, 1 drivers
v0x647af3114b80_0 .net "data", 31 0, v0x647af3115bc0_0;  alias, 1 drivers
v0x647af3114c20_0 .var "out_register", 31 0;
v0x647af3114cc0_0 .var "register", 31 0;
v0x647af3114dd0_0 .net "reset", 0 0, v0x647af3117530_0;  alias, 1 drivers
v0x647af3114e70_0 .net "write_enable", 0 0, v0x647af31175d0_0;  alias, 1 drivers
S_0x647af3115920 .scope module, "uut" "read_instructions" 3 154, 3 21 0, S_0x647af30a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "instruction_binary";
v0x647af3115b00_0 .net "clk", 0 0, v0x647af3117290_0;  alias, 1 drivers
v0x647af3115bc0_0 .var "instruction_binary", 31 0;
v0x647af3115c80 .array "instructions", 4 0, 31 0;
v0x647af3115d20_0 .var/i "scanned", 31 0;
S_0x647af3115e60 .scope module, "uuto" "shift_to_general" 3 159, 3 41 0, S_0x647af30a9820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_binary_line";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 5 "program_counter";
    .port_info 6 /OUTPUT 32 "out_reg";
v0x647af3116960_0 .net "address", 4 0, v0x647af31171b0_0;  1 drivers
v0x647af3116a60_0 .net "clk", 0 0, v0x647af3117290_0;  alias, 1 drivers
v0x647af3116b20_0 .net "instruction_binary_line", 31 0, v0x647af3115bc0_0;  alias, 1 drivers
v0x647af3116bc0_0 .var "out_reg", 31 0;
v0x647af3116c80_0 .var "program_counter", 4 0;
v0x647af3116dd0_0 .net "reg_out", 31 0, v0x647af3116580_0;  1 drivers
v0x647af3116e90_0 .net "reset", 0 0, v0x647af3117530_0;  alias, 1 drivers
v0x647af3116fc0_0 .net "write_enable", 0 0, v0x647af31175d0_0;  alias, 1 drivers
S_0x647af3116080 .scope module, "regfile" "general_purpose_register" 3 51, 3 1 0, S_0x647af3115e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 32 "data";
    .port_info 5 /OUTPUT 32 "out_register";
v0x647af3116340_0 .net8 "address", 4 0, RS_0x7cb7de8be018;  alias, 2 drivers
v0x647af3116420_0 .net "clk", 0 0, v0x647af3117290_0;  alias, 1 drivers
v0x647af31164e0_0 .net "data", 31 0, v0x647af3115bc0_0;  alias, 1 drivers
v0x647af3116580_0 .var "out_register", 31 0;
v0x647af3116640_0 .var "register", 31 0;
v0x647af3116720_0 .net "reset", 0 0, v0x647af3117530_0;  alias, 1 drivers
v0x647af31167c0_0 .net "write_enable", 0 0, v0x647af31175d0_0;  alias, 1 drivers
    .scope S_0x647af3115920;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x647af3115d20_0, 0, 32;
    %vpi_call/w 3 29 "$readmemb", "/home/chiranjeet/instructions.txt", v0x647af3115c80 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x647af3115920;
T_1 ;
    %wait E_0x647af30ed8e0;
    %load/vec4 v0x647af3115d20_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %ix/getv/s 4, v0x647af3115d20_0;
    %load/vec4a v0x647af3115c80, 4;
    %assign/vec4 v0x647af3115bc0_0, 0;
    %vpi_call/w 3 34 "$display", "instruction  read" {0 0 0};
    %vpi_call/w 3 35 "$display", "%b", v0x647af3115bc0_0 {0 0 0};
    %load/vec4 v0x647af3115d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x647af3115d20_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x647af30e4890;
T_2 ;
    %wait E_0x647af30eee20;
    %load/vec4 v0x647af30d9f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x647af30d9e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x647af30d6af0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x647af3114320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x647af30d8300_0;
    %assign/vec4 v0x647af30d9e70_0, 0;
    %load/vec4 v0x647af30d9e70_0;
    %assign/vec4 v0x647af30d6af0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x647af3116080;
T_3 ;
    %wait E_0x647af30eee20;
    %load/vec4 v0x647af3116720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x647af3116640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x647af3116580_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x647af31167c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x647af31164e0_0;
    %assign/vec4 v0x647af3116640_0, 0;
    %load/vec4 v0x647af3116640_0;
    %assign/vec4 v0x647af3116580_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x647af3115e60;
T_4 ;
    %wait E_0x647af30eee20;
    %load/vec4 v0x647af3116e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x647af3116c80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x647af3116960_0;
    %assign/vec4 v0x647af3116c80_0, 0;
    %load/vec4 v0x647af3116c80_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x647af3116c80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x647af3115e60;
T_5 ;
    %wait E_0x647af30eee20;
    %load/vec4 v0x647af3116e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x647af3116bc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x647af3116dd0_0;
    %assign/vec4 v0x647af3116bc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x647af3114760;
T_6 ;
    %wait E_0x647af30eee20;
    %load/vec4 v0x647af3114dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x647af3114cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x647af3114c20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x647af3114e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x647af3114b80_0;
    %assign/vec4 v0x647af3114cc0_0, 0;
    %load/vec4 v0x647af3114cc0_0;
    %assign/vec4 v0x647af3114c20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x647af31144a0;
T_7 ;
    %wait E_0x647af30ed8e0;
    %load/vec4 v0x647af3115550_0;
    %assign/vec4 v0x647af31150a0_0, 0;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 17, 0, 2;
    %dup/vec4;
    %pushi/vec4 65706, 0, 17;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 66389, 0, 17;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 66779, 0, 17;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 67583, 0, 17;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 67949, 0, 17;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 68476, 0, 17;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 71338, 0, 17;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %load/vec4 v0x647af3115550_0;
    %store/vec4 v0x647af3115700_0, 0, 32;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 27, 6;
    %assign/vec4 v0x647af3115460_0, 0;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x647af3115180_0, 0;
    %load/vec4 v0x647af3115180_0;
    %pad/u 32;
    %store/vec4 v0x647af3115700_0, 0, 32;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 27, 6;
    %assign/vec4 v0x647af3115460_0, 0;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 22, 6;
    %pad/u 32;
    %store/vec4 v0x647af3115700_0, 0, 32;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 27, 6;
    %assign/vec4 v0x647af3115460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x647af3115180_0, 0;
    %load/vec4 v0x647af3115180_0;
    %pad/u 32;
    %store/vec4 v0x647af3115700_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 27, 6;
    %assign/vec4 v0x647af3115460_0, 0;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 22, 6;
    %pad/u 32;
    %store/vec4 v0x647af3115700_0, 0, 32;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 27, 6;
    %assign/vec4 v0x647af3115460_0, 0;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 22, 6;
    %pad/u 32;
    %store/vec4 v0x647af3115700_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 27, 6;
    %assign/vec4 v0x647af3115460_0, 0;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 22, 6;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 17, 6;
    %add;
    %assign/vec4 v0x647af3115180_0, 0;
    %load/vec4 v0x647af3115180_0;
    %pad/u 32;
    %store/vec4 v0x647af3115700_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 27, 6;
    %assign/vec4 v0x647af3115460_0, 0;
    %load/vec4 v0x647af31150a0_0;
    %parti/s 5, 22, 6;
    %assign/vec4 v0x647af3115180_0, 0;
    %load/vec4 v0x647af3115550_0;
    %load/vec4 v0x647af3115180_0;
    %part/u 1;
    %pad/u 32;
    %store/vec4 v0x647af3115700_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v0x647af3115700_0;
    %assign/vec4 v0x647af3115350_0, 0;
    %vpi_call/w 3 140 "$display", "Out_reg" {0 0 0};
    %vpi_call/w 3 141 "$display", "%b", v0x647af3115350_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x647af30a9820;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x647af3117290_0;
    %inv;
    %store/vec4 v0x647af3117290_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x647af30a9820;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x647af3117290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x647af3117530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x647af31175d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x647af3117530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x647af31175d0_0, 0, 1;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x647af31171b0_0, 0, 5;
    %delay 100, 0;
    %vpi_call/w 3 179 "$stop" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "fetchandshift.sv";
