Analysis & Synthesis report for scp
Mon Dec 23 14:33:35 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |scp|sd_io:inst27|sdCtrlInt:sdinst7|state
 12. State Machine - |scp|sd_io:inst27|SdCardCtrl:sdinst|rtnState_v
 13. State Machine - |scp|sd_io:inst27|SdCardCtrl:sdinst|state_v
 14. State Machine - |scp|uart_io:inst10|uartRecFIFO:inst02|state
 15. State Machine - |scp|uart_io:inst10|uart:inst01|receiver:uart_rx|state
 16. State Machine - |scp|uart_io:inst10|uart:inst01|transmitter:uart_tx|state
 17. State Machine - |scp|execution_unit:inst3|microstep
 18. Registers Removed During Synthesis
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Added for RAM Pass-Through Logic
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component|altsyncram_rqj2:auto_generated
 24. Source assignments for vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component|altsyncram_28n1:auto_generated
 25. Source assignments for vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component|altsyncram_1ag1:auto_generated
 26. Source assignments for vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component|altsyncram_50o1:auto_generated
 27. Source assignments for vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated
 28. Source assignments for pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated
 29. Source assignments for ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated
 30. Source assignments for sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_rd_mem_rtl_0|altsyncram_qji1:auto_generated
 31. Source assignments for sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_wr_mem_rtl_0|altsyncram_i3n1:auto_generated
 32. Source assignments for ps2_io:inst11|ps2_fifo:instp3|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated
 33. Source assignments for uart_io:inst10|uartRecFIFO:inst02|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated
 34. Source assignments for execution_unit:inst3|altsyncram:regfile_rtl_0|altsyncram_j2k1:auto_generated
 35. Source assignments for execution_unit:inst3|altsyncram:regfile_rtl_1|altsyncram_j2k1:auto_generated
 36. Parameter Settings for User Entity Instance: vga_io:inst23|VGA_controller:instv6
 37. Parameter Settings for User Entity Instance: vga_io:inst23|io_port:instv3
 38. Parameter Settings for User Entity Instance: vga_io:inst23|io_port:instv4
 39. Parameter Settings for User Entity Instance: vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: vga_io:inst23|io_port:inst2
 45. Parameter Settings for User Entity Instance: vga_io:inst23|io_port:inst1
 46. Parameter Settings for User Entity Instance: vga_io:inst23|io_port:inst3
 47. Parameter Settings for User Entity Instance: vga_pll:inst_io0|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
 48. Parameter Settings for User Entity Instance: cpu_pll:inst1|cpu_pll_0002:cpu_pll_inst|altera_pll:altera_pll_i
 49. Parameter Settings for User Entity Instance: io_port:inst22
 50. Parameter Settings for User Entity Instance: uart_io:inst10|uart:inst01
 51. Parameter Settings for User Entity Instance: uart_io:inst10|uart:inst01|baud_rate_gen:uart_baud
 52. Parameter Settings for User Entity Instance: uart_io:inst10|uart:inst01|transmitter:uart_tx
 53. Parameter Settings for User Entity Instance: uart_io:inst10|uart:inst01|receiver:uart_rx
 54. Parameter Settings for User Entity Instance: uart_io:inst10|io_port:inst04
 55. Parameter Settings for User Entity Instance: uart_io:inst10|io_port:inst03
 56. Parameter Settings for User Entity Instance: uart_io:inst10|io_port:inst05
 57. Parameter Settings for User Entity Instance: uart_io:inst10|io_port:inst06
 58. Parameter Settings for User Entity Instance: ps2_io:inst11|ps2_keyboard:instp
 59. Parameter Settings for User Entity Instance: ps2_io:inst11|ps2_keyboard:instp|debounce:debounce_ps2_clk
 60. Parameter Settings for User Entity Instance: ps2_io:inst11|ps2_keyboard:instp|debounce:debounce_ps2_data
 61. Parameter Settings for User Entity Instance: ps2_io:inst11|io_port:instp1
 62. Parameter Settings for User Entity Instance: ps2_io:inst11|io_port:instp2
 63. Parameter Settings for User Entity Instance: sound_io:inst12|io_port:inst
 64. Parameter Settings for User Entity Instance: sd_io:inst27|SdCardCtrl:sdinst
 65. Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst1
 66. Parameter Settings for User Entity Instance: sd_io:inst27|sdCtrlInt:sdinst7
 67. Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst3
 68. Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst4
 69. Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst5
 70. Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst8
 71. Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst2
 72. Parameter Settings for User Entity Instance: pt_mem:inst9|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: ram:inst|altsyncram:altsyncram_component
 74. Parameter Settings for Inferred Entity Instance: sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_rd_mem_rtl_0
 75. Parameter Settings for Inferred Entity Instance: sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_wr_mem_rtl_0
 76. Parameter Settings for Inferred Entity Instance: ps2_io:inst11|ps2_fifo:instp3|altsyncram:mem_rtl_0
 77. Parameter Settings for Inferred Entity Instance: uart_io:inst10|uartRecFIFO:inst02|altsyncram:mem_rtl_0
 78. Parameter Settings for Inferred Entity Instance: execution_unit:inst3|altsyncram:regfile_rtl_0
 79. Parameter Settings for Inferred Entity Instance: execution_unit:inst3|altsyncram:regfile_rtl_1
 80. altsyncram Parameter Settings by Entity Instance
 81. Post-Synthesis Netlist Statistics for Top Partition
 82. Elapsed Time Per Partition
 83. Analysis & Synthesis Messages
 84. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 23 14:33:35 2019       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; scp                                         ;
; Top-level Entity Name           ; scp                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 983                                         ;
; Total pins                      ; 30                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,159,616                                   ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; scp                ; scp                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 2                  ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; IO/sd/SDCard.vhd                 ; yes             ; User VHDL File                         ; /home/edward/Documents/scp/quartus/IO/sd/SDCard.vhd                    ;         ;
; IO/vga/text_gen.v                ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/vga/text_gen.v                   ;         ;
; IO/ps2/ps2_to_ascii.v            ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/ps2/ps2_to_ascii.v               ;         ;
; IO/ps2/ps2_keyboard.vhd          ; yes             ; User VHDL File                         ; /home/edward/Documents/scp/quartus/IO/ps2/ps2_keyboard.vhd             ;         ;
; IO/ps2/ps2_io.bdf                ; yes             ; User Block Diagram/Schematic File      ; /home/edward/Documents/scp/quartus/IO/ps2/ps2_io.bdf                   ;         ;
; IO/ps2/ps2_fifo.v                ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/ps2/ps2_fifo.v                   ;         ;
; IO/ps2/debounce.vhd              ; yes             ; User VHDL File                         ; /home/edward/Documents/scp/quartus/IO/ps2/debounce.vhd                 ;         ;
; IO/uart/uartRecFIFO.v            ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/uart/uartRecFIFO.v               ;         ;
; IO/uart/uart_io.bdf              ; yes             ; User Block Diagram/Schematic File      ; /home/edward/Documents/scp/quartus/IO/uart/uart_io.bdf                 ;         ;
; IO/uart/uart.v                   ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/uart/uart.v                      ;         ;
; IO/uart/transmitter.v            ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/uart/transmitter.v               ;         ;
; IO/uart/receiver.v               ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/uart/receiver.v                  ;         ;
; IO/uart/baud_rate_gen.v          ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/uart/baud_rate_gen.v             ;         ;
; IO/vga/vga_io.bdf                ; yes             ; User Block Diagram/Schematic File      ; /home/edward/Documents/scp/quartus/IO/vga/vga_io.bdf                   ;         ;
; IO/vga/vga_controller.v          ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/vga/vga_controller.v             ;         ;
; IO/io_port.v                     ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/io_port.v                        ;         ;
; scp.bdf                          ; yes             ; User Block Diagram/Schematic File      ; /home/edward/Documents/scp/quartus/scp.bdf                             ;         ;
; mux/mdr_out_mux.v                ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/mux/mdr_out_mux.v                   ;         ;
; vga_pll.v                        ; yes             ; User Wizard-Generated File             ; /home/edward/Documents/scp/quartus/vga_pll.v                           ; vga_pll ;
; vga_pll/vga_pll_0002.v           ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/vga_pll/vga_pll_0002.v              ; vga_pll ;
; IO/vga/char_mem.v                ; yes             ; User Wizard-Generated File             ; /home/edward/Documents/scp/quartus/IO/vga/char_mem.v                   ;         ;
; IO/vga/charset_rom.v             ; yes             ; User Wizard-Generated File             ; /home/edward/Documents/scp/quartus/IO/vga/charset_rom.v                ;         ;
; IO/vga/gfx_mem.v                 ; yes             ; User Wizard-Generated File             ; /home/edward/Documents/scp/quartus/IO/vga/gfx_mem.v                    ;         ;
; IO/sound/sound_gen.v             ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/sound/sound_gen.v                ;         ;
; IO/sound/sound_io.bdf            ; yes             ; User Block Diagram/Schematic File      ; /home/edward/Documents/scp/quartus/IO/sound/sound_io.bdf               ;         ;
; IO/sd/sd_io.bdf                  ; yes             ; User Block Diagram/Schematic File      ; /home/edward/Documents/scp/quartus/IO/sd/sd_io.bdf                     ;         ;
; IO/sd/real_sd_addr.v             ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/sd/real_sd_addr.v                ;         ;
; IO/sd/sdCtrlInt.v                ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/sd/sdCtrlInt.v                   ;         ;
; memory/ram.v                     ; yes             ; User Wizard-Generated File             ; /home/edward/Documents/scp/quartus/memory/ram.v                        ;         ;
; memory/ram_addr_manager.v        ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/memory/ram_addr_manager.v           ;         ;
; cpu/execution_unit.v             ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/cpu/execution_unit.v                ;         ;
; memory/ram_mmu.v                 ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/memory/ram_mmu.v                    ;         ;
; cpu/alu_unit.v                   ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/cpu/alu_unit.v                      ;         ;
; IO/uart/vga_screen_en_reg.v      ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/uart/vga_screen_en_reg.v         ;         ;
; cpu_pll.v                        ; yes             ; User Wizard-Generated File             ; /home/edward/Documents/scp/quartus/cpu_pll.v                           ; cpu_pll ;
; cpu_pll/cpu_pll_0002.v           ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/cpu_pll/cpu_pll_0002.v              ; cpu_pll ;
; IO/vga/vga_sync_clock.v          ; yes             ; User Verilog HDL File                  ; /home/edward/Documents/scp/quartus/IO/vga/vga_sync_clock.v             ;         ;
; IO/vga/txt_fg_mem.v              ; yes             ; User Wizard-Generated File             ; /home/edward/Documents/scp/quartus/IO/vga/txt_fg_mem.v                 ;         ;
; IO/vga/vga_fg.mif                ; yes             ; User Memory Initialization File        ; /home/edward/Documents/scp/quartus/IO/vga/vga_fg.mif                   ;         ;
; IO/vga/txt_bg_mem.v              ; yes             ; User Wizard-Generated File             ; /home/edward/Documents/scp/quartus/IO/vga/txt_bg_mem.v                 ;         ;
; memory/pt_mem.v                  ; yes             ; User Wizard-Generated File             ; /home/edward/Documents/scp/quartus/memory/pt_mem.v                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /opt/altera/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /opt/altera/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /opt/altera/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /opt/altera/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                           ; /opt/altera/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /opt/altera/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /opt/altera/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /opt/altera/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /opt/altera/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_rqj2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/altsyncram_rqj2.tdf              ;         ;
; db/altsyncram_28n1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/altsyncram_28n1.tdf              ;         ;
; db/altsyncram_1ag1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/altsyncram_1ag1.tdf              ;         ;
; db/altsyncram_50o1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/altsyncram_50o1.tdf              ;         ;
; db/altsyncram_trj2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/altsyncram_trj2.tdf              ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/decode_dla.tdf                   ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/decode_61a.tdf                   ;         ;
; db/mux_tfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/mux_tfb.tdf                      ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; /opt/altera/19.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; db/altsyncram_nbp1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/altsyncram_nbp1.tdf              ;         ;
; db/altsyncram_9tp1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/altsyncram_9tp1.tdf              ;         ;
; init_mem.mif                     ; yes             ; Auto-Found Memory Initialization File  ; /home/edward/Documents/scp/quartus/init_mem.mif                        ;         ;
; db/decode_pma.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/decode_pma.tdf                   ;         ;
; db/decode_i2a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/decode_i2a.tdf                   ;         ;
; db/mux_oib.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/mux_oib.tdf                      ;         ;
; db/altsyncram_qji1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/altsyncram_qji1.tdf              ;         ;
; db/altsyncram_i3n1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/altsyncram_i3n1.tdf              ;         ;
; db/altsyncram_93k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/altsyncram_93k1.tdf              ;         ;
; db/altsyncram_j2k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/Documents/scp/quartus/db/altsyncram_j2k1.tdf              ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1162                                                                           ;
;                                             ;                                                                                ;
; Combinational ALUT usage for logic          ; 1655                                                                           ;
;     -- 7 input functions                    ; 44                                                                             ;
;     -- 6 input functions                    ; 524                                                                            ;
;     -- 5 input functions                    ; 336                                                                            ;
;     -- 4 input functions                    ; 220                                                                            ;
;     -- <=3 input functions                  ; 531                                                                            ;
;                                             ;                                                                                ;
; Dedicated logic registers                   ; 983                                                                            ;
;                                             ;                                                                                ;
; I/O pins                                    ; 30                                                                             ;
; Total MLAB memory bits                      ; 0                                                                              ;
; Total block memory bits                     ; 2159616                                                                        ;
;                                             ;                                                                                ;
; Total DSP Blocks                            ; 1                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 6                                                                              ;
;     -- PLLs                                 ; 6                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; cpu_pll:inst1|cpu_pll_0002:cpu_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 497                                                                            ;
; Total fan-out                               ; 18427                                                                          ;
; Average fan-out                             ; 5.89                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |scp                                         ; 1655 (29)           ; 983 (0)                   ; 2159616           ; 1          ; 30   ; 0            ; |scp                                                                                                                    ; scp              ; work         ;
;    |alu_unit:inst7|                          ; 184 (184)           ; 21 (21)                   ; 0                 ; 1          ; 0    ; 0            ; |scp|alu_unit:inst7                                                                                                     ; alu_unit         ; work         ;
;    |cpu_pll:inst1|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|cpu_pll:inst1                                                                                                      ; cpu_pll          ; cpu_pll      ;
;       |cpu_pll_0002:cpu_pll_inst|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|cpu_pll:inst1|cpu_pll_0002:cpu_pll_inst                                                                            ; cpu_pll_0002     ; cpu_pll      ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|cpu_pll:inst1|cpu_pll_0002:cpu_pll_inst|altera_pll:altera_pll_i                                                    ; altera_pll       ; work         ;
;    |execution_unit:inst3|                    ; 465 (465)           ; 223 (223)                 ; 512               ; 0          ; 0    ; 0            ; |scp|execution_unit:inst3                                                                                               ; execution_unit   ; work         ;
;       |altsyncram:regfile_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |scp|execution_unit:inst3|altsyncram:regfile_rtl_0                                                                      ; altsyncram       ; work         ;
;          |altsyncram_j2k1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |scp|execution_unit:inst3|altsyncram:regfile_rtl_0|altsyncram_j2k1:auto_generated                                       ; altsyncram_j2k1  ; work         ;
;       |altsyncram:regfile_rtl_1|             ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |scp|execution_unit:inst3|altsyncram:regfile_rtl_1                                                                      ; altsyncram       ; work         ;
;          |altsyncram_j2k1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |scp|execution_unit:inst3|altsyncram:regfile_rtl_1|altsyncram_j2k1:auto_generated                                       ; altsyncram_j2k1  ; work         ;
;    |io_port:inst22|                          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|io_port:inst22                                                                                                     ; io_port          ; work         ;
;    |ps2_io:inst11|                           ; 114 (0)             ; 110 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |scp|ps2_io:inst11                                                                                                      ; ps2_io           ; work         ;
;       |io_port:instp1|                       ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|ps2_io:inst11|io_port:instp1                                                                                       ; io_port          ; work         ;
;       |io_port:instp2|                       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|ps2_io:inst11|io_port:instp2                                                                                       ; io_port          ; work         ;
;       |ps2_fifo:instp3|                      ; 28 (28)             ; 41 (41)                   ; 2048              ; 0          ; 0    ; 0            ; |scp|ps2_io:inst11|ps2_fifo:instp3                                                                                      ; ps2_fifo         ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |scp|ps2_io:inst11|ps2_fifo:instp3|altsyncram:mem_rtl_0                                                                 ; altsyncram       ; work         ;
;             |altsyncram_93k1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |scp|ps2_io:inst11|ps2_fifo:instp3|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated                                  ; altsyncram_93k1  ; work         ;
;       |ps2_keyboard:instp|                   ; 43 (17)             ; 57 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|ps2_io:inst11|ps2_keyboard:instp                                                                                   ; ps2_keyboard     ; work         ;
;          |debounce:debounce_ps2_clk|         ; 13 (13)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|ps2_io:inst11|ps2_keyboard:instp|debounce:debounce_ps2_clk                                                         ; debounce         ; work         ;
;          |debounce:debounce_ps2_data|        ; 13 (13)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|ps2_io:inst11|ps2_keyboard:instp|debounce:debounce_ps2_data                                                        ; debounce         ; work         ;
;       |ps2_to_ascii:instp4|                  ; 37 (37)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|ps2_io:inst11|ps2_to_ascii:instp4                                                                                  ; ps2_to_ascii     ; work         ;
;    |pt_mem:inst9|                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |scp|pt_mem:inst9                                                                                                       ; pt_mem           ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |scp|pt_mem:inst9|altsyncram:altsyncram_component                                                                       ; altsyncram       ; work         ;
;          |altsyncram_nbp1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |scp|pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated                                        ; altsyncram_nbp1  ; work         ;
;    |ram:inst|                                ; 56 (0)              ; 4 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |scp|ram:inst                                                                                                           ; ram              ; work         ;
;       |altsyncram:altsyncram_component|      ; 56 (0)              ; 4 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |scp|ram:inst|altsyncram:altsyncram_component                                                                           ; altsyncram       ; work         ;
;          |altsyncram_9tp1:auto_generated|    ; 56 (0)              ; 4 (4)                     ; 1572864           ; 0          ; 0    ; 0            ; |scp|ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated                                            ; altsyncram_9tp1  ; work         ;
;             |decode_i2a:rden_decode|         ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated|decode_i2a:rden_decode                     ; decode_i2a       ; work         ;
;             |decode_pma:decode3|             ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated|decode_pma:decode3                         ; decode_pma       ; work         ;
;             |mux_oib:mux2|                   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated|mux_oib:mux2                               ; mux_oib          ; work         ;
;    |ram_addr_manager:inst2|                  ; 87 (87)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|ram_addr_manager:inst2                                                                                             ; ram_addr_manager ; work         ;
;    |sd_io:inst27|                            ; 339 (0)             ; 278 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |scp|sd_io:inst27                                                                                                       ; sd_io            ; work         ;
;       |SdCardCtrl:sdinst|                    ; 244 (244)           ; 141 (141)                 ; 0                 ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|SdCardCtrl:sdinst                                                                                     ; SdCardCtrl       ; work         ;
;       |io_port:sdinst1|                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|io_port:sdinst1                                                                                       ; io_port          ; work         ;
;       |io_port:sdinst2|                      ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|io_port:sdinst2                                                                                       ; io_port          ; work         ;
;       |io_port:sdinst3|                      ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|io_port:sdinst3                                                                                       ; io_port          ; work         ;
;       |io_port:sdinst4|                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|io_port:sdinst4                                                                                       ; io_port          ; work         ;
;       |io_port:sdinst5|                      ; 1 (1)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|io_port:sdinst5                                                                                       ; io_port          ; work         ;
;       |io_port:sdinst8|                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|io_port:sdinst8                                                                                       ; io_port          ; work         ;
;       |sdCtrlInt:sdinst7|                    ; 85 (85)             ; 108 (108)                 ; 8192              ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|sdCtrlInt:sdinst7                                                                                     ; sdCtrlInt        ; work         ;
;          |altsyncram:data_rd_mem_rtl_0|      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_rd_mem_rtl_0                                                        ; altsyncram       ; work         ;
;             |altsyncram_qji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_rd_mem_rtl_0|altsyncram_qji1:auto_generated                         ; altsyncram_qji1  ; work         ;
;          |altsyncram:data_wr_mem_rtl_0|      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_wr_mem_rtl_0                                                        ; altsyncram       ; work         ;
;             |altsyncram_i3n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |scp|sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_wr_mem_rtl_0|altsyncram_i3n1:auto_generated                         ; altsyncram_i3n1  ; work         ;
;    |sound_io:inst12|                         ; 53 (0)              ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |scp|sound_io:inst12                                                                                                    ; sound_io         ; work         ;
;       |io_port:inst|                         ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|sound_io:inst12|io_port:inst                                                                                       ; io_port          ; work         ;
;       |sound_gen:inst1|                      ; 52 (52)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|sound_io:inst12|sound_gen:inst1                                                                                    ; sound_gen        ; work         ;
;    |uart_io:inst10|                          ; 106 (0)             ; 118 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |scp|uart_io:inst10                                                                                                     ; uart_io          ; work         ;
;       |io_port:inst03|                       ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|uart_io:inst10|io_port:inst03                                                                                      ; io_port          ; work         ;
;       |io_port:inst04|                       ; 1 (1)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|uart_io:inst10|io_port:inst04                                                                                      ; io_port          ; work         ;
;       |io_port:inst05|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|uart_io:inst10|io_port:inst05                                                                                      ; io_port          ; work         ;
;       |uart:inst01|                          ; 72 (0)              ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |scp|uart_io:inst10|uart:inst01                                                                                         ; uart             ; work         ;
;          |baud_rate_gen:uart_baud|           ; 20 (20)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|uart_io:inst10|uart:inst01|baud_rate_gen:uart_baud                                                                 ; baud_rate_gen    ; work         ;
;          |receiver:uart_rx|                  ; 38 (38)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|uart_io:inst10|uart:inst01|receiver:uart_rx                                                                        ; receiver         ; work         ;
;          |transmitter:uart_tx|               ; 14 (14)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|uart_io:inst10|uart:inst01|transmitter:uart_tx                                                                     ; transmitter      ; work         ;
;       |uartRecFIFO:inst02|                   ; 29 (29)             ; 42 (42)                   ; 2048              ; 0          ; 0    ; 0            ; |scp|uart_io:inst10|uartRecFIFO:inst02                                                                                  ; uartRecFIFO      ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |scp|uart_io:inst10|uartRecFIFO:inst02|altsyncram:mem_rtl_0                                                             ; altsyncram       ; work         ;
;             |altsyncram_93k1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |scp|uart_io:inst10|uartRecFIFO:inst02|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated                              ; altsyncram_93k1  ; work         ;
;    |vga_io:inst23|                           ; 220 (0)             ; 177 (0)                   ; 573696            ; 0          ; 0    ; 0            ; |scp|vga_io:inst23                                                                                                      ; vga_io           ; work         ;
;       |VGA_controller:instv6|                ; 90 (90)             ; 111 (111)                 ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|VGA_controller:instv6                                                                                ; VGA_controller   ; work         ;
;       |char_mem:instv2|                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|char_mem:instv2                                                                                      ; char_mem         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component                                                      ; altsyncram       ; work         ;
;             |altsyncram_rqj2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component|altsyncram_rqj2:auto_generated                       ; altsyncram_rqj2  ; work         ;
;       |charset_rom:instv5|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|charset_rom:instv5                                                                                   ; charset_rom      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component                                                   ; altsyncram       ; work         ;
;             |altsyncram_1ag1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component|altsyncram_1ag1:auto_generated                    ; altsyncram_1ag1  ; work         ;
;       |gfx_mem:inst|                         ; 28 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|gfx_mem:inst                                                                                         ; gfx_mem          ; work         ;
;          |altsyncram:altsyncram_component|   ; 28 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component                                                         ; altsyncram       ; work         ;
;             |altsyncram_trj2:auto_generated| ; 28 (0)              ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated                          ; altsyncram_trj2  ; work         ;
;                |decode_61a:rden_decode_a|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_61a:rden_decode_a ; decode_61a       ; work         ;
;                |decode_61a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_61a:rden_decode_b ; decode_61a       ; work         ;
;                |decode_dla:decode3|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_dla:decode3       ; decode_dla       ; work         ;
;                |mux_tfb:mux5|                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|mux_tfb:mux5             ; mux_tfb          ; work         ;
;       |io_port:inst1|                        ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|io_port:inst1                                                                                        ; io_port          ; work         ;
;       |io_port:inst2|                        ; 2 (2)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|io_port:inst2                                                                                        ; io_port          ; work         ;
;       |io_port:instv3|                       ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|io_port:instv3                                                                                       ; io_port          ; work         ;
;       |io_port:instv4|                       ; 1 (1)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|io_port:instv4                                                                                       ; io_port          ; work         ;
;       |text_gen:instv1|                      ; 97 (97)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|text_gen:instv1                                                                                      ; text_gen         ; work         ;
;       |txt_bg_mem:inst5|                     ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|txt_bg_mem:inst5                                                                                     ; txt_bg_mem       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component                                                     ; altsyncram       ; work         ;
;             |altsyncram_28n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component|altsyncram_28n1:auto_generated                      ; altsyncram_28n1  ; work         ;
;       |txt_fg_mem:inst4|                     ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|txt_fg_mem:inst4                                                                                     ; txt_fg_mem       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component                                                     ; altsyncram       ; work         ;
;             |altsyncram_50o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component|altsyncram_50o1:auto_generated                      ; altsyncram_50o1  ; work         ;
;       |vga_sync_clock:inst7|                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_io:inst23|vga_sync_clock:inst7                                                                                 ; vga_sync_clock   ; work         ;
;    |vga_pll:inst_io0|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_pll:inst_io0                                                                                                   ; vga_pll          ; vga_pll      ;
;       |vga_pll_0002:vga_pll_inst|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_pll:inst_io0|vga_pll_0002:vga_pll_inst                                                                         ; vga_pll_0002     ; vga_pll      ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|vga_pll:inst_io0|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                                                 ; altera_pll       ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                  ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------+
; execution_unit:inst3|altsyncram:regfile_rtl_0|altsyncram_j2k1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256     ; None                 ;
; execution_unit:inst3|altsyncram:regfile_rtl_1|altsyncram_j2k1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256     ; None                 ;
; ps2_io:inst11|ps2_fifo:instp3|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048    ; None                 ;
; pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated|ALTSYNCRAM                     ; AUTO ; Single Port      ; 512          ; 16           ; --           ; --           ; 8192    ; page_table_init.mif  ;
; ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated|ALTSYNCRAM                         ; AUTO ; Single Port      ; 98304        ; 16           ; --           ; --           ; 1572864 ; ../init_mem.mif      ;
; sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_rd_mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096    ; None                 ;
; sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_wr_mem_rtl_0|altsyncram_i3n1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096    ; None                 ;
; uart_io:inst10|uartRecFIFO:inst02|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048    ; None                 ;
; vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component|altsyncram_rqj2:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port   ; 2048         ; 16           ; 2048         ; 16           ; 32768   ; None                 ;
; vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component|altsyncram_1ag1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 64           ; --           ; --           ; 16384   ; charset.mif          ;
; vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|ALTSYNCRAM       ; AUTO ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288  ; None                 ;
; vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component|altsyncram_28n1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 16           ; 8            ; --           ; --           ; 128     ; vga_bg.mif           ;
; vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component|altsyncram_50o1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 16           ; 8            ; --           ; --           ; 128     ; ../IO/vga/vga_fg.mif ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------+
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |scp|ram:inst                         ; memory/ram.v         ;
; Altera ; altera_pll   ; 19.1    ; N/A          ; N/A          ; |scp|cpu_pll:inst1                    ; cpu_pll.v            ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |scp|pt_mem:inst9                     ; memory/pt_mem.v      ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |scp|vga_io:inst23|gfx_mem:inst       ; IO/vga/gfx_mem.v     ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |scp|vga_io:inst23|txt_fg_mem:inst4   ; IO/vga/txt_fg_mem.v  ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |scp|vga_io:inst23|txt_bg_mem:inst5   ; IO/vga/txt_bg_mem.v  ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |scp|vga_io:inst23|char_mem:instv2    ; IO/vga/char_mem.v    ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |scp|vga_io:inst23|charset_rom:instv5 ; IO/vga/charset_rom.v ;
; Altera ; altera_pll   ; 19.1    ; N/A          ; N/A          ; |scp|vga_pll:inst_io0                 ; vga_pll.v            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |scp|sd_io:inst27|sdCtrlInt:sdinst7|state                                                                                                                                 ;
+---------------------------+--------------------+---------------------------+---------------------+--------------------+--------------------------+---------------------+------------------+
; Name                      ; state.STATE_WR_HND ; state.STATE_WR_WRITE_DATA ; state.STATE_WR_INIT ; state.STATE_RD_HND ; state.STATE_RD_WAIT_DATA ; state.STATE_RD_INIT ; state.STATE_IDLE ;
+---------------------------+--------------------+---------------------------+---------------------+--------------------+--------------------------+---------------------+------------------+
; state.STATE_IDLE          ; 0                  ; 0                         ; 0                   ; 0                  ; 0                        ; 0                   ; 0                ;
; state.STATE_RD_INIT       ; 0                  ; 0                         ; 0                   ; 0                  ; 0                        ; 1                   ; 1                ;
; state.STATE_RD_WAIT_DATA  ; 0                  ; 0                         ; 0                   ; 0                  ; 1                        ; 0                   ; 1                ;
; state.STATE_RD_HND        ; 0                  ; 0                         ; 0                   ; 1                  ; 0                        ; 0                   ; 1                ;
; state.STATE_WR_INIT       ; 0                  ; 0                         ; 1                   ; 0                  ; 0                        ; 0                   ; 1                ;
; state.STATE_WR_WRITE_DATA ; 0                  ; 1                         ; 0                   ; 0                  ; 0                        ; 0                   ; 1                ;
; state.STATE_WR_HND        ; 1                  ; 0                         ; 0                   ; 0                  ; 0                        ; 0                   ; 1                ;
+---------------------------+--------------------+---------------------------+---------------------+--------------------+--------------------------+---------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |scp|sd_io:inst27|SdCardCtrl:sdinst|rtnState_v                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+
; Name                           ; rtnState_v.REPORT_ERROR ; rtnState_v.PULSE_SCLK ; rtnState_v.DESELECT ; rtnState_v.RX_BITS ; rtnState_v.GET_CMD_RESPONSE ; rtnState_v.TX_BITS ; rtnState_v.START_TX ; rtnState_v.WR_WAIT ; rtnState_v.WR_BLK ; rtnState_v.RD_BLK ; rtnState_v.WAIT_FOR_HOST_RW ; rtnState_v.CHK_ACMD41_RESPONSE ; rtnState_v.SEND_CMD41 ; rtnState_v.SEND_CMD55 ; rtnState_v.GET_CMD8_RESPONSE ; rtnState_v.SEND_CMD8 ; rtnState_v.CHK_CMD0_RESPONSE ; rtnState_v.SEND_CMD0 ; rtnState_v.START_INIT ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+
; rtnState_v.START_INIT          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 0                     ;
; rtnState_v.SEND_CMD0           ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 1                    ; 1                     ;
; rtnState_v.CHK_CMD0_RESPONSE   ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 1                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD8           ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 1                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.GET_CMD8_RESPONSE   ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 1                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD55          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 1                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD41          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 1                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.CHK_ACMD41_RESPONSE ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 1                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WAIT_FOR_HOST_RW    ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.RD_BLK              ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 1                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WR_BLK              ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 1                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WR_WAIT             ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 1                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.START_TX            ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 1                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.TX_BITS             ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 1                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.GET_CMD_RESPONSE    ; 0                       ; 0                     ; 0                   ; 0                  ; 1                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.RX_BITS             ; 0                       ; 0                     ; 0                   ; 1                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.DESELECT            ; 0                       ; 0                     ; 1                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.PULSE_SCLK          ; 0                       ; 1                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.REPORT_ERROR        ; 1                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |scp|sd_io:inst27|SdCardCtrl:sdinst|state_v                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+
; Name                        ; state_v.REPORT_ERROR ; state_v.PULSE_SCLK ; state_v.DESELECT ; state_v.RX_BITS ; state_v.GET_CMD_RESPONSE ; state_v.TX_BITS ; state_v.START_TX ; state_v.WR_WAIT ; state_v.WR_BLK ; state_v.RD_BLK ; state_v.WAIT_FOR_HOST_RW ; state_v.CHK_ACMD41_RESPONSE ; state_v.SEND_CMD41 ; state_v.SEND_CMD55 ; state_v.GET_CMD8_RESPONSE ; state_v.SEND_CMD8 ; state_v.CHK_CMD0_RESPONSE ; state_v.SEND_CMD0 ; state_v.START_INIT ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+
; state_v.START_INIT          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 0                  ;
; state_v.SEND_CMD0           ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 1                 ; 1                  ;
; state_v.CHK_CMD0_RESPONSE   ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 1                         ; 0                 ; 1                  ;
; state_v.SEND_CMD8           ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 1                 ; 0                         ; 0                 ; 1                  ;
; state_v.GET_CMD8_RESPONSE   ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 1                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.SEND_CMD55          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 1                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.SEND_CMD41          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 1                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.CHK_ACMD41_RESPONSE ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 1                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WAIT_FOR_HOST_RW    ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 1                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.RD_BLK              ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 1              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WR_BLK              ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 1              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WR_WAIT             ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 1               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.START_TX            ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 1                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.TX_BITS             ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 1               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.GET_CMD_RESPONSE    ; 0                    ; 0                  ; 0                ; 0               ; 1                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.RX_BITS             ; 0                    ; 0                  ; 0                ; 1               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.DESELECT            ; 0                    ; 0                  ; 1                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.PULSE_SCLK          ; 0                    ; 1                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.REPORT_ERROR        ; 1                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |scp|uart_io:inst10|uartRecFIFO:inst02|state ;
+----------+---------------------------------------------------+
; Name     ; state.01                                          ;
+----------+---------------------------------------------------+
; state.00 ; 0                                                 ;
; state.01 ; 1                                                 ;
+----------+---------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |scp|uart_io:inst10|uart:inst01|receiver:uart_rx|state                  ;
+----------------------+----------------------+---------------------+---------------------+
; Name                 ; state.RX_STATE_START ; state.RX_STATE_STOP ; state.RX_STATE_DATA ;
+----------------------+----------------------+---------------------+---------------------+
; state.RX_STATE_START ; 0                    ; 0                   ; 0                   ;
; state.RX_STATE_DATA  ; 1                    ; 0                   ; 1                   ;
; state.RX_STATE_STOP  ; 1                    ; 1                   ; 0                   ;
+----------------------+----------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |scp|uart_io:inst10|uart:inst01|transmitter:uart_tx|state                      ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STATE_STOP ; state.STATE_DATA ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_DATA  ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_STOP  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |scp|execution_unit:inst3|microstep                      ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; microstep.11 ; microstep.10 ; microstep.01 ; microstep.00 ;
+--------------+--------------+--------------+--------------+--------------+
; microstep.00 ; 0            ; 0            ; 0            ; 0            ;
; microstep.01 ; 0            ; 0            ; 1            ; 1            ;
; microstep.10 ; 0            ; 1            ; 0            ; 1            ;
; microstep.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                             ;
+------------------------------------------------------------+----------------------------------------------------------------+
; sd_io:inst27|SdCardCtrl:sdinst|addr_v[0..31]               ; Lost fanout                                                    ;
; sd_io:inst27|SdCardCtrl:sdinst|clkDivider_v[0]             ; Stuck at GND due to stuck port data_in                         ;
; ps2_io:inst11|ps2_to_ascii:instp4|cur[7]                   ; Stuck at GND due to stuck port data_in                         ;
; vga_io:inst23|VGA_controller:instv6|x[17..31]              ; Lost fanout                                                    ;
; execution_unit:inst3|opcode[3]                             ; Merged with execution_unit:inst3|has_imd                       ;
; execution_unit:inst3|condition_code[4]                     ; Merged with execution_unit:inst3|op_mem_su                     ;
; execution_unit:inst3|alu_op[0]                             ; Merged with execution_unit:inst3|op_mem_su                     ;
; execution_unit:inst3|alu_op[1]                             ; Merged with execution_unit:inst3|op_mem_bw                     ;
; execution_unit:inst3|alu_op[2]                             ; Merged with execution_unit:inst3|opcode[0]                     ;
; execution_unit:inst3|alu_op[3]                             ; Merged with execution_unit:inst3|opcode[1]                     ;
; execution_unit:inst3|reg1_i[0]                             ; Merged with execution_unit:inst3|condition_code[0]             ;
; execution_unit:inst3|reg1_i[1]                             ; Merged with execution_unit:inst3|condition_code[1]             ;
; execution_unit:inst3|reg1_i[2]                             ; Merged with execution_unit:inst3|condition_code[2]             ;
; execution_unit:inst3|reg1_i[3]                             ; Merged with execution_unit:inst3|condition_code[3]             ;
; sd_io:inst27|SdCardCtrl:sdinst|clkDivider_v[2..4]          ; Merged with sd_io:inst27|SdCardCtrl:sdinst|clkDivider_v[1]     ;
; vga_io:inst23|VGA_controller:instv6|y[28..31]              ; Stuck at GND due to stuck port data_in                         ;
; execution_unit:inst3|microstep.11                          ; Lost fanout                                                    ;
; sd_io:inst27|sdCtrlInt:sdinst7|state~9                     ; Lost fanout                                                    ;
; sd_io:inst27|sdCtrlInt:sdinst7|state~10                    ; Lost fanout                                                    ;
; sd_io:inst27|sdCtrlInt:sdinst7|state~11                    ; Lost fanout                                                    ;
; uart_io:inst10|uartRecFIFO:inst02|state~5                  ; Lost fanout                                                    ;
; uart_io:inst10|uart:inst01|transmitter:uart_tx|state~5     ; Lost fanout                                                    ;
; uart_io:inst10|uart:inst01|transmitter:uart_tx|state~6     ; Lost fanout                                                    ;
; execution_unit:inst3|microstep~2                           ; Lost fanout                                                    ;
; execution_unit:inst3|microstep~3                           ; Lost fanout                                                    ;
; sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.GET_CMD_RESPONSE ; Merged with sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.DESELECT ;
; sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.PULSE_SCLK       ; Merged with sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.DESELECT ;
; sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.REPORT_ERROR     ; Merged with sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.DESELECT ;
; sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.RX_BITS          ; Merged with sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.DESELECT ;
; sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.SEND_CMD8        ; Merged with sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.DESELECT ;
; sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.START_TX         ; Merged with sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.DESELECT ;
; sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.TX_BITS          ; Merged with sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.DESELECT ;
; sd_io:inst27|SdCardCtrl:sdinst|rtnState_v.DESELECT         ; Stuck at GND due to stuck port data_in                         ;
; sd_io:inst27|SdCardCtrl:sdinst|tx_v[0]                     ; Stuck at VCC due to stuck port data_in                         ;
; Total Number of Removed Registers = 84                     ;                                                                ;
+------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 983   ;
; Number of registers using Synchronous Clear  ; 165   ;
; Number of registers using Synchronous Load   ; 129   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 637   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Inverted Register Statistics                                ;
+---------------------------------------------------+---------+
; Inverted Register                                 ; Fan out ;
+---------------------------------------------------+---------+
; uart_io:inst10|uart:inst01|transmitter:uart_tx|tx ; 2       ;
; sd_io:inst27|SdCardCtrl:sdinst|cs_bo              ; 2       ;
; sd_io:inst27|SdCardCtrl:sdinst|mosi_o             ; 2       ;
; execution_unit:inst3|condition_reg[0]             ; 1       ;
; Total number of inverted registers = 4            ;         ;
+---------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                     ;
+-------------------------------------------------------------+--------------------------------------------------+
; Register Name                                               ; RAM Name                                         ;
+-------------------------------------------------------------+--------------------------------------------------+
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[0]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[1]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[2]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[3]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[4]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[5]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[6]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[7]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[8]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[9]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[10] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[11] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[12] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[13] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[14] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[15] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[16] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[17] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[18] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[19] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[20] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[21] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[22] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[23] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[24] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[25] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0_bypass[26] ; sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[0]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[1]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[2]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[3]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[4]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[5]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[6]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[7]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[8]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[9]  ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[10] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[11] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[12] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[13] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[14] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[15] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[16] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[17] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[18] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[19] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[20] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[21] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[22] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[23] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[24] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[25] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0_bypass[26] ; sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0 ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[0]           ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[1]           ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[2]           ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[3]           ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[4]           ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[5]           ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[6]           ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[7]           ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[8]           ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[9]           ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[10]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[11]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[12]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[13]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[14]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[15]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[16]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[17]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[18]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[19]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[20]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[21]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[22]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[23]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0_bypass[24]          ; ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0          ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[0]       ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[1]       ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[2]       ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[3]       ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[4]       ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[5]       ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[6]       ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[7]       ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[8]       ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[9]       ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[10]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[11]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[12]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[13]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[14]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[15]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[16]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[17]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[18]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[19]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[20]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[21]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[22]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[23]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0_bypass[24]      ; uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0      ;
; execution_unit:inst3|regfile_rtl_0_bypass[0]                ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[1]                ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[2]                ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[3]                ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[4]                ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[5]                ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[6]                ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[7]                ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[8]                ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[9]                ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[10]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[11]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[12]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[13]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[14]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[15]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[16]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[17]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[18]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[19]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[20]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[21]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[22]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[23]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_0_bypass[24]               ; execution_unit:inst3|regfile_rtl_0               ;
; execution_unit:inst3|regfile_rtl_1_bypass[0]                ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[1]                ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[2]                ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[3]                ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[4]                ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[5]                ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[6]                ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[7]                ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[8]                ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[9]                ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[10]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[11]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[12]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[13]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[14]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[15]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[16]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[17]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[18]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[19]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[20]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[21]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[22]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[23]               ; execution_unit:inst3|regfile_rtl_1               ;
; execution_unit:inst3|regfile_rtl_1_bypass[24]               ; execution_unit:inst3|regfile_rtl_1               ;
+-------------------------------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |scp|ps2_io:inst11|ps2_keyboard:instp|count_idle[8]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |scp|ps2_io:inst11|ps2_keyboard:instp|debounce:debounce_ps2_clk|counter_out[1]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |scp|ps2_io:inst11|ps2_keyboard:instp|debounce:debounce_ps2_data|counter_out[7]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |scp|sd_io:inst27|SdCardCtrl:sdinst|rx_v[5]                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |scp|uart_io:inst10|uart:inst01|receiver:uart_rx|bitpos[0]                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |scp|uart_io:inst10|uart:inst01|transmitter:uart_tx|bitpos[1]                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |scp|execution_unit:inst3|io_addr[5]                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |scp|execution_unit:inst3|alu_reg0[14]                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |scp|uart_io:inst10|uart:inst01|receiver:uart_rx|sample[0]                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |scp|sd_io:inst27|SdCardCtrl:sdinst|sclkPhaseTimer_v[1]                                                         ;
; 7:1                ; 11 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |scp|sd_io:inst27|SdCardCtrl:sdinst|tx_v[8]                                                                     ;
; 27:1               ; 16 bits   ; 288 LEs       ; 0 LEs                ; 288 LEs                ; Yes        ; |scp|execution_unit:inst3|alu_reg1[3]                                                                           ;
; 8:1                ; 17 bits   ; 85 LEs        ; 34 LEs               ; 51 LEs                 ; Yes        ; |scp|sd_io:inst27|SdCardCtrl:sdinst|tx_v[33]                                                                    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |scp|sd_io:inst27|SdCardCtrl:sdinst|tx_v[11]                                                                    ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |scp|sd_io:inst27|SdCardCtrl:sdinst|byteCnt_v[7]                                                                ;
; 32:1               ; 15 bits   ; 315 LEs       ; 30 LEs               ; 285 LEs                ; Yes        ; |scp|execution_unit:inst3|mem_write_data[12]                                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |scp|sd_io:inst27|SdCardCtrl:sdinst|tx_v[3]                                                                     ;
; 31:1               ; 15 bits   ; 300 LEs       ; 60 LEs               ; 240 LEs                ; Yes        ; |scp|execution_unit:inst3|mem_addr[9]                                                                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; Yes        ; |scp|sd_io:inst27|SdCardCtrl:sdinst|tx_v[47]                                                                    ;
; 15:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |scp|sd_io:inst27|SdCardCtrl:sdinst|tx_v[41]                                                                    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |scp|sd_io:inst27|SdCardCtrl:sdinst|tx_v[40]                                                                    ;
; 8:1                ; 15 bits   ; 75 LEs        ; 30 LEs               ; 45 LEs                 ; Yes        ; |scp|execution_unit:inst3|pc_reg[8]                                                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |scp|alu_unit:inst7|out[7]                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |scp|alu_unit:inst7|out[11]                                                                                     ;
; 21:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |scp|alu_unit:inst7|out[15]                                                                                     ;
; 21:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; |scp|alu_unit:inst7|out[3]                                                                                      ;
; 23:1               ; 2 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |scp|sd_io:inst27|SdCardCtrl:sdinst|bitCnt_v[2]                                                                 ;
; 51:1               ; 7 bits    ; 238 LEs       ; 119 LEs              ; 119 LEs                ; Yes        ; |scp|execution_unit:inst3|reg_writeback_val[14]                                                                 ;
; 61:1               ; 6 bits    ; 240 LEs       ; 144 LEs              ; 96 LEs                 ; Yes        ; |scp|execution_unit:inst3|reg_writeback_val[1]                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |scp|uart_io:inst10|uartRecFIFO:inst02|state                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |scp|ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated|mux_oib:mux2|l2_w3_n2_mux_dataout  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |scp|alu_unit:inst7|ShiftRight0                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |scp|alu_unit:inst7|ShiftRight0                                                                                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |scp|alu_unit:inst7|ShiftRight0                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |scp|ram_addr_manager:inst2|out_data[11]                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |scp|sd_io:inst27|SdCardCtrl:sdinst|rtnState_v                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |scp|alu_unit:inst7|Add0                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |scp|ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated|mux_oib:mux2|l3_w12_n0_mux_dataout ;
; 29:1               ; 15 bits   ; 285 LEs       ; 90 LEs               ; 195 LEs                ; No         ; |scp|execution_unit:inst3|Add7                                                                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |scp|uart_io:inst10|uart:inst01|receiver:uart_rx|state                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |scp|uart_io:inst10|uart:inst01|transmitter:uart_tx|Selector1                                                   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |scp|ram_addr_manager:inst2|out_data[3]                                                                         ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; No         ; |scp|sd_io:inst27|SdCardCtrl:sdinst|rtnState_v                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |scp|uart_io:inst10|uart:inst01|transmitter:uart_tx|Selector0                                                   ;
; 9:1                ; 15 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; No         ; |scp|execution_unit:inst3|Add0                                                                                  ;
; 12:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |scp|vga_io:inst23|text_gen:instv1|col[0]                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |scp|sd_io:inst27|SdCardCtrl:sdinst|rtnState_v                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |scp|sd_io:inst27|SdCardCtrl:sdinst|rtnState_v                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |scp|alu_unit:inst7|Add0                                                                                        ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |scp|sd_io:inst27|sdCtrlInt:sdinst7|Selector2                                                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |scp|sd_io:inst27|sdCtrlInt:sdinst7|Selector5                                                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |scp|sd_io:inst27|sdCtrlInt:sdinst7|Selector4                                                                   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |scp|sd_io:inst27|SdCardCtrl:sdinst|state_v                                                                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; No         ; |scp|sd_io:inst27|SdCardCtrl:sdinst|state_v                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component|altsyncram_rqj2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component|altsyncram_28n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component|altsyncram_1ag1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component|altsyncram_50o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_rd_mem_rtl_0|altsyncram_qji1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_wr_mem_rtl_0|altsyncram_i3n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for ps2_io:inst11|ps2_fifo:instp3|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_io:inst10|uartRecFIFO:inst02|altsyncram:mem_rtl_0|altsyncram_93k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for execution_unit:inst3|altsyncram:regfile_rtl_0|altsyncram_j2k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for execution_unit:inst3|altsyncram:regfile_rtl_1|altsyncram_j2k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_io:inst23|VGA_controller:instv6 ;
+----------------+----------------------------------+------------------------------+
; Parameter Name ; Value                            ; Type                         ;
+----------------+----------------------------------+------------------------------+
; h_pls          ; 00000000000000000000000001100000 ; Unsigned Binary              ;
; h_fp           ; 00000000000000000000000000010000 ; Unsigned Binary              ;
; h_bp           ; 00000000000000000000000000110000 ; Unsigned Binary              ;
; h_pxls         ; 00000000000000000000001010000000 ; Unsigned Binary              ;
; h_pol          ; 0                                ; Unsigned Binary              ;
; v_pls          ; 00000000000000000000000000000010 ; Unsigned Binary              ;
; v_fp           ; 00000000000000000000000000001010 ; Unsigned Binary              ;
; v_bp           ; 00000000000000000000000000100001 ; Unsigned Binary              ;
; v_pxls         ; 00000000000000000000000111100000 ; Unsigned Binary              ;
; v_pol          ; 0                                ; Unsigned Binary              ;
; h_per          ; 00000000000000000000001100100000 ; Unsigned Binary              ;
; v_per          ; 00000000000000000000001000001101 ; Unsigned Binary              ;
+----------------+----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_io:inst23|io_port:instv3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; io_port        ; 5     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_io:inst23|io_port:instv4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; io_port        ; 6     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_rqj2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; vga_bg.mif           ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_28n1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 64                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; charset.mif          ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_1ag1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; ../IO/vga/vga_fg.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_50o1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                              ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_trj2      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_io:inst23|io_port:inst2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; io_port        ; 10    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_io:inst23|io_port:inst1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; io_port        ; 9     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_io:inst23|io_port:inst3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; io_port        ; 12    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll:inst_io0|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 3                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 25.175644 MHz          ; String                                          ;
; phase_shift1                         ; 13185 ps               ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 25.175644 MHz          ; String                                          ;
; phase_shift2                         ; 26370 ps               ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_pll:inst1|cpu_pll_0002:cpu_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 3                      ; Signed Integer                               ;
; operation_mode                       ; direct                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                       ;
; phase_shift1                         ; 8933 ps                ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                       ;
; phase_shift2                         ; 21667 ps               ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: io_port:inst22 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; io_port        ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_io:inst10|uart:inst01 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; CLK_SPEED      ; 35000000 ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_io:inst10|uart:inst01|baud_rate_gen:uart_baud ;
+----------------+----------+---------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                ;
+----------------+----------+---------------------------------------------------------------------+
; CLOCK_SPEED    ; 35000000 ; Signed Integer                                                      ;
; RX_ACC_MAX     ; 18       ; Signed Integer                                                      ;
; TX_ACC_MAX     ; 303      ; Signed Integer                                                      ;
; RX_ACC_WIDTH   ; 5        ; Signed Integer                                                      ;
; TX_ACC_WIDTH   ; 9        ; Signed Integer                                                      ;
+----------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_io:inst10|uart:inst01|transmitter:uart_tx ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STATE_IDLE     ; 00    ; Unsigned Binary                                                    ;
; STATE_START    ; 01    ; Unsigned Binary                                                    ;
; STATE_DATA     ; 10    ; Unsigned Binary                                                    ;
; STATE_STOP     ; 11    ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_io:inst10|uart:inst01|receiver:uart_rx ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RX_STATE_START ; 00    ; Unsigned Binary                                                 ;
; RX_STATE_DATA  ; 01    ; Unsigned Binary                                                 ;
; RX_STATE_STOP  ; 10    ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_io:inst10|io_port:inst04 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; io_port        ; 3     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_io:inst10|io_port:inst03 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; io_port        ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_io:inst10|io_port:inst05 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; io_port        ; 2     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_io:inst10|io_port:inst06 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; io_port        ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_io:inst11|ps2_keyboard:instp ;
+-----------------------+----------+--------------------------------------------+
; Parameter Name        ; Value    ; Type                                       ;
+-----------------------+----------+--------------------------------------------+
; clk_freq              ; 35000000 ; Signed Integer                             ;
; debounce_counter_size ; 8        ; Signed Integer                             ;
+-----------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_io:inst11|ps2_keyboard:instp|debounce:debounce_ps2_clk ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_io:inst11|ps2_keyboard:instp|debounce:debounce_ps2_data ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_io:inst11|io_port:instp1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; io_port        ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_io:inst11|io_port:instp2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; io_port        ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sound_io:inst12|io_port:inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; io_port        ; 11    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_io:inst27|SdCardCtrl:sdinst ;
+-----------------+-------------+---------------------------------------------+
; Parameter Name  ; Value       ; Type                                        ;
+-----------------+-------------+---------------------------------------------+
; freq_g          ; 25          ; Signed Float                                ;
; init_spi_freq_g ; 0.4         ; Signed Float                                ;
; spi_freq_g      ; 25          ; Signed Float                                ;
; block_size_g    ; 512         ; Signed Integer                              ;
; card_type_g     ; SDHC_CARD_E ; Enumerated                                  ;
+-----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; io_port        ; 13    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_io:inst27|sdCtrlInt:sdinst7 ;
+---------------------+-------+-----------------------------------------------+
; Parameter Name      ; Value ; Type                                          ;
+---------------------+-------+-----------------------------------------------+
; STATE_IDLE          ; 000   ; Unsigned Binary                               ;
; STATE_RD_INIT       ; 001   ; Unsigned Binary                               ;
; STATE_RD_WAIT_DATA  ; 010   ; Unsigned Binary                               ;
; STATE_RD_HND        ; 011   ; Unsigned Binary                               ;
; STATE_WR_INIT       ; 100   ; Unsigned Binary                               ;
; STATE_WR_WRITE_DATA ; 101   ; Unsigned Binary                               ;
; STATE_WR_HND        ; 110   ; Unsigned Binary                               ;
+---------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; io_port        ; 15    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; io_port        ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; io_port        ; 17    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst8 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; io_port        ; 18    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_io:inst27|io_port:sdinst2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; io_port        ; 14    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pt_mem:inst9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; page_table_init.mif  ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_nbp1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Signed Integer            ;
; WIDTHAD_A                          ; 17                   ; Signed Integer            ;
; NUMWORDS_A                         ; 98304                ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; ../init_mem.mif      ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_9tp1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_rd_mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                          ;
; WIDTHAD_A                          ; 9                    ; Untyped                                          ;
; NUMWORDS_A                         ; 512                  ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                          ;
; WIDTHAD_B                          ; 9                    ; Untyped                                          ;
; NUMWORDS_B                         ; 512                  ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_qji1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_wr_mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                          ;
; WIDTHAD_A                          ; 9                    ; Untyped                                          ;
; NUMWORDS_A                         ; 512                  ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                          ;
; WIDTHAD_B                          ; 9                    ; Untyped                                          ;
; NUMWORDS_B                         ; 512                  ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_i3n1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ps2_io:inst11|ps2_fifo:instp3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_93k1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_io:inst10|uartRecFIFO:inst02|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_93k1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execution_unit:inst3|altsyncram:regfile_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Untyped                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 16                   ; Untyped                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                            ;
; NUMWORDS_B                         ; 16                   ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_j2k1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execution_unit:inst3|altsyncram:regfile_rtl_1 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Untyped                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 16                   ; Untyped                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                            ;
; NUMWORDS_B                         ; 16                   ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_j2k1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 13                                                               ;
; Entity Instance                           ; vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 16                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 64                                                               ;
;     -- NUMWORDS_A                         ; 256                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 16                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 65536                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; pt_mem:inst9|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 512                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram:inst|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 98304                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_rd_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 512                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 512                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_wr_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 512                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 512                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; ps2_io:inst11|ps2_fifo:instp3|altsyncram:mem_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 256                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 256                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; uart_io:inst10|uartRecFIFO:inst02|altsyncram:mem_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 256                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 256                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; execution_unit:inst3|altsyncram:regfile_rtl_0                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 16                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 16                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; execution_unit:inst3|altsyncram:regfile_rtl_1                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 16                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 16                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 983                         ;
;     ENA               ; 449                         ;
;     ENA SCLR          ; 80                          ;
;     ENA SCLR SLD      ; 11                          ;
;     ENA SLD           ; 97                          ;
;     SCLR              ; 74                          ;
;     SLD               ; 21                          ;
;     plain             ; 251                         ;
; arriav_lcell_comb     ; 1659                        ;
;     arith             ; 337                         ;
;         1 data inputs ; 232                         ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 17                          ;
;         4 data inputs ; 22                          ;
;         5 data inputs ; 48                          ;
;     extend            ; 44                          ;
;         7 data inputs ; 44                          ;
;     normal            ; 1252                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 154                         ;
;         4 data inputs ; 198                         ;
;         5 data inputs ; 288                         ;
;         6 data inputs ; 524                         ;
;     shared            ; 26                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 8                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 30                          ;
; generic_pll           ; 6                           ;
; stratixv_ram_block    ; 424                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Dec 23 14:33:08 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off scp -c scp
Warning (125092): Tcl Script File ram/ram_mega.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ram/ram_mega.qip
Warning (125092): Tcl Script File memory/page_table.qip not found
    Info (125063): set_global_assignment -name QIP_FILE memory/page_table.qip
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file int/int_timer.v
    Info (12023): Found entity 1: int_timer File: /home/edward/Documents/scp/quartus/int/int_timer.v Line: 3
Warning (12019): Can't analyze file -- file timer.v is missing
Info (12021): Found 5 design units, including 1 entities, in source file IO/sd/SDCard.vhd
    Info (12022): Found design unit 1: SdCardPckg File: /home/edward/Documents/scp/quartus/IO/sd/SDCard.vhd Line: 115
    Info (12022): Found design unit 2: SdCardCtrl-arch File: /home/edward/Documents/scp/quartus/IO/sd/SDCard.vhd Line: 193
    Info (12022): Found design unit 3: CommonPckg File: /home/edward/Documents/scp/quartus/IO/sd/SDCard.vhd Line: 635
    Info (12022): Found design unit 4: CommonPckg-body File: /home/edward/Documents/scp/quartus/IO/sd/SDCard.vhd Line: 680
    Info (12023): Found entity 1: SdCardCtrl File: /home/edward/Documents/scp/quartus/IO/sd/SDCard.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/text_gen.v
    Info (12023): Found entity 1: text_gen File: /home/edward/Documents/scp/quartus/IO/vga/text_gen.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file IO/prgm_rom/prgm_rom_io.bdf
    Info (12023): Found entity 1: prgm_rom_io
Info (12021): Found 1 design units, including 1 entities, in source file IO/prgm_rom/prgm_rom.v
    Info (12023): Found entity 1: prmg_rom File: /home/edward/Documents/scp/quartus/IO/prgm_rom/prgm_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/ps2/ps2_to_ascii.v
    Info (12023): Found entity 1: ps2_to_ascii File: /home/edward/Documents/scp/quartus/IO/ps2/ps2_to_ascii.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file IO/ps2/ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-logic File: /home/edward/Documents/scp/quartus/IO/ps2/ps2_keyboard.vhd Line: 38
    Info (12023): Found entity 1: ps2_keyboard File: /home/edward/Documents/scp/quartus/IO/ps2/ps2_keyboard.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file IO/ps2/ps2_io.bdf
    Info (12023): Found entity 1: ps2_io
Warning (10463): Verilog HDL Declaration warning at ps2_fifo.v(3): "new" is SystemVerilog-2005 keyword File: /home/edward/Documents/scp/quartus/IO/ps2/ps2_fifo.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IO/ps2/ps2_fifo.v
    Info (12023): Found entity 1: ps2_fifo File: /home/edward/Documents/scp/quartus/IO/ps2/ps2_fifo.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file IO/ps2/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: /home/edward/Documents/scp/quartus/IO/ps2/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: /home/edward/Documents/scp/quartus/IO/ps2/debounce.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file IO/time/timer.v
    Info (12023): Found entity 1: timer File: /home/edward/Documents/scp/quartus/IO/time/timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/time/time_io.bdf
    Info (12023): Found entity 1: time_io
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/uartRecFIFO.v
    Info (12023): Found entity 1: uartRecFIFO File: /home/edward/Documents/scp/quartus/IO/uart/uartRecFIFO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/uart_io.bdf
    Info (12023): Found entity 1: uart_io
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/uart.v
    Info (12023): Found entity 1: uart File: /home/edward/Documents/scp/quartus/IO/uart/uart.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/transmitter.v
    Info (12023): Found entity 1: transmitter File: /home/edward/Documents/scp/quartus/IO/uart/transmitter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/receiver.v
    Info (12023): Found entity 1: receiver File: /home/edward/Documents/scp/quartus/IO/uart/receiver.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/baud_rate_gen.v
    Info (12023): Found entity 1: baud_rate_gen File: /home/edward/Documents/scp/quartus/IO/uart/baud_rate_gen.v Line: 8
Warning (12019): Can't analyze file -- file IO/vga/vgaText.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/vga_io.bdf
    Info (12023): Found entity 1: vga_io
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/vga_controller.v
    Info (12023): Found entity 1: VGA_controller File: /home/edward/Documents/scp/quartus/IO/vga/vga_controller.v Line: 1
Warning (12019): Can't analyze file -- file IO/vga/txt_col.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file IO/io_port.v
    Info (12023): Found entity 1: io_port File: /home/edward/Documents/scp/quartus/IO/io_port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regs/general_reg.v
    Info (12023): Found entity 1: general_reg File: /home/edward/Documents/scp/quartus/regs/general_reg.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file scp.bdf
    Info (12023): Found entity 1: scp
Info (12021): Found 1 design units, including 1 entities, in source file regs/pc_reg.v
    Info (12023): Found entity 1: pc_reg File: /home/edward/Documents/scp/quartus/regs/pc_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regs/sp_reg.v
    Info (12023): Found entity 1: sp_reg File: /home/edward/Documents/scp/quartus/regs/sp_reg.v Line: 2
Warning (12019): Can't analyze file -- file ram/mdr_in_byte_select.v is missing
Warning (12019): Can't analyze file -- file ram/mdr_out_byte_shift_reg.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.v
    Info (12023): Found entity 1: alu File: /home/edward/Documents/scp/quartus/alu/alu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux/ab_bus_out_mux.v
    Info (12023): Found entity 1: ab_bus_out_mux File: /home/edward/Documents/scp/quartus/mux/ab_bus_out_mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux/ab_bus_in_mux.v
    Info (12023): Found entity 1: ab_bus_in_mux File: /home/edward/Documents/scp/quartus/mux/ab_bus_in_mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux/mux_3_inputs.v
    Info (12023): Found entity 1: mux_3_inputs File: /home/edward/Documents/scp/quartus/mux/mux_3_inputs.v Line: 2
Warning (12019): Can't analyze file -- file ram/mmu.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file regs/ir_reg.v
    Info (12023): Found entity 1: ir_reg File: /home/edward/Documents/scp/quartus/regs/ir_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regs/bp_reg.v
    Info (12023): Found entity 1: bp_reg File: /home/edward/Documents/scp/quartus/regs/bp_reg.v Line: 2
Warning (12019): Can't analyze file -- file ram/ram.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file regs/io_regs.v
    Info (12023): Found entity 1: io_regs File: /home/edward/Documents/scp/quartus/regs/io_regs.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regs/sys_privilage_reg.v
    Info (12023): Found entity 1: sys_privilage_reg File: /home/edward/Documents/scp/quartus/regs/sys_privilage_reg.v Line: 2
Warning (10463): Verilog HDL Declaration warning at decode_addr_mux.v(6): "int" is SystemVerilog-2005 keyword File: /home/edward/Documents/scp/quartus/mux/decode_addr_mux.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mux/decode_addr_mux.v
    Info (12023): Found entity 1: decode_addr_mux File: /home/edward/Documents/scp/quartus/mux/decode_addr_mux.v Line: 1
Warning (12019): Can't analyze file -- file ram/decode_rom.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file decode/decode_split.v
    Info (12023): Found entity 1: decode_split File: /home/edward/Documents/scp/quartus/decode/decode_split.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/edward/Documents/scp/quartus/pll.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/edward/Documents/scp/quartus/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decode/rom_wait_for_falling_edge.v
    Info (12023): Found entity 1: rom_wait_for_falling_edge File: /home/edward/Documents/scp/quartus/decode/rom_wait_for_falling_edge.v Line: 2
Warning (12019): Can't analyze file -- file ../../comp16/manual_clk.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file decode/rom_mega.v
    Info (12023): Found entity 1: rom_mega File: /home/edward/Documents/scp/quartus/decode/rom_mega.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mux/mar_mux.v
    Info (12023): Found entity 1: mar_mux File: /home/edward/Documents/scp/quartus/mux/mar_mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux/clk_se.v
    Info (12023): Found entity 1: clk_se File: /home/edward/Documents/scp/quartus/mux/clk_se.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mmu/page_table_mega.v
    Info (12023): Found entity 1: page_table_mega File: /home/edward/Documents/scp/quartus/mmu/page_table_mega.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mmu/real_ptb.v
    Info (12023): Found entity 1: real_ptb File: /home/edward/Documents/scp/quartus/mmu/real_ptb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mmu/mmu.bdf
    Info (12023): Found entity 1: mmu
Info (12021): Found 1 design units, including 1 entities, in source file mmu/mmu_addr_add.v
    Info (12023): Found entity 1: mmu_addr_add File: /home/edward/Documents/scp/quartus/mmu/mmu_addr_add.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mmu/mmu_addr_combine.v
    Info (12023): Found entity 1: mmu_addr_combine File: /home/edward/Documents/scp/quartus/mmu/mmu_addr_combine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regs/cond.v
    Info (12023): Found entity 1: cond File: /home/edward/Documents/scp/quartus/regs/cond.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regs/sp_adder.v
    Info (12023): Found entity 1: sp_adder File: /home/edward/Documents/scp/quartus/regs/sp_adder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux/mdr_out_mux.v
    Info (12023): Found entity 1: mdr_out_mux File: /home/edward/Documents/scp/quartus/mux/mdr_out_mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: /home/edward/Documents/scp/quartus/vga_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: /home/edward/Documents/scp/quartus/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/char_mem.v
    Info (12023): Found entity 1: char_mem File: /home/edward/Documents/scp/quartus/IO/vga/char_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/charset_rom.v
    Info (12023): Found entity 1: charset_rom File: /home/edward/Documents/scp/quartus/IO/vga/charset_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/gfx_mem.v
    Info (12023): Found entity 1: gfx_mem File: /home/edward/Documents/scp/quartus/IO/vga/gfx_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file IO/sound/sound_gen.v
    Info (12023): Found entity 1: sound_gen File: /home/edward/Documents/scp/quartus/IO/sound/sound_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/sound/sound_io.bdf
    Info (12023): Found entity 1: sound_io
Info (12021): Found 1 design units, including 1 entities, in source file regs/ptb_reg.v
    Info (12023): Found entity 1: ptb_reg File: /home/edward/Documents/scp/quartus/regs/ptb_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/sd/sd_is_error.v
    Info (12023): Found entity 1: sd_is_error File: /home/edward/Documents/scp/quartus/IO/sd/sd_is_error.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/sd/sd_io.bdf
    Info (12023): Found entity 1: sd_io
Info (12021): Found 1 design units, including 1 entities, in source file IO/sd/real_sd_addr.v
    Info (12023): Found entity 1: real_sd_addr File: /home/edward/Documents/scp/quartus/IO/sd/real_sd_addr.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file IO/sd/sdCtrlInt.v
    Info (12023): Found entity 1: sdCtrlInt File: /home/edward/Documents/scp/quartus/IO/sd/sdCtrlInt.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file int/int_handler.v
    Info (12023): Found entity 1: int_handler File: /home/edward/Documents/scp/quartus/int/int_handler.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file int/break_addr.v
    Info (12023): Found entity 1: break_addr File: /home/edward/Documents/scp/quartus/int/break_addr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file int/int_manager.v
    Info (12023): Found entity 1: int_manager File: /home/edward/Documents/scp/quartus/int/int_manager.v Line: 1
Warning (12019): Can't analyze file -- file Verilog1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file regs/pc_cpy.v
    Info (12023): Found entity 1: pc_cpy File: /home/edward/Documents/scp/quartus/regs/pc_cpy.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux/ab_io_in_mux.v
    Info (12023): Found entity 1: ab_io_in_mux File: /home/edward/Documents/scp/quartus/mux/ab_io_in_mux.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram.v
    Info (12023): Found entity 1: ram File: /home/edward/Documents/scp/quartus/memory/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram_addr_manager.v
    Info (12023): Found entity 1: ram_addr_manager File: /home/edward/Documents/scp/quartus/memory/ram_addr_manager.v Line: 4
Warning (12019): Can't analyze file -- file scp_new.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file cpu/execution_unit.v
    Info (12023): Found entity 1: execution_unit File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram_mmu.v
    Info (12023): Found entity 1: ram_mmu File: /home/edward/Documents/scp/quartus/memory/ram_mmu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu_unit.v
    Info (12023): Found entity 1: alu_unit File: /home/edward/Documents/scp/quartus/cpu/alu_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/vga_screen_en_reg.v
    Info (12023): Found entity 1: vga_screen_en_reg File: /home/edward/Documents/scp/quartus/IO/uart/vga_screen_en_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu_pll.v
    Info (12023): Found entity 1: cpu_pll File: /home/edward/Documents/scp/quartus/cpu_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file cpu_pll/cpu_pll_0002.v
    Info (12023): Found entity 1: cpu_pll_0002 File: /home/edward/Documents/scp/quartus/cpu_pll/cpu_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/vga_sync_clock.v
    Info (12023): Found entity 1: vga_sync_clock File: /home/edward/Documents/scp/quartus/IO/vga/vga_sync_clock.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/txt_fg_mem.v
    Info (12023): Found entity 1: txt_fg_mem File: /home/edward/Documents/scp/quartus/IO/vga/txt_fg_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/txt_bg_mem.v
    Info (12023): Found entity 1: txt_bg_mem File: /home/edward/Documents/scp/quartus/IO/vga/txt_bg_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/pt_mem.v
    Info (12023): Found entity 1: pt_mem File: /home/edward/Documents/scp/quartus/memory/pt_mem.v Line: 40
Info (12127): Elaborating entity "scp" for the top level hierarchy
Info (12128): Elaborating entity "vga_io" for hierarchy "vga_io:inst23"
Info (12128): Elaborating entity "vga_sync_clock" for hierarchy "vga_io:inst23|vga_sync_clock:inst7"
Info (12128): Elaborating entity "VGA_controller" for hierarchy "vga_io:inst23|VGA_controller:instv6"
Info (12128): Elaborating entity "io_port" for hierarchy "vga_io:inst23|io_port:instv3"
Info (12128): Elaborating entity "io_port" for hierarchy "vga_io:inst23|io_port:instv4"
Info (12128): Elaborating entity "char_mem" for hierarchy "vga_io:inst23|char_mem:instv2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/IO/vga/char_mem.v Line: 100
Info (12130): Elaborated megafunction instantiation "vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/IO/vga/char_mem.v Line: 100
Info (12133): Instantiated megafunction "vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component" with the following parameter: File: /home/edward/Documents/scp/quartus/IO/vga/char_mem.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqj2.tdf
    Info (12023): Found entity 1: altsyncram_rqj2 File: /home/edward/Documents/scp/quartus/db/altsyncram_rqj2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqj2" for hierarchy "vga_io:inst23|char_mem:instv2|altsyncram:altsyncram_component|altsyncram_rqj2:auto_generated" File: /opt/altera/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "text_gen" for hierarchy "vga_io:inst23|text_gen:instv1"
Warning (10230): Verilog HDL assignment warning at text_gen.v(27): truncated value with size 32 to match size of target (31) File: /home/edward/Documents/scp/quartus/IO/vga/text_gen.v Line: 27
Warning (10230): Verilog HDL assignment warning at text_gen.v(37): truncated value with size 32 to match size of target (11) File: /home/edward/Documents/scp/quartus/IO/vga/text_gen.v Line: 37
Warning (10230): Verilog HDL assignment warning at text_gen.v(38): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/IO/vga/text_gen.v Line: 38
Warning (10230): Verilog HDL assignment warning at text_gen.v(59): truncated value with size 32 to match size of target (8) File: /home/edward/Documents/scp/quartus/IO/vga/text_gen.v Line: 59
Warning (10230): Verilog HDL assignment warning at text_gen.v(61): truncated value with size 32 to match size of target (1) File: /home/edward/Documents/scp/quartus/IO/vga/text_gen.v Line: 61
Info (12128): Elaborating entity "txt_bg_mem" for hierarchy "vga_io:inst23|txt_bg_mem:inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/IO/vga/txt_bg_mem.v Line: 86
Info (12130): Elaborated megafunction instantiation "vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/IO/vga/txt_bg_mem.v Line: 86
Info (12133): Instantiated megafunction "vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component" with the following parameter: File: /home/edward/Documents/scp/quartus/IO/vga/txt_bg_mem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "vga_bg.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_28n1.tdf
    Info (12023): Found entity 1: altsyncram_28n1 File: /home/edward/Documents/scp/quartus/db/altsyncram_28n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_28n1" for hierarchy "vga_io:inst23|txt_bg_mem:inst5|altsyncram:altsyncram_component|altsyncram_28n1:auto_generated" File: /opt/altera/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "charset_rom" for hierarchy "vga_io:inst23|charset_rom:instv5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/IO/vga/charset_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/IO/vga/charset_rom.v Line: 81
Info (12133): Instantiated megafunction "vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component" with the following parameter: File: /home/edward/Documents/scp/quartus/IO/vga/charset_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "charset.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ag1.tdf
    Info (12023): Found entity 1: altsyncram_1ag1 File: /home/edward/Documents/scp/quartus/db/altsyncram_1ag1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1ag1" for hierarchy "vga_io:inst23|charset_rom:instv5|altsyncram:altsyncram_component|altsyncram_1ag1:auto_generated" File: /opt/altera/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "txt_fg_mem" for hierarchy "vga_io:inst23|txt_fg_mem:inst4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/IO/vga/txt_fg_mem.v Line: 86
Info (12130): Elaborated megafunction instantiation "vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/IO/vga/txt_fg_mem.v Line: 86
Info (12133): Instantiated megafunction "vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component" with the following parameter: File: /home/edward/Documents/scp/quartus/IO/vga/txt_fg_mem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../IO/vga/vga_fg.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_50o1.tdf
    Info (12023): Found entity 1: altsyncram_50o1 File: /home/edward/Documents/scp/quartus/db/altsyncram_50o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_50o1" for hierarchy "vga_io:inst23|txt_fg_mem:inst4|altsyncram:altsyncram_component|altsyncram_50o1:auto_generated" File: /opt/altera/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "gfx_mem" for hierarchy "vga_io:inst23|gfx_mem:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/IO/vga/gfx_mem.v Line: 99
Info (12130): Elaborated megafunction instantiation "vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/IO/vga/gfx_mem.v Line: 99
Info (12133): Instantiated megafunction "vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component" with the following parameter: File: /home/edward/Documents/scp/quartus/IO/vga/gfx_mem.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trj2.tdf
    Info (12023): Found entity 1: altsyncram_trj2 File: /home/edward/Documents/scp/quartus/db/altsyncram_trj2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_trj2" for hierarchy "vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated" File: /opt/altera/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/edward/Documents/scp/quartus/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_dla:decode2" File: /home/edward/Documents/scp/quartus/db/altsyncram_trj2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: /home/edward/Documents/scp/quartus/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|decode_61a:rden_decode_a" File: /home/edward/Documents/scp/quartus/db/altsyncram_trj2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: /home/edward/Documents/scp/quartus/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "vga_io:inst23|gfx_mem:inst|altsyncram:altsyncram_component|altsyncram_trj2:auto_generated|mux_tfb:mux4" File: /home/edward/Documents/scp/quartus/db/altsyncram_trj2.tdf Line: 54
Info (12128): Elaborating entity "io_port" for hierarchy "vga_io:inst23|io_port:inst2"
Info (12128): Elaborating entity "io_port" for hierarchy "vga_io:inst23|io_port:inst1"
Info (12128): Elaborating entity "io_port" for hierarchy "vga_io:inst23|io_port:inst3"
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_pll:inst_io0"
Info (12128): Elaborating entity "vga_pll_0002" for hierarchy "vga_pll:inst_io0|vga_pll_0002:vga_pll_inst" File: /home/edward/Documents/scp/quartus/vga_pll.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_pll:inst_io0|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: /home/edward/Documents/scp/quartus/vga_pll/vga_pll_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_pll:inst_io0|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: /home/edward/Documents/scp/quartus/vga_pll/vga_pll_0002.v Line: 91
Info (12133): Instantiated megafunction "vga_pll:inst_io0|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/edward/Documents/scp/quartus/vga_pll/vga_pll_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift1" = "13185 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift2" = "26370 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "cpu_pll" for hierarchy "cpu_pll:inst1"
Info (12128): Elaborating entity "cpu_pll_0002" for hierarchy "cpu_pll:inst1|cpu_pll_0002:cpu_pll_inst" File: /home/edward/Documents/scp/quartus/cpu_pll.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "cpu_pll:inst1|cpu_pll_0002:cpu_pll_inst|altera_pll:altera_pll_i" File: /home/edward/Documents/scp/quartus/cpu_pll/cpu_pll_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "cpu_pll:inst1|cpu_pll_0002:cpu_pll_inst|altera_pll:altera_pll_i" File: /home/edward/Documents/scp/quartus/cpu_pll/cpu_pll_0002.v Line: 91
Info (12133): Instantiated megafunction "cpu_pll:inst1|cpu_pll_0002:cpu_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/edward/Documents/scp/quartus/cpu_pll/cpu_pll_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "8933 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "21667 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "execution_unit" for hierarchy "execution_unit:inst3"
Warning (10036): Verilog HDL or VHDL warning at execution_unit.v(43): object "instr" assigned a value but never read File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 43
Warning (10230): Verilog HDL assignment warning at execution_unit.v(48): truncated value with size 32 to match size of target (12) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 48
Warning (10230): Verilog HDL assignment warning at execution_unit.v(197): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 197
Warning (10230): Verilog HDL assignment warning at execution_unit.v(258): truncated value with size 16 to match size of target (8) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 258
Warning (10230): Verilog HDL assignment warning at execution_unit.v(262): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 262
Warning (10230): Verilog HDL assignment warning at execution_unit.v(263): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 263
Warning (10230): Verilog HDL assignment warning at execution_unit.v(270): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 270
Warning (10230): Verilog HDL assignment warning at execution_unit.v(276): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 276
Warning (10230): Verilog HDL assignment warning at execution_unit.v(277): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 277
Warning (10230): Verilog HDL assignment warning at execution_unit.v(280): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 280
Warning (10230): Verilog HDL assignment warning at execution_unit.v(285): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 285
Warning (10230): Verilog HDL assignment warning at execution_unit.v(286): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 286
Warning (10230): Verilog HDL assignment warning at execution_unit.v(294): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 294
Warning (10230): Verilog HDL assignment warning at execution_unit.v(299): truncated value with size 16 to match size of target (12) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 299
Warning (10230): Verilog HDL assignment warning at execution_unit.v(314): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 314
Warning (10230): Verilog HDL assignment warning at execution_unit.v(338): truncated value with size 16 to match size of target (8) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 338
Warning (10230): Verilog HDL assignment warning at execution_unit.v(376): truncated value with size 32 to match size of target (16) File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 376
Warning (10030): Net "priv_lv" at execution_unit.v(32) has no driver or initial value, using a default initial value '0' File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 32
Info (12128): Elaborating entity "alu_unit" for hierarchy "alu_unit:inst7"
Info (12128): Elaborating entity "io_port" for hierarchy "io_port:inst22"
Info (12128): Elaborating entity "uart_io" for hierarchy "uart_io:inst10"
Info (12128): Elaborating entity "uart" for hierarchy "uart_io:inst10|uart:inst01"
Info (12128): Elaborating entity "baud_rate_gen" for hierarchy "uart_io:inst10|uart:inst01|baud_rate_gen:uart_baud" File: /home/edward/Documents/scp/quartus/IO/uart/uart.v Line: 19
Info (12128): Elaborating entity "transmitter" for hierarchy "uart_io:inst10|uart:inst01|transmitter:uart_tx" File: /home/edward/Documents/scp/quartus/IO/uart/uart.v Line: 25
Info (12128): Elaborating entity "receiver" for hierarchy "uart_io:inst10|uart:inst01|receiver:uart_rx" File: /home/edward/Documents/scp/quartus/IO/uart/uart.v Line: 31
Info (12128): Elaborating entity "io_port" for hierarchy "uart_io:inst10|io_port:inst04"
Info (12128): Elaborating entity "io_port" for hierarchy "uart_io:inst10|io_port:inst03"
Info (12128): Elaborating entity "uartRecFIFO" for hierarchy "uart_io:inst10|uartRecFIFO:inst02"
Warning (10230): Verilog HDL assignment warning at uartRecFIFO.v(22): truncated value with size 32 to match size of target (8) File: /home/edward/Documents/scp/quartus/IO/uart/uartRecFIFO.v Line: 22
Warning (10230): Verilog HDL assignment warning at uartRecFIFO.v(35): truncated value with size 32 to match size of target (8) File: /home/edward/Documents/scp/quartus/IO/uart/uartRecFIFO.v Line: 35
Info (12128): Elaborating entity "io_port" for hierarchy "uart_io:inst10|io_port:inst05"
Info (12128): Elaborating entity "io_port" for hierarchy "uart_io:inst10|io_port:inst06"
Info (12128): Elaborating entity "ps2_io" for hierarchy "ps2_io:inst11"
Info (12128): Elaborating entity "ps2_to_ascii" for hierarchy "ps2_io:inst11|ps2_to_ascii:instp4"
Warning (10230): Verilog HDL assignment warning at ps2_to_ascii.v(46): truncated value with size 32 to match size of target (1) File: /home/edward/Documents/scp/quartus/IO/ps2/ps2_to_ascii.v Line: 46
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ps2_io:inst11|ps2_keyboard:instp"
Info (12128): Elaborating entity "debounce" for hierarchy "ps2_io:inst11|ps2_keyboard:instp|debounce:debounce_ps2_clk" File: /home/edward/Documents/scp/quartus/IO/ps2/ps2_keyboard.vhd Line: 67
Info (12128): Elaborating entity "io_port" for hierarchy "ps2_io:inst11|io_port:instp1"
Info (12128): Elaborating entity "ps2_fifo" for hierarchy "ps2_io:inst11|ps2_fifo:instp3"
Warning (10230): Verilog HDL assignment warning at ps2_fifo.v(21): truncated value with size 32 to match size of target (8) File: /home/edward/Documents/scp/quartus/IO/ps2/ps2_fifo.v Line: 21
Warning (10230): Verilog HDL assignment warning at ps2_fifo.v(26): truncated value with size 32 to match size of target (8) File: /home/edward/Documents/scp/quartus/IO/ps2/ps2_fifo.v Line: 26
Info (12128): Elaborating entity "io_port" for hierarchy "ps2_io:inst11|io_port:instp2"
Info (12128): Elaborating entity "sound_io" for hierarchy "sound_io:inst12"
Info (12128): Elaborating entity "sound_gen" for hierarchy "sound_io:inst12|sound_gen:inst1"
Warning (10230): Verilog HDL assignment warning at sound_gen.v(9): truncated value with size 32 to match size of target (1) File: /home/edward/Documents/scp/quartus/IO/sound/sound_gen.v Line: 9
Warning (10230): Verilog HDL assignment warning at sound_gen.v(17): truncated value with size 32 to match size of target (20) File: /home/edward/Documents/scp/quartus/IO/sound/sound_gen.v Line: 17
Info (12128): Elaborating entity "io_port" for hierarchy "sound_io:inst12|io_port:inst"
Info (12128): Elaborating entity "sd_io" for hierarchy "sd_io:inst27"
Info (12128): Elaborating entity "SdCardCtrl" for hierarchy "sd_io:inst27|SdCardCtrl:sdinst"
Info (12128): Elaborating entity "io_port" for hierarchy "sd_io:inst27|io_port:sdinst1"
Info (12128): Elaborating entity "sdCtrlInt" for hierarchy "sd_io:inst27|sdCtrlInt:sdinst7"
Warning (10230): Verilog HDL assignment warning at sdCtrlInt.v(48): truncated value with size 32 to match size of target (9) File: /home/edward/Documents/scp/quartus/IO/sd/sdCtrlInt.v Line: 48
Warning (10230): Verilog HDL assignment warning at sdCtrlInt.v(50): truncated value with size 32 to match size of target (9) File: /home/edward/Documents/scp/quartus/IO/sd/sdCtrlInt.v Line: 50
Warning (10230): Verilog HDL assignment warning at sdCtrlInt.v(82): truncated value with size 32 to match size of target (9) File: /home/edward/Documents/scp/quartus/IO/sd/sdCtrlInt.v Line: 82
Warning (10230): Verilog HDL assignment warning at sdCtrlInt.v(110): truncated value with size 32 to match size of target (9) File: /home/edward/Documents/scp/quartus/IO/sd/sdCtrlInt.v Line: 110
Info (12128): Elaborating entity "io_port" for hierarchy "sd_io:inst27|io_port:sdinst3"
Info (12128): Elaborating entity "io_port" for hierarchy "sd_io:inst27|io_port:sdinst4"
Info (12128): Elaborating entity "io_port" for hierarchy "sd_io:inst27|io_port:sdinst5"
Info (12128): Elaborating entity "io_port" for hierarchy "sd_io:inst27|io_port:sdinst8"
Info (12128): Elaborating entity "real_sd_addr" for hierarchy "sd_io:inst27|real_sd_addr:inst"
Info (12128): Elaborating entity "io_port" for hierarchy "sd_io:inst27|io_port:sdinst2"
Info (12128): Elaborating entity "ram_addr_manager" for hierarchy "ram_addr_manager:inst2"
Info (12128): Elaborating entity "ram_mmu" for hierarchy "ram_mmu:inst5"
Warning (10230): Verilog HDL assignment warning at ram_mmu.v(26): truncated value with size 12 to match size of target (9) File: /home/edward/Documents/scp/quartus/memory/ram_mmu.v Line: 26
Info (12128): Elaborating entity "pt_mem" for hierarchy "pt_mem:inst9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pt_mem:inst9|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/memory/pt_mem.v Line: 86
Info (12130): Elaborated megafunction instantiation "pt_mem:inst9|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/memory/pt_mem.v Line: 86
Info (12133): Instantiated megafunction "pt_mem:inst9|altsyncram:altsyncram_component" with the following parameter: File: /home/edward/Documents/scp/quartus/memory/pt_mem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "page_table_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nbp1.tdf
    Info (12023): Found entity 1: altsyncram_nbp1 File: /home/edward/Documents/scp/quartus/db/altsyncram_nbp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nbp1" for hierarchy "pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated" File: /opt/altera/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:inst|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/memory/ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "ram:inst|altsyncram:altsyncram_component" File: /home/edward/Documents/scp/quartus/memory/ram.v Line: 89
Info (12133): Instantiated megafunction "ram:inst|altsyncram:altsyncram_component" with the following parameter: File: /home/edward/Documents/scp/quartus/memory/ram.v Line: 89
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../init_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "98304"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tp1.tdf
    Info (12023): Found entity 1: altsyncram_9tp1 File: /home/edward/Documents/scp/quartus/db/altsyncram_9tp1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_9tp1" for hierarchy "ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated" File: /opt/altera/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_pma.tdf
    Info (12023): Found entity 1: decode_pma File: /home/edward/Documents/scp/quartus/db/decode_pma.tdf Line: 23
Info (12128): Elaborating entity "decode_pma" for hierarchy "ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated|decode_pma:decode3" File: /home/edward/Documents/scp/quartus/db/altsyncram_9tp1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_i2a.tdf
    Info (12023): Found entity 1: decode_i2a File: /home/edward/Documents/scp/quartus/db/decode_i2a.tdf Line: 23
Info (12128): Elaborating entity "decode_i2a" for hierarchy "ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated|decode_i2a:rden_decode" File: /home/edward/Documents/scp/quartus/db/altsyncram_9tp1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oib.tdf
    Info (12023): Found entity 1: mux_oib File: /home/edward/Documents/scp/quartus/db/mux_oib.tdf Line: 23
Info (12128): Elaborating entity "mux_oib" for hierarchy "ram:inst|altsyncram:altsyncram_component|altsyncram_9tp1:auto_generated|mux_oib:mux2" File: /home/edward/Documents/scp/quartus/db/altsyncram_9tp1.tdf Line: 47
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated|q_a[8]" File: /home/edward/Documents/scp/quartus/db/altsyncram_nbp1.tdf Line: 229
        Warning (14320): Synthesized away node "pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated|q_a[9]" File: /home/edward/Documents/scp/quartus/db/altsyncram_nbp1.tdf Line: 253
        Warning (14320): Synthesized away node "pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated|q_a[10]" File: /home/edward/Documents/scp/quartus/db/altsyncram_nbp1.tdf Line: 277
        Warning (14320): Synthesized away node "pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated|q_a[11]" File: /home/edward/Documents/scp/quartus/db/altsyncram_nbp1.tdf Line: 301
        Warning (14320): Synthesized away node "pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated|q_a[12]" File: /home/edward/Documents/scp/quartus/db/altsyncram_nbp1.tdf Line: 325
        Warning (14320): Synthesized away node "pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated|q_a[13]" File: /home/edward/Documents/scp/quartus/db/altsyncram_nbp1.tdf Line: 349
        Warning (14320): Synthesized away node "pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated|q_a[14]" File: /home/edward/Documents/scp/quartus/db/altsyncram_nbp1.tdf Line: 373
        Warning (14320): Synthesized away node "pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated|q_a[15]" File: /home/edward/Documents/scp/quartus/db/altsyncram_nbp1.tdf Line: 397
Warning (276020): Inferred RAM node "sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "execution_unit:inst3|regfile_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "execution_unit:inst3|regfile_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector82" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector83" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector84" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector85" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector86" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector87" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector88" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector89" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector90" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector91" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector92" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector93" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector94" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector95" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector96" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
    Warning (13048): Converted tri-state node feeding "execution_unit:inst3|Selector97" into a selector File: /home/edward/Documents/scp/quartus/cpu/execution_unit.v Line: 326
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sd_io:inst27|sdCtrlInt:sdinst7|data_rd_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sd_io:inst27|sdCtrlInt:sdinst7|data_wr_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ps2_io:inst11|ps2_fifo:instp3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart_io:inst10|uartRecFIFO:inst02|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "execution_unit:inst3|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "execution_unit:inst3|regfile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_rd_mem_rtl_0"
Info (12133): Instantiated megafunction "sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_rd_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qji1.tdf
    Info (12023): Found entity 1: altsyncram_qji1 File: /home/edward/Documents/scp/quartus/db/altsyncram_qji1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_wr_mem_rtl_0"
Info (12133): Instantiated megafunction "sd_io:inst27|sdCtrlInt:sdinst7|altsyncram:data_wr_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i3n1.tdf
    Info (12023): Found entity 1: altsyncram_i3n1 File: /home/edward/Documents/scp/quartus/db/altsyncram_i3n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ps2_io:inst11|ps2_fifo:instp3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ps2_io:inst11|ps2_fifo:instp3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_93k1.tdf
    Info (12023): Found entity 1: altsyncram_93k1 File: /home/edward/Documents/scp/quartus/db/altsyncram_93k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "execution_unit:inst3|altsyncram:regfile_rtl_0"
Info (12133): Instantiated megafunction "execution_unit:inst3|altsyncram:regfile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j2k1.tdf
    Info (12023): Found entity 1: altsyncram_j2k1 File: /home/edward/Documents/scp/quartus/db/altsyncram_j2k1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 56 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 4 MSB VCC or GND address nodes from RAM block "pt_mem:inst9|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated|ALTSYNCRAM" File: /home/edward/Documents/scp/quartus/db/altsyncram_nbp1.tdf Line: 33
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 19.1 -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file /home/edward/Documents/scp/quartus/output_files/scp.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 6 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2688 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 2227 logic cells
    Info (21064): Implemented 424 RAM segments
    Info (21065): Implemented 6 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 1084 megabytes
    Info: Processing ended: Mon Dec 23 14:33:35 2019
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/edward/Documents/scp/quartus/output_files/scp.map.smsg.


