Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  6 17:02:01 2025
| Host         : ECE419-2W259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab05_top_timing_summary_routed.rpt -pb lab05_top_timing_summary_routed.pb -rpx lab05_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab05_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.488        0.000                      0                   19        0.324        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.488        0.000                      0                   19        0.324        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 DISP/D6/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 1.806ns (71.723%)  route 0.712ns (28.277%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.717     5.320    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DISP/D6/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.712     6.488    DISP/D6/q_reg_reg_n_0_[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  DISP/D6/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DISP/D6/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  DISP/D6/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    DISP/D6/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  DISP/D6/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    DISP/D6/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  DISP/D6/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.504    DISP/D6/q_reg_reg[12]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.838 r  DISP/D6/q_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.838    DISP/D6/q_reg_reg[16]_i_1_n_6
    SLICE_X4Y88          FDRE                                         r  DISP/D6/q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.600    15.023    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  DISP/D6/q_reg_reg[17]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.062    15.325    DISP/D6/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 DISP/D6/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.711ns (70.615%)  route 0.712ns (29.385%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.717     5.320    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DISP/D6/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.712     6.488    DISP/D6/q_reg_reg_n_0_[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  DISP/D6/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DISP/D6/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  DISP/D6/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    DISP/D6/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  DISP/D6/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    DISP/D6/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  DISP/D6/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.504    DISP/D6/q_reg_reg[12]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.743 r  DISP/D6/q_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.743    DISP/D6/q_reg_reg[16]_i_1_n_5
    SLICE_X4Y88          FDRE                                         r  DISP/D6/q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.600    15.023    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  DISP/D6/q_reg_reg[18]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.062    15.325    DISP/D6/q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 DISP/D6/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 1.695ns (70.419%)  route 0.712ns (29.581%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.717     5.320    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DISP/D6/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.712     6.488    DISP/D6/q_reg_reg_n_0_[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  DISP/D6/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DISP/D6/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  DISP/D6/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    DISP/D6/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  DISP/D6/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    DISP/D6/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  DISP/D6/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.504    DISP/D6/q_reg_reg[12]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.727 r  DISP/D6/q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.727    DISP/D6/q_reg_reg[16]_i_1_n_7
    SLICE_X4Y88          FDRE                                         r  DISP/D6/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.600    15.023    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  DISP/D6/q_reg_reg[16]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.062    15.325    DISP/D6/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 DISP/D6/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.692ns (70.382%)  route 0.712ns (29.618%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.717     5.320    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DISP/D6/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.712     6.488    DISP/D6/q_reg_reg_n_0_[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  DISP/D6/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DISP/D6/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  DISP/D6/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    DISP/D6/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  DISP/D6/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    DISP/D6/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.724 r  DISP/D6/q_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.724    DISP/D6/q_reg_reg[12]_i_1_n_6
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.599    15.022    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[13]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    DISP/D6/q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 DISP/D6/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.671ns (70.121%)  route 0.712ns (29.879%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.717     5.320    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DISP/D6/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.712     6.488    DISP/D6/q_reg_reg_n_0_[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  DISP/D6/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DISP/D6/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  DISP/D6/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    DISP/D6/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  DISP/D6/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    DISP/D6/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.703 r  DISP/D6/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.703    DISP/D6/q_reg_reg[12]_i_1_n_4
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.599    15.022    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[15]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    DISP/D6/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 DISP/D6/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 1.597ns (69.164%)  route 0.712ns (30.836%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.717     5.320    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DISP/D6/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.712     6.488    DISP/D6/q_reg_reg_n_0_[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  DISP/D6/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DISP/D6/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  DISP/D6/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    DISP/D6/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  DISP/D6/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    DISP/D6/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.629 r  DISP/D6/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.629    DISP/D6/q_reg_reg[12]_i_1_n_5
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.599    15.022    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[14]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    DISP/D6/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  7.696    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 DISP/D6/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 1.581ns (68.949%)  route 0.712ns (31.051%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.717     5.320    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DISP/D6/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.712     6.488    DISP/D6/q_reg_reg_n_0_[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  DISP/D6/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DISP/D6/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  DISP/D6/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    DISP/D6/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  DISP/D6/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.390    DISP/D6/q_reg_reg[8]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.613 r  DISP/D6/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.613    DISP/D6/q_reg_reg[12]_i_1_n_7
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.599    15.022    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[12]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    DISP/D6/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 DISP/D6/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.578ns (68.908%)  route 0.712ns (31.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.717     5.320    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DISP/D6/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.712     6.488    DISP/D6/q_reg_reg_n_0_[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  DISP/D6/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DISP/D6/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  DISP/D6/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    DISP/D6/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.610 r  DISP/D6/q_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.610    DISP/D6/q_reg_reg[8]_i_1_n_6
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.598    15.021    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[9]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    DISP/D6/q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 DISP/D6/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.557ns (68.620%)  route 0.712ns (31.380%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.717     5.320    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DISP/D6/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.712     6.488    DISP/D6/q_reg_reg_n_0_[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  DISP/D6/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DISP/D6/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  DISP/D6/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    DISP/D6/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.589 r  DISP/D6/q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.589    DISP/D6/q_reg_reg[8]_i_1_n_4
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.598    15.021    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[11]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    DISP/D6/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 DISP/D6/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 1.483ns (67.562%)  route 0.712ns (32.438%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.717     5.320    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  DISP/D6/q_reg_reg[1]/Q
                         net (fo=1, routed)           0.712     6.488    DISP/D6/q_reg_reg_n_0_[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  DISP/D6/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    DISP/D6/q_reg_reg[0]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  DISP/D6/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    DISP/D6/q_reg_reg[4]_i_1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.515 r  DISP/D6/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.515    DISP/D6/q_reg_reg[8]_i_1_n_5
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.598    15.021    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[10]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    DISP/D6/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  7.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 DISP/D6/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  DISP/D6/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    DISP/D6/q_reg_reg_n_0_[0]
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  DISP/D6/q_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    DISP/D6/q_reg[0]_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.947 r  DISP/D6/q_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    DISP/D6/q_reg_reg[0]_i_1_n_7
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.033    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[0]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    DISP/D6/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 DISP/D6/q_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DISP/D6/q_reg_reg[11]/Q
                         net (fo=1, routed)           0.183     1.842    DISP/D6/q_reg_reg_n_0_[11]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.950 r  DISP/D6/q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    DISP/D6/q_reg_reg[8]_i_1_n_4
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    DISP/D6/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 DISP/D6/q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DISP/D6/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.183     1.842    DISP/D6/q_reg_reg_n_0_[3]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.950 r  DISP/D6/q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    DISP/D6/q_reg_reg[0]_i_1_n_4
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.033    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[3]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    DISP/D6/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 DISP/D6/q_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.600     1.519    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DISP/D6/q_reg_reg[12]/Q
                         net (fo=1, routed)           0.176     1.837    DISP/D6/q_reg_reg_n_0_[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.952 r  DISP/D6/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    DISP/D6/q_reg_reg[12]_i_1_n_7
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.870     2.035    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[12]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    DISP/D6/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 DISP/D6/q_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  DISP/D6/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DISP/D6/q_reg_reg[4]/Q
                         net (fo=1, routed)           0.176     1.836    DISP/D6/q_reg_reg_n_0_[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.951 r  DISP/D6/q_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.951    DISP/D6/q_reg_reg[4]_i_1_n_7
    SLICE_X4Y85          FDRE                                         r  DISP/D6/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  DISP/D6/q_reg_reg[4]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    DISP/D6/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 DISP/D6/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.256ns (55.126%)  route 0.208ns (44.874%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.601     1.520    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  DISP/D6/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DISP/D6/q_reg_reg[16]/Q
                         net (fo=31, routed)          0.208     1.870    DISP/D6/q_reg_reg[16]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.985 r  DISP/D6/q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    DISP/D6/q_reg_reg[16]_i_1_n_7
    SLICE_X4Y88          FDRE                                         r  DISP/D6/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  DISP/D6/q_reg_reg[16]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    DISP/D6/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 DISP/D6/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  DISP/D6/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    DISP/D6/q_reg_reg_n_0_[0]
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  DISP/D6/q_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    DISP/D6/q_reg[0]_i_2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.983 r  DISP/D6/q_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    DISP/D6/q_reg_reg[0]_i_1_n_6
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.033    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DISP/D6/q_reg_reg[1]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    DISP/D6/q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 DISP/D6/q_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.600     1.519    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DISP/D6/q_reg_reg[12]/Q
                         net (fo=1, routed)           0.176     1.837    DISP/D6/q_reg_reg_n_0_[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.988 r  DISP/D6/q_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    DISP/D6/q_reg_reg[12]_i_1_n_6
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.870     2.035    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DISP/D6/q_reg_reg[13]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    DISP/D6/q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 DISP/D6/q_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  DISP/D6/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DISP/D6/q_reg_reg[4]/Q
                         net (fo=1, routed)           0.176     1.836    DISP/D6/q_reg_reg_n_0_[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.987 r  DISP/D6/q_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.987    DISP/D6/q_reg_reg[4]_i_1_n_6
    SLICE_X4Y85          FDRE                                         r  DISP/D6/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  DISP/D6/q_reg_reg[5]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    DISP/D6/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 DISP/D6/q_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/D6/q_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.428%)  route 0.232ns (47.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DISP/D6/q_reg_reg[8]/Q
                         net (fo=1, routed)           0.232     1.892    DISP/D6/q_reg_reg_n_0_[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.007 r  DISP/D6/q_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    DISP/D6/q_reg_reg[8]_i_1_n_7
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    DISP/D6/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DISP/D6/q_reg_reg[8]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    DISP/D6/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     DISP/D6/q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     DISP/D6/q_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     DISP/D6/q_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     DISP/D6/q_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     DISP/D6/q_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     DISP/D6/q_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     DISP/D6/q_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     DISP/D6/q_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     DISP/D6/q_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DISP/D6/q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DISP/D6/q_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DISP/D6/q_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DISP/D6/q_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DISP/D6/q_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DISP/D6/q_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DISP/D6/q_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DISP/D6/q_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     DISP/D6/q_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     DISP/D6/q_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DISP/D6/q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DISP/D6/q_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DISP/D6/q_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DISP/D6/q_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DISP/D6/q_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DISP/D6/q_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DISP/D6/q_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DISP/D6/q_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     DISP/D6/q_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     DISP/D6/q_reg_reg[12]/C



