
vaja8_I2C_ADS1115.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023f4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080024b4  080024b4  000124b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002524  08002524  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002524  08002524  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002524  08002524  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002524  08002524  00012524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002528  08002528  00012528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800252c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08002538  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08002538  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006351  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001429  00000000  00000000  00026385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000670  00000000  00000000  000277b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005b8  00000000  00000000  00027e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000105b7  00000000  00000000  000283d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008a12  00000000  00000000  0003898f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00061623  00000000  00000000  000413a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a29c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001624  00000000  00000000  000a2a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800249c 	.word	0x0800249c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800249c 	.word	0x0800249c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_fmul>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	464f      	mov	r7, r9
 8000224:	4646      	mov	r6, r8
 8000226:	46d6      	mov	lr, sl
 8000228:	0244      	lsls	r4, r0, #9
 800022a:	0045      	lsls	r5, r0, #1
 800022c:	b5c0      	push	{r6, r7, lr}
 800022e:	0a64      	lsrs	r4, r4, #9
 8000230:	1c0f      	adds	r7, r1, #0
 8000232:	0e2d      	lsrs	r5, r5, #24
 8000234:	0fc6      	lsrs	r6, r0, #31
 8000236:	2d00      	cmp	r5, #0
 8000238:	d100      	bne.n	800023c <__aeabi_fmul+0x1c>
 800023a:	e08d      	b.n	8000358 <__aeabi_fmul+0x138>
 800023c:	2dff      	cmp	r5, #255	; 0xff
 800023e:	d100      	bne.n	8000242 <__aeabi_fmul+0x22>
 8000240:	e092      	b.n	8000368 <__aeabi_fmul+0x148>
 8000242:	2300      	movs	r3, #0
 8000244:	2080      	movs	r0, #128	; 0x80
 8000246:	4699      	mov	r9, r3
 8000248:	469a      	mov	sl, r3
 800024a:	00e4      	lsls	r4, r4, #3
 800024c:	04c0      	lsls	r0, r0, #19
 800024e:	4304      	orrs	r4, r0
 8000250:	3d7f      	subs	r5, #127	; 0x7f
 8000252:	0278      	lsls	r0, r7, #9
 8000254:	0a43      	lsrs	r3, r0, #9
 8000256:	4698      	mov	r8, r3
 8000258:	007b      	lsls	r3, r7, #1
 800025a:	0e1b      	lsrs	r3, r3, #24
 800025c:	0fff      	lsrs	r7, r7, #31
 800025e:	2b00      	cmp	r3, #0
 8000260:	d100      	bne.n	8000264 <__aeabi_fmul+0x44>
 8000262:	e070      	b.n	8000346 <__aeabi_fmul+0x126>
 8000264:	2bff      	cmp	r3, #255	; 0xff
 8000266:	d100      	bne.n	800026a <__aeabi_fmul+0x4a>
 8000268:	e086      	b.n	8000378 <__aeabi_fmul+0x158>
 800026a:	4642      	mov	r2, r8
 800026c:	00d0      	lsls	r0, r2, #3
 800026e:	2280      	movs	r2, #128	; 0x80
 8000270:	3b7f      	subs	r3, #127	; 0x7f
 8000272:	18ed      	adds	r5, r5, r3
 8000274:	2300      	movs	r3, #0
 8000276:	04d2      	lsls	r2, r2, #19
 8000278:	4302      	orrs	r2, r0
 800027a:	4690      	mov	r8, r2
 800027c:	469c      	mov	ip, r3
 800027e:	0031      	movs	r1, r6
 8000280:	464b      	mov	r3, r9
 8000282:	4079      	eors	r1, r7
 8000284:	1c68      	adds	r0, r5, #1
 8000286:	2b0f      	cmp	r3, #15
 8000288:	d81c      	bhi.n	80002c4 <__aeabi_fmul+0xa4>
 800028a:	4a76      	ldr	r2, [pc, #472]	; (8000464 <__aeabi_fmul+0x244>)
 800028c:	009b      	lsls	r3, r3, #2
 800028e:	58d3      	ldr	r3, [r2, r3]
 8000290:	469f      	mov	pc, r3
 8000292:	0039      	movs	r1, r7
 8000294:	4644      	mov	r4, r8
 8000296:	46e2      	mov	sl, ip
 8000298:	4653      	mov	r3, sl
 800029a:	2b02      	cmp	r3, #2
 800029c:	d00f      	beq.n	80002be <__aeabi_fmul+0x9e>
 800029e:	2b03      	cmp	r3, #3
 80002a0:	d100      	bne.n	80002a4 <__aeabi_fmul+0x84>
 80002a2:	e0d7      	b.n	8000454 <__aeabi_fmul+0x234>
 80002a4:	2b01      	cmp	r3, #1
 80002a6:	d137      	bne.n	8000318 <__aeabi_fmul+0xf8>
 80002a8:	2000      	movs	r0, #0
 80002aa:	2400      	movs	r4, #0
 80002ac:	05c0      	lsls	r0, r0, #23
 80002ae:	4320      	orrs	r0, r4
 80002b0:	07c9      	lsls	r1, r1, #31
 80002b2:	4308      	orrs	r0, r1
 80002b4:	bce0      	pop	{r5, r6, r7}
 80002b6:	46ba      	mov	sl, r7
 80002b8:	46b1      	mov	r9, r6
 80002ba:	46a8      	mov	r8, r5
 80002bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002be:	20ff      	movs	r0, #255	; 0xff
 80002c0:	2400      	movs	r4, #0
 80002c2:	e7f3      	b.n	80002ac <__aeabi_fmul+0x8c>
 80002c4:	0c26      	lsrs	r6, r4, #16
 80002c6:	0424      	lsls	r4, r4, #16
 80002c8:	0c22      	lsrs	r2, r4, #16
 80002ca:	4644      	mov	r4, r8
 80002cc:	0424      	lsls	r4, r4, #16
 80002ce:	0c24      	lsrs	r4, r4, #16
 80002d0:	4643      	mov	r3, r8
 80002d2:	0027      	movs	r7, r4
 80002d4:	0c1b      	lsrs	r3, r3, #16
 80002d6:	4357      	muls	r7, r2
 80002d8:	4374      	muls	r4, r6
 80002da:	435a      	muls	r2, r3
 80002dc:	435e      	muls	r6, r3
 80002de:	1912      	adds	r2, r2, r4
 80002e0:	0c3b      	lsrs	r3, r7, #16
 80002e2:	189b      	adds	r3, r3, r2
 80002e4:	429c      	cmp	r4, r3
 80002e6:	d903      	bls.n	80002f0 <__aeabi_fmul+0xd0>
 80002e8:	2280      	movs	r2, #128	; 0x80
 80002ea:	0252      	lsls	r2, r2, #9
 80002ec:	4694      	mov	ip, r2
 80002ee:	4466      	add	r6, ip
 80002f0:	043f      	lsls	r7, r7, #16
 80002f2:	041a      	lsls	r2, r3, #16
 80002f4:	0c3f      	lsrs	r7, r7, #16
 80002f6:	19d2      	adds	r2, r2, r7
 80002f8:	0194      	lsls	r4, r2, #6
 80002fa:	1e67      	subs	r7, r4, #1
 80002fc:	41bc      	sbcs	r4, r7
 80002fe:	0c1b      	lsrs	r3, r3, #16
 8000300:	0e92      	lsrs	r2, r2, #26
 8000302:	199b      	adds	r3, r3, r6
 8000304:	4314      	orrs	r4, r2
 8000306:	019b      	lsls	r3, r3, #6
 8000308:	431c      	orrs	r4, r3
 800030a:	011b      	lsls	r3, r3, #4
 800030c:	d400      	bmi.n	8000310 <__aeabi_fmul+0xf0>
 800030e:	e09b      	b.n	8000448 <__aeabi_fmul+0x228>
 8000310:	2301      	movs	r3, #1
 8000312:	0862      	lsrs	r2, r4, #1
 8000314:	401c      	ands	r4, r3
 8000316:	4314      	orrs	r4, r2
 8000318:	0002      	movs	r2, r0
 800031a:	327f      	adds	r2, #127	; 0x7f
 800031c:	2a00      	cmp	r2, #0
 800031e:	dd64      	ble.n	80003ea <__aeabi_fmul+0x1ca>
 8000320:	0763      	lsls	r3, r4, #29
 8000322:	d004      	beq.n	800032e <__aeabi_fmul+0x10e>
 8000324:	230f      	movs	r3, #15
 8000326:	4023      	ands	r3, r4
 8000328:	2b04      	cmp	r3, #4
 800032a:	d000      	beq.n	800032e <__aeabi_fmul+0x10e>
 800032c:	3404      	adds	r4, #4
 800032e:	0123      	lsls	r3, r4, #4
 8000330:	d503      	bpl.n	800033a <__aeabi_fmul+0x11a>
 8000332:	0002      	movs	r2, r0
 8000334:	4b4c      	ldr	r3, [pc, #304]	; (8000468 <__aeabi_fmul+0x248>)
 8000336:	3280      	adds	r2, #128	; 0x80
 8000338:	401c      	ands	r4, r3
 800033a:	2afe      	cmp	r2, #254	; 0xfe
 800033c:	dcbf      	bgt.n	80002be <__aeabi_fmul+0x9e>
 800033e:	01a4      	lsls	r4, r4, #6
 8000340:	0a64      	lsrs	r4, r4, #9
 8000342:	b2d0      	uxtb	r0, r2
 8000344:	e7b2      	b.n	80002ac <__aeabi_fmul+0x8c>
 8000346:	4643      	mov	r3, r8
 8000348:	2b00      	cmp	r3, #0
 800034a:	d13d      	bne.n	80003c8 <__aeabi_fmul+0x1a8>
 800034c:	464a      	mov	r2, r9
 800034e:	3301      	adds	r3, #1
 8000350:	431a      	orrs	r2, r3
 8000352:	4691      	mov	r9, r2
 8000354:	469c      	mov	ip, r3
 8000356:	e792      	b.n	800027e <__aeabi_fmul+0x5e>
 8000358:	2c00      	cmp	r4, #0
 800035a:	d129      	bne.n	80003b0 <__aeabi_fmul+0x190>
 800035c:	2304      	movs	r3, #4
 800035e:	4699      	mov	r9, r3
 8000360:	3b03      	subs	r3, #3
 8000362:	2500      	movs	r5, #0
 8000364:	469a      	mov	sl, r3
 8000366:	e774      	b.n	8000252 <__aeabi_fmul+0x32>
 8000368:	2c00      	cmp	r4, #0
 800036a:	d11b      	bne.n	80003a4 <__aeabi_fmul+0x184>
 800036c:	2308      	movs	r3, #8
 800036e:	4699      	mov	r9, r3
 8000370:	3b06      	subs	r3, #6
 8000372:	25ff      	movs	r5, #255	; 0xff
 8000374:	469a      	mov	sl, r3
 8000376:	e76c      	b.n	8000252 <__aeabi_fmul+0x32>
 8000378:	4643      	mov	r3, r8
 800037a:	35ff      	adds	r5, #255	; 0xff
 800037c:	2b00      	cmp	r3, #0
 800037e:	d10b      	bne.n	8000398 <__aeabi_fmul+0x178>
 8000380:	2302      	movs	r3, #2
 8000382:	464a      	mov	r2, r9
 8000384:	431a      	orrs	r2, r3
 8000386:	4691      	mov	r9, r2
 8000388:	469c      	mov	ip, r3
 800038a:	e778      	b.n	800027e <__aeabi_fmul+0x5e>
 800038c:	4653      	mov	r3, sl
 800038e:	0031      	movs	r1, r6
 8000390:	2b02      	cmp	r3, #2
 8000392:	d000      	beq.n	8000396 <__aeabi_fmul+0x176>
 8000394:	e783      	b.n	800029e <__aeabi_fmul+0x7e>
 8000396:	e792      	b.n	80002be <__aeabi_fmul+0x9e>
 8000398:	2303      	movs	r3, #3
 800039a:	464a      	mov	r2, r9
 800039c:	431a      	orrs	r2, r3
 800039e:	4691      	mov	r9, r2
 80003a0:	469c      	mov	ip, r3
 80003a2:	e76c      	b.n	800027e <__aeabi_fmul+0x5e>
 80003a4:	230c      	movs	r3, #12
 80003a6:	4699      	mov	r9, r3
 80003a8:	3b09      	subs	r3, #9
 80003aa:	25ff      	movs	r5, #255	; 0xff
 80003ac:	469a      	mov	sl, r3
 80003ae:	e750      	b.n	8000252 <__aeabi_fmul+0x32>
 80003b0:	0020      	movs	r0, r4
 80003b2:	f000 f8a9 	bl	8000508 <__clzsi2>
 80003b6:	2576      	movs	r5, #118	; 0x76
 80003b8:	1f43      	subs	r3, r0, #5
 80003ba:	409c      	lsls	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	426d      	negs	r5, r5
 80003c0:	4699      	mov	r9, r3
 80003c2:	469a      	mov	sl, r3
 80003c4:	1a2d      	subs	r5, r5, r0
 80003c6:	e744      	b.n	8000252 <__aeabi_fmul+0x32>
 80003c8:	4640      	mov	r0, r8
 80003ca:	f000 f89d 	bl	8000508 <__clzsi2>
 80003ce:	4642      	mov	r2, r8
 80003d0:	1f43      	subs	r3, r0, #5
 80003d2:	409a      	lsls	r2, r3
 80003d4:	2300      	movs	r3, #0
 80003d6:	1a2d      	subs	r5, r5, r0
 80003d8:	4690      	mov	r8, r2
 80003da:	469c      	mov	ip, r3
 80003dc:	3d76      	subs	r5, #118	; 0x76
 80003de:	e74e      	b.n	800027e <__aeabi_fmul+0x5e>
 80003e0:	2480      	movs	r4, #128	; 0x80
 80003e2:	2100      	movs	r1, #0
 80003e4:	20ff      	movs	r0, #255	; 0xff
 80003e6:	03e4      	lsls	r4, r4, #15
 80003e8:	e760      	b.n	80002ac <__aeabi_fmul+0x8c>
 80003ea:	2301      	movs	r3, #1
 80003ec:	1a9b      	subs	r3, r3, r2
 80003ee:	2b1b      	cmp	r3, #27
 80003f0:	dd00      	ble.n	80003f4 <__aeabi_fmul+0x1d4>
 80003f2:	e759      	b.n	80002a8 <__aeabi_fmul+0x88>
 80003f4:	0022      	movs	r2, r4
 80003f6:	309e      	adds	r0, #158	; 0x9e
 80003f8:	40da      	lsrs	r2, r3
 80003fa:	4084      	lsls	r4, r0
 80003fc:	0013      	movs	r3, r2
 80003fe:	1e62      	subs	r2, r4, #1
 8000400:	4194      	sbcs	r4, r2
 8000402:	431c      	orrs	r4, r3
 8000404:	0763      	lsls	r3, r4, #29
 8000406:	d004      	beq.n	8000412 <__aeabi_fmul+0x1f2>
 8000408:	230f      	movs	r3, #15
 800040a:	4023      	ands	r3, r4
 800040c:	2b04      	cmp	r3, #4
 800040e:	d000      	beq.n	8000412 <__aeabi_fmul+0x1f2>
 8000410:	3404      	adds	r4, #4
 8000412:	0163      	lsls	r3, r4, #5
 8000414:	d51a      	bpl.n	800044c <__aeabi_fmul+0x22c>
 8000416:	2001      	movs	r0, #1
 8000418:	2400      	movs	r4, #0
 800041a:	e747      	b.n	80002ac <__aeabi_fmul+0x8c>
 800041c:	2080      	movs	r0, #128	; 0x80
 800041e:	03c0      	lsls	r0, r0, #15
 8000420:	4204      	tst	r4, r0
 8000422:	d009      	beq.n	8000438 <__aeabi_fmul+0x218>
 8000424:	4643      	mov	r3, r8
 8000426:	4203      	tst	r3, r0
 8000428:	d106      	bne.n	8000438 <__aeabi_fmul+0x218>
 800042a:	4644      	mov	r4, r8
 800042c:	4304      	orrs	r4, r0
 800042e:	0264      	lsls	r4, r4, #9
 8000430:	0039      	movs	r1, r7
 8000432:	20ff      	movs	r0, #255	; 0xff
 8000434:	0a64      	lsrs	r4, r4, #9
 8000436:	e739      	b.n	80002ac <__aeabi_fmul+0x8c>
 8000438:	2080      	movs	r0, #128	; 0x80
 800043a:	03c0      	lsls	r0, r0, #15
 800043c:	4304      	orrs	r4, r0
 800043e:	0264      	lsls	r4, r4, #9
 8000440:	0031      	movs	r1, r6
 8000442:	20ff      	movs	r0, #255	; 0xff
 8000444:	0a64      	lsrs	r4, r4, #9
 8000446:	e731      	b.n	80002ac <__aeabi_fmul+0x8c>
 8000448:	0028      	movs	r0, r5
 800044a:	e765      	b.n	8000318 <__aeabi_fmul+0xf8>
 800044c:	01a4      	lsls	r4, r4, #6
 800044e:	2000      	movs	r0, #0
 8000450:	0a64      	lsrs	r4, r4, #9
 8000452:	e72b      	b.n	80002ac <__aeabi_fmul+0x8c>
 8000454:	2080      	movs	r0, #128	; 0x80
 8000456:	03c0      	lsls	r0, r0, #15
 8000458:	4304      	orrs	r4, r0
 800045a:	0264      	lsls	r4, r4, #9
 800045c:	20ff      	movs	r0, #255	; 0xff
 800045e:	0a64      	lsrs	r4, r4, #9
 8000460:	e724      	b.n	80002ac <__aeabi_fmul+0x8c>
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	080024d4 	.word	0x080024d4
 8000468:	f7ffffff 	.word	0xf7ffffff

0800046c <__aeabi_i2f>:
 800046c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800046e:	2800      	cmp	r0, #0
 8000470:	d013      	beq.n	800049a <__aeabi_i2f+0x2e>
 8000472:	17c3      	asrs	r3, r0, #31
 8000474:	18c6      	adds	r6, r0, r3
 8000476:	405e      	eors	r6, r3
 8000478:	0fc4      	lsrs	r4, r0, #31
 800047a:	0030      	movs	r0, r6
 800047c:	f000 f844 	bl	8000508 <__clzsi2>
 8000480:	239e      	movs	r3, #158	; 0x9e
 8000482:	0005      	movs	r5, r0
 8000484:	1a1b      	subs	r3, r3, r0
 8000486:	2b96      	cmp	r3, #150	; 0x96
 8000488:	dc0f      	bgt.n	80004aa <__aeabi_i2f+0x3e>
 800048a:	2808      	cmp	r0, #8
 800048c:	dd01      	ble.n	8000492 <__aeabi_i2f+0x26>
 800048e:	3d08      	subs	r5, #8
 8000490:	40ae      	lsls	r6, r5
 8000492:	0276      	lsls	r6, r6, #9
 8000494:	0a76      	lsrs	r6, r6, #9
 8000496:	b2d8      	uxtb	r0, r3
 8000498:	e002      	b.n	80004a0 <__aeabi_i2f+0x34>
 800049a:	2400      	movs	r4, #0
 800049c:	2000      	movs	r0, #0
 800049e:	2600      	movs	r6, #0
 80004a0:	05c0      	lsls	r0, r0, #23
 80004a2:	4330      	orrs	r0, r6
 80004a4:	07e4      	lsls	r4, r4, #31
 80004a6:	4320      	orrs	r0, r4
 80004a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80004aa:	2b99      	cmp	r3, #153	; 0x99
 80004ac:	dd0c      	ble.n	80004c8 <__aeabi_i2f+0x5c>
 80004ae:	2205      	movs	r2, #5
 80004b0:	0031      	movs	r1, r6
 80004b2:	1a12      	subs	r2, r2, r0
 80004b4:	40d1      	lsrs	r1, r2
 80004b6:	000a      	movs	r2, r1
 80004b8:	0001      	movs	r1, r0
 80004ba:	0030      	movs	r0, r6
 80004bc:	311b      	adds	r1, #27
 80004be:	4088      	lsls	r0, r1
 80004c0:	1e41      	subs	r1, r0, #1
 80004c2:	4188      	sbcs	r0, r1
 80004c4:	4302      	orrs	r2, r0
 80004c6:	0016      	movs	r6, r2
 80004c8:	2d05      	cmp	r5, #5
 80004ca:	dc12      	bgt.n	80004f2 <__aeabi_i2f+0x86>
 80004cc:	0031      	movs	r1, r6
 80004ce:	4f0d      	ldr	r7, [pc, #52]	; (8000504 <__aeabi_i2f+0x98>)
 80004d0:	4039      	ands	r1, r7
 80004d2:	0772      	lsls	r2, r6, #29
 80004d4:	d009      	beq.n	80004ea <__aeabi_i2f+0x7e>
 80004d6:	200f      	movs	r0, #15
 80004d8:	4030      	ands	r0, r6
 80004da:	2804      	cmp	r0, #4
 80004dc:	d005      	beq.n	80004ea <__aeabi_i2f+0x7e>
 80004de:	3104      	adds	r1, #4
 80004e0:	014a      	lsls	r2, r1, #5
 80004e2:	d502      	bpl.n	80004ea <__aeabi_i2f+0x7e>
 80004e4:	239f      	movs	r3, #159	; 0x9f
 80004e6:	4039      	ands	r1, r7
 80004e8:	1b5b      	subs	r3, r3, r5
 80004ea:	0189      	lsls	r1, r1, #6
 80004ec:	0a4e      	lsrs	r6, r1, #9
 80004ee:	b2d8      	uxtb	r0, r3
 80004f0:	e7d6      	b.n	80004a0 <__aeabi_i2f+0x34>
 80004f2:	1f6a      	subs	r2, r5, #5
 80004f4:	4096      	lsls	r6, r2
 80004f6:	0031      	movs	r1, r6
 80004f8:	4f02      	ldr	r7, [pc, #8]	; (8000504 <__aeabi_i2f+0x98>)
 80004fa:	4039      	ands	r1, r7
 80004fc:	0772      	lsls	r2, r6, #29
 80004fe:	d0f4      	beq.n	80004ea <__aeabi_i2f+0x7e>
 8000500:	e7e9      	b.n	80004d6 <__aeabi_i2f+0x6a>
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	fbffffff 	.word	0xfbffffff

08000508 <__clzsi2>:
 8000508:	211c      	movs	r1, #28
 800050a:	2301      	movs	r3, #1
 800050c:	041b      	lsls	r3, r3, #16
 800050e:	4298      	cmp	r0, r3
 8000510:	d301      	bcc.n	8000516 <__clzsi2+0xe>
 8000512:	0c00      	lsrs	r0, r0, #16
 8000514:	3910      	subs	r1, #16
 8000516:	0a1b      	lsrs	r3, r3, #8
 8000518:	4298      	cmp	r0, r3
 800051a:	d301      	bcc.n	8000520 <__clzsi2+0x18>
 800051c:	0a00      	lsrs	r0, r0, #8
 800051e:	3908      	subs	r1, #8
 8000520:	091b      	lsrs	r3, r3, #4
 8000522:	4298      	cmp	r0, r3
 8000524:	d301      	bcc.n	800052a <__clzsi2+0x22>
 8000526:	0900      	lsrs	r0, r0, #4
 8000528:	3904      	subs	r1, #4
 800052a:	a202      	add	r2, pc, #8	; (adr r2, 8000534 <__clzsi2+0x2c>)
 800052c:	5c10      	ldrb	r0, [r2, r0]
 800052e:	1840      	adds	r0, r0, r1
 8000530:	4770      	bx	lr
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	02020304 	.word	0x02020304
 8000538:	01010101 	.word	0x01010101
	...

08000544 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800054a:	f000 fa51 	bl	80009f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054e:	f000 f885 	bl	800065c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000552:	f000 f925 	bl	80007a0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000556:	f000 f8e3 	bl	8000720 <MX_I2C1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(int i=0; i<4; i++) {
 800055a:	2300      	movs	r3, #0
 800055c:	607b      	str	r3, [r7, #4]
 800055e:	e06e      	b.n	800063e <main+0xfa>
		  ADSwrite[0] = 0x01;//naslov registra
 8000560:	4b39      	ldr	r3, [pc, #228]	; (8000648 <main+0x104>)
 8000562:	2201      	movs	r2, #1
 8000564:	701a      	strb	r2, [r3, #0]
		  switch(i) {// spreminjamo bite od 14 ÷ 12, str. 19:
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2b03      	cmp	r3, #3
 800056a:	d01b      	beq.n	80005a4 <main+0x60>
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2b03      	cmp	r3, #3
 8000570:	dc1c      	bgt.n	80005ac <main+0x68>
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	2b02      	cmp	r3, #2
 8000576:	d011      	beq.n	800059c <main+0x58>
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	2b02      	cmp	r3, #2
 800057c:	dc16      	bgt.n	80005ac <main+0x68>
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	2b00      	cmp	r3, #0
 8000582:	d003      	beq.n	800058c <main+0x48>
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	2b01      	cmp	r3, #1
 8000588:	d004      	beq.n	8000594 <main+0x50>
 800058a:	e00f      	b.n	80005ac <main+0x68>
		  	  case(0):
		  			  ADSwrite[1] = 0xC1;//binarno je 11000001
 800058c:	4b2e      	ldr	r3, [pc, #184]	; (8000648 <main+0x104>)
 800058e:	22c1      	movs	r2, #193	; 0xc1
 8000590:	705a      	strb	r2, [r3, #1]
		  	  	  	  break;
 8000592:	e00b      	b.n	80005ac <main+0x68>
		  	  case(1):
		  			  ADSwrite[1] = 0xD1;//binarno je 11010001
 8000594:	4b2c      	ldr	r3, [pc, #176]	; (8000648 <main+0x104>)
 8000596:	22d1      	movs	r2, #209	; 0xd1
 8000598:	705a      	strb	r2, [r3, #1]
		  	  	  	  break;
 800059a:	e007      	b.n	80005ac <main+0x68>
		  	  case(2):
		  			  ADSwrite[1] = 0xE1;//binarno je 11100001
 800059c:	4b2a      	ldr	r3, [pc, #168]	; (8000648 <main+0x104>)
 800059e:	22e1      	movs	r2, #225	; 0xe1
 80005a0:	705a      	strb	r2, [r3, #1]
		  	  	  	  break;
 80005a2:	e003      	b.n	80005ac <main+0x68>
		  	  case(3):
		  			  ADSwrite[1] = 0xF1;//binarno je 11110001
 80005a4:	4b28      	ldr	r3, [pc, #160]	; (8000648 <main+0x104>)
 80005a6:	22f1      	movs	r2, #241	; 0xf1
 80005a8:	705a      	strb	r2, [r3, #1]
		  	  	  	  break;
 80005aa:	46c0      	nop			; (mov r8, r8)
		  }
		  ADSwrite[2] = 0x83;//to so biti od 7 ÷ 0: 10000011
 80005ac:	4b26      	ldr	r3, [pc, #152]	; (8000648 <main+0x104>)
 80005ae:	2283      	movs	r2, #131	; 0x83
 80005b0:	709a      	strb	r2, [r3, #2]
		  HAL_I2C_Master_Transmit(&hi2c1, ADS1115_ADDRESS<<1,ADSwrite,3, 100);
 80005b2:	4a25      	ldr	r2, [pc, #148]	; (8000648 <main+0x104>)
 80005b4:	4825      	ldr	r0, [pc, #148]	; (800064c <main+0x108>)
 80005b6:	2364      	movs	r3, #100	; 0x64
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2303      	movs	r3, #3
 80005bc:	2190      	movs	r1, #144	; 0x90
 80005be:	f000 fd77 	bl	80010b0 <HAL_I2C_Master_Transmit>
		  ADSwrite[0] = 0x00;
 80005c2:	4b21      	ldr	r3, [pc, #132]	; (8000648 <main+0x104>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	701a      	strb	r2, [r3, #0]
		  HAL_I2C_Master_Transmit(&hi2c1, ADS1115_ADDRESS<<1,ADSwrite,1, 100);
 80005c8:	4a1f      	ldr	r2, [pc, #124]	; (8000648 <main+0x104>)
 80005ca:	4820      	ldr	r0, [pc, #128]	; (800064c <main+0x108>)
 80005cc:	2364      	movs	r3, #100	; 0x64
 80005ce:	9300      	str	r3, [sp, #0]
 80005d0:	2301      	movs	r3, #1
 80005d2:	2190      	movs	r1, #144	; 0x90
 80005d4:	f000 fd6c 	bl	80010b0 <HAL_I2C_Master_Transmit>
		  HAL_Delay(20);
 80005d8:	2014      	movs	r0, #20
 80005da:	f000 fa6d 	bl	8000ab8 <HAL_Delay>
		  HAL_I2C_Master_Receive(&hi2c1, ADS1115_ADDRESS<<1,ADSwrite,2, 100);
 80005de:	4a1a      	ldr	r2, [pc, #104]	; (8000648 <main+0x104>)
 80005e0:	481a      	ldr	r0, [pc, #104]	; (800064c <main+0x108>)
 80005e2:	2364      	movs	r3, #100	; 0x64
 80005e4:	9300      	str	r3, [sp, #0]
 80005e6:	2302      	movs	r3, #2
 80005e8:	2190      	movs	r1, #144	; 0x90
 80005ea:	f000 fe69 	bl	80012c0 <HAL_I2C_Master_Receive>
		  reading = (ADSwrite[0] << 8 | ADSwrite[1]);
 80005ee:	4b16      	ldr	r3, [pc, #88]	; (8000648 <main+0x104>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	021b      	lsls	r3, r3, #8
 80005f4:	b21a      	sxth	r2, r3
 80005f6:	4b14      	ldr	r3, [pc, #80]	; (8000648 <main+0x104>)
 80005f8:	785b      	ldrb	r3, [r3, #1]
 80005fa:	b21b      	sxth	r3, r3
 80005fc:	4313      	orrs	r3, r2
 80005fe:	b21a      	sxth	r2, r3
 8000600:	4b13      	ldr	r3, [pc, #76]	; (8000650 <main+0x10c>)
 8000602:	801a      	strh	r2, [r3, #0]
		  if (reading < 0 ) {
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <main+0x10c>)
 8000606:	2200      	movs	r2, #0
 8000608:	5e9b      	ldrsh	r3, [r3, r2]
 800060a:	2b00      	cmp	r3, #0
 800060c:	da02      	bge.n	8000614 <main+0xd0>
			  reading = 0;
 800060e:	4b10      	ldr	r3, [pc, #64]	; (8000650 <main+0x10c>)
 8000610:	2200      	movs	r2, #0
 8000612:	801a      	strh	r2, [r3, #0]
		  }
		  voltage[i] = reading*voltageConv;
 8000614:	4b0e      	ldr	r3, [pc, #56]	; (8000650 <main+0x10c>)
 8000616:	2200      	movs	r2, #0
 8000618:	5e9b      	ldrsh	r3, [r3, r2]
 800061a:	0018      	movs	r0, r3
 800061c:	f7ff ff26 	bl	800046c <__aeabi_i2f>
 8000620:	1c03      	adds	r3, r0, #0
 8000622:	4a0c      	ldr	r2, [pc, #48]	; (8000654 <main+0x110>)
 8000624:	1c11      	adds	r1, r2, #0
 8000626:	1c18      	adds	r0, r3, #0
 8000628:	f7ff fdfa 	bl	8000220 <__aeabi_fmul>
 800062c:	1c03      	adds	r3, r0, #0
 800062e:	1c19      	adds	r1, r3, #0
 8000630:	4b09      	ldr	r3, [pc, #36]	; (8000658 <main+0x114>)
 8000632:	687a      	ldr	r2, [r7, #4]
 8000634:	0092      	lsls	r2, r2, #2
 8000636:	50d1      	str	r1, [r2, r3]
	  for(int i=0; i<4; i++) {
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	3301      	adds	r3, #1
 800063c:	607b      	str	r3, [r7, #4]
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	2b03      	cmp	r3, #3
 8000642:	dd8d      	ble.n	8000560 <main+0x1c>
 8000644:	e789      	b.n	800055a <main+0x16>
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	20000074 	.word	0x20000074
 800064c:	20000028 	.word	0x20000028
 8000650:	2000007a 	.word	0x2000007a
 8000654:	39449ba6 	.word	0x39449ba6
 8000658:	2000007c 	.word	0x2000007c

0800065c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065c:	b590      	push	{r4, r7, lr}
 800065e:	b097      	sub	sp, #92	; 0x5c
 8000660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000662:	2428      	movs	r4, #40	; 0x28
 8000664:	193b      	adds	r3, r7, r4
 8000666:	0018      	movs	r0, r3
 8000668:	2330      	movs	r3, #48	; 0x30
 800066a:	001a      	movs	r2, r3
 800066c:	2100      	movs	r1, #0
 800066e:	f001 ff0d 	bl	800248c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000672:	2318      	movs	r3, #24
 8000674:	18fb      	adds	r3, r7, r3
 8000676:	0018      	movs	r0, r3
 8000678:	2310      	movs	r3, #16
 800067a:	001a      	movs	r2, r3
 800067c:	2100      	movs	r1, #0
 800067e:	f001 ff05 	bl	800248c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	0018      	movs	r0, r3
 8000686:	2314      	movs	r3, #20
 8000688:	001a      	movs	r2, r3
 800068a:	2100      	movs	r1, #0
 800068c:	f001 fefe 	bl	800248c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000690:	0021      	movs	r1, r4
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2202      	movs	r2, #2
 8000696:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2201      	movs	r2, #1
 800069c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2210      	movs	r2, #16
 80006a2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2202      	movs	r2, #2
 80006a8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2200      	movs	r2, #0
 80006ae:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	22a0      	movs	r2, #160	; 0xa0
 80006b4:	0392      	lsls	r2, r2, #14
 80006b6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80006b8:	187b      	adds	r3, r7, r1
 80006ba:	2200      	movs	r2, #0
 80006bc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006be:	187b      	adds	r3, r7, r1
 80006c0:	0018      	movs	r0, r3
 80006c2:	f001 f995 	bl	80019f0 <HAL_RCC_OscConfig>
 80006c6:	1e03      	subs	r3, r0, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006ca:	f000 f8d3 	bl	8000874 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ce:	2118      	movs	r1, #24
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2207      	movs	r2, #7
 80006d4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	2202      	movs	r2, #2
 80006da:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	2200      	movs	r2, #0
 80006e0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	2200      	movs	r2, #0
 80006e6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	2101      	movs	r1, #1
 80006ec:	0018      	movs	r0, r3
 80006ee:	f001 fc99 	bl	8002024 <HAL_RCC_ClockConfig>
 80006f2:	1e03      	subs	r3, r0, #0
 80006f4:	d001      	beq.n	80006fa <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006f6:	f000 f8bd 	bl	8000874 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	2220      	movs	r2, #32
 80006fe:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	0018      	movs	r0, r3
 800070a:	f001 fdbd 	bl	8002288 <HAL_RCCEx_PeriphCLKConfig>
 800070e:	1e03      	subs	r3, r0, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000712:	f000 f8af 	bl	8000874 <Error_Handler>
  }
}
 8000716:	46c0      	nop			; (mov r8, r8)
 8000718:	46bd      	mov	sp, r7
 800071a:	b017      	add	sp, #92	; 0x5c
 800071c:	bd90      	pop	{r4, r7, pc}
	...

08000720 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000724:	4b1b      	ldr	r3, [pc, #108]	; (8000794 <MX_I2C1_Init+0x74>)
 8000726:	4a1c      	ldr	r2, [pc, #112]	; (8000798 <MX_I2C1_Init+0x78>)
 8000728:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 800072a:	4b1a      	ldr	r3, [pc, #104]	; (8000794 <MX_I2C1_Init+0x74>)
 800072c:	4a1b      	ldr	r2, [pc, #108]	; (800079c <MX_I2C1_Init+0x7c>)
 800072e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000730:	4b18      	ldr	r3, [pc, #96]	; (8000794 <MX_I2C1_Init+0x74>)
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000736:	4b17      	ldr	r3, [pc, #92]	; (8000794 <MX_I2C1_Init+0x74>)
 8000738:	2201      	movs	r2, #1
 800073a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800073c:	4b15      	ldr	r3, [pc, #84]	; (8000794 <MX_I2C1_Init+0x74>)
 800073e:	2200      	movs	r2, #0
 8000740:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000742:	4b14      	ldr	r3, [pc, #80]	; (8000794 <MX_I2C1_Init+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000748:	4b12      	ldr	r3, [pc, #72]	; (8000794 <MX_I2C1_Init+0x74>)
 800074a:	2200      	movs	r2, #0
 800074c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800074e:	4b11      	ldr	r3, [pc, #68]	; (8000794 <MX_I2C1_Init+0x74>)
 8000750:	2200      	movs	r2, #0
 8000752:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000754:	4b0f      	ldr	r3, [pc, #60]	; (8000794 <MX_I2C1_Init+0x74>)
 8000756:	2200      	movs	r2, #0
 8000758:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800075a:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <MX_I2C1_Init+0x74>)
 800075c:	0018      	movs	r0, r3
 800075e:	f000 fc11 	bl	8000f84 <HAL_I2C_Init>
 8000762:	1e03      	subs	r3, r0, #0
 8000764:	d001      	beq.n	800076a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000766:	f000 f885 	bl	8000874 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800076a:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <MX_I2C1_Init+0x74>)
 800076c:	2100      	movs	r1, #0
 800076e:	0018      	movs	r0, r3
 8000770:	f001 f8a6 	bl	80018c0 <HAL_I2CEx_ConfigAnalogFilter>
 8000774:	1e03      	subs	r3, r0, #0
 8000776:	d001      	beq.n	800077c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000778:	f000 f87c 	bl	8000874 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800077c:	4b05      	ldr	r3, [pc, #20]	; (8000794 <MX_I2C1_Init+0x74>)
 800077e:	2100      	movs	r1, #0
 8000780:	0018      	movs	r0, r3
 8000782:	f001 f8e9 	bl	8001958 <HAL_I2CEx_ConfigDigitalFilter>
 8000786:	1e03      	subs	r3, r0, #0
 8000788:	d001      	beq.n	800078e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800078a:	f000 f873 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000028 	.word	0x20000028
 8000798:	40005400 	.word	0x40005400
 800079c:	0000020b 	.word	0x0000020b

080007a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a0:	b590      	push	{r4, r7, lr}
 80007a2:	b089      	sub	sp, #36	; 0x24
 80007a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a6:	240c      	movs	r4, #12
 80007a8:	193b      	adds	r3, r7, r4
 80007aa:	0018      	movs	r0, r3
 80007ac:	2314      	movs	r3, #20
 80007ae:	001a      	movs	r2, r3
 80007b0:	2100      	movs	r1, #0
 80007b2:	f001 fe6b 	bl	800248c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b6:	4b2d      	ldr	r3, [pc, #180]	; (800086c <MX_GPIO_Init+0xcc>)
 80007b8:	695a      	ldr	r2, [r3, #20]
 80007ba:	4b2c      	ldr	r3, [pc, #176]	; (800086c <MX_GPIO_Init+0xcc>)
 80007bc:	2180      	movs	r1, #128	; 0x80
 80007be:	0289      	lsls	r1, r1, #10
 80007c0:	430a      	orrs	r2, r1
 80007c2:	615a      	str	r2, [r3, #20]
 80007c4:	4b29      	ldr	r3, [pc, #164]	; (800086c <MX_GPIO_Init+0xcc>)
 80007c6:	695a      	ldr	r2, [r3, #20]
 80007c8:	2380      	movs	r3, #128	; 0x80
 80007ca:	029b      	lsls	r3, r3, #10
 80007cc:	4013      	ands	r3, r2
 80007ce:	60bb      	str	r3, [r7, #8]
 80007d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d2:	4b26      	ldr	r3, [pc, #152]	; (800086c <MX_GPIO_Init+0xcc>)
 80007d4:	695a      	ldr	r2, [r3, #20]
 80007d6:	4b25      	ldr	r3, [pc, #148]	; (800086c <MX_GPIO_Init+0xcc>)
 80007d8:	2180      	movs	r1, #128	; 0x80
 80007da:	0309      	lsls	r1, r1, #12
 80007dc:	430a      	orrs	r2, r1
 80007de:	615a      	str	r2, [r3, #20]
 80007e0:	4b22      	ldr	r3, [pc, #136]	; (800086c <MX_GPIO_Init+0xcc>)
 80007e2:	695a      	ldr	r2, [r3, #20]
 80007e4:	2380      	movs	r3, #128	; 0x80
 80007e6:	031b      	lsls	r3, r3, #12
 80007e8:	4013      	ands	r3, r2
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ee:	4b1f      	ldr	r3, [pc, #124]	; (800086c <MX_GPIO_Init+0xcc>)
 80007f0:	695a      	ldr	r2, [r3, #20]
 80007f2:	4b1e      	ldr	r3, [pc, #120]	; (800086c <MX_GPIO_Init+0xcc>)
 80007f4:	2180      	movs	r1, #128	; 0x80
 80007f6:	02c9      	lsls	r1, r1, #11
 80007f8:	430a      	orrs	r2, r1
 80007fa:	615a      	str	r2, [r3, #20]
 80007fc:	4b1b      	ldr	r3, [pc, #108]	; (800086c <MX_GPIO_Init+0xcc>)
 80007fe:	695a      	ldr	r2, [r3, #20]
 8000800:	2380      	movs	r3, #128	; 0x80
 8000802:	02db      	lsls	r3, r3, #11
 8000804:	4013      	ands	r3, r2
 8000806:	603b      	str	r3, [r7, #0]
 8000808:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 800080a:	23c0      	movs	r3, #192	; 0xc0
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	4818      	ldr	r0, [pc, #96]	; (8000870 <MX_GPIO_Init+0xd0>)
 8000810:	2200      	movs	r2, #0
 8000812:	0019      	movs	r1, r3
 8000814:	f000 fb98 	bl	8000f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000818:	193b      	adds	r3, r7, r4
 800081a:	2201      	movs	r2, #1
 800081c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800081e:	193b      	adds	r3, r7, r4
 8000820:	2290      	movs	r2, #144	; 0x90
 8000822:	0352      	lsls	r2, r2, #13
 8000824:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	193b      	adds	r3, r7, r4
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800082c:	193a      	adds	r2, r7, r4
 800082e:	2390      	movs	r3, #144	; 0x90
 8000830:	05db      	lsls	r3, r3, #23
 8000832:	0011      	movs	r1, r2
 8000834:	0018      	movs	r0, r3
 8000836:	f000 fa17 	bl	8000c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 800083a:	0021      	movs	r1, r4
 800083c:	187b      	adds	r3, r7, r1
 800083e:	22c0      	movs	r2, #192	; 0xc0
 8000840:	0092      	lsls	r2, r2, #2
 8000842:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000844:	187b      	adds	r3, r7, r1
 8000846:	2201      	movs	r2, #1
 8000848:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	187b      	adds	r3, r7, r1
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000850:	187b      	adds	r3, r7, r1
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000856:	187b      	adds	r3, r7, r1
 8000858:	4a05      	ldr	r2, [pc, #20]	; (8000870 <MX_GPIO_Init+0xd0>)
 800085a:	0019      	movs	r1, r3
 800085c:	0010      	movs	r0, r2
 800085e:	f000 fa03 	bl	8000c68 <HAL_GPIO_Init>

}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	b009      	add	sp, #36	; 0x24
 8000868:	bd90      	pop	{r4, r7, pc}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	40021000 	.word	0x40021000
 8000870:	48000800 	.word	0x48000800

08000874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000878:	b672      	cpsid	i
}
 800087a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800087c:	e7fe      	b.n	800087c <Error_Handler+0x8>
	...

08000880 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000886:	4b0f      	ldr	r3, [pc, #60]	; (80008c4 <HAL_MspInit+0x44>)
 8000888:	699a      	ldr	r2, [r3, #24]
 800088a:	4b0e      	ldr	r3, [pc, #56]	; (80008c4 <HAL_MspInit+0x44>)
 800088c:	2101      	movs	r1, #1
 800088e:	430a      	orrs	r2, r1
 8000890:	619a      	str	r2, [r3, #24]
 8000892:	4b0c      	ldr	r3, [pc, #48]	; (80008c4 <HAL_MspInit+0x44>)
 8000894:	699b      	ldr	r3, [r3, #24]
 8000896:	2201      	movs	r2, #1
 8000898:	4013      	ands	r3, r2
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800089e:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <HAL_MspInit+0x44>)
 80008a0:	69da      	ldr	r2, [r3, #28]
 80008a2:	4b08      	ldr	r3, [pc, #32]	; (80008c4 <HAL_MspInit+0x44>)
 80008a4:	2180      	movs	r1, #128	; 0x80
 80008a6:	0549      	lsls	r1, r1, #21
 80008a8:	430a      	orrs	r2, r1
 80008aa:	61da      	str	r2, [r3, #28]
 80008ac:	4b05      	ldr	r3, [pc, #20]	; (80008c4 <HAL_MspInit+0x44>)
 80008ae:	69da      	ldr	r2, [r3, #28]
 80008b0:	2380      	movs	r3, #128	; 0x80
 80008b2:	055b      	lsls	r3, r3, #21
 80008b4:	4013      	ands	r3, r2
 80008b6:	603b      	str	r3, [r7, #0]
 80008b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	46bd      	mov	sp, r7
 80008be:	b002      	add	sp, #8
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	40021000 	.word	0x40021000

080008c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80008c8:	b590      	push	{r4, r7, lr}
 80008ca:	b08b      	sub	sp, #44	; 0x2c
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d0:	2414      	movs	r4, #20
 80008d2:	193b      	adds	r3, r7, r4
 80008d4:	0018      	movs	r0, r3
 80008d6:	2314      	movs	r3, #20
 80008d8:	001a      	movs	r2, r3
 80008da:	2100      	movs	r1, #0
 80008dc:	f001 fdd6 	bl	800248c <memset>
  if(hi2c->Instance==I2C1)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a1c      	ldr	r2, [pc, #112]	; (8000958 <HAL_I2C_MspInit+0x90>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d131      	bne.n	800094e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ea:	4b1c      	ldr	r3, [pc, #112]	; (800095c <HAL_I2C_MspInit+0x94>)
 80008ec:	695a      	ldr	r2, [r3, #20]
 80008ee:	4b1b      	ldr	r3, [pc, #108]	; (800095c <HAL_I2C_MspInit+0x94>)
 80008f0:	2180      	movs	r1, #128	; 0x80
 80008f2:	02c9      	lsls	r1, r1, #11
 80008f4:	430a      	orrs	r2, r1
 80008f6:	615a      	str	r2, [r3, #20]
 80008f8:	4b18      	ldr	r3, [pc, #96]	; (800095c <HAL_I2C_MspInit+0x94>)
 80008fa:	695a      	ldr	r2, [r3, #20]
 80008fc:	2380      	movs	r3, #128	; 0x80
 80008fe:	02db      	lsls	r3, r3, #11
 8000900:	4013      	ands	r3, r2
 8000902:	613b      	str	r3, [r7, #16]
 8000904:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000906:	0021      	movs	r1, r4
 8000908:	187b      	adds	r3, r7, r1
 800090a:	22c0      	movs	r2, #192	; 0xc0
 800090c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800090e:	187b      	adds	r3, r7, r1
 8000910:	2212      	movs	r2, #18
 8000912:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	187b      	adds	r3, r7, r1
 8000916:	2200      	movs	r2, #0
 8000918:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800091a:	187b      	adds	r3, r7, r1
 800091c:	2203      	movs	r2, #3
 800091e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000920:	187b      	adds	r3, r7, r1
 8000922:	2201      	movs	r2, #1
 8000924:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000926:	187b      	adds	r3, r7, r1
 8000928:	4a0d      	ldr	r2, [pc, #52]	; (8000960 <HAL_I2C_MspInit+0x98>)
 800092a:	0019      	movs	r1, r3
 800092c:	0010      	movs	r0, r2
 800092e:	f000 f99b 	bl	8000c68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000932:	4b0a      	ldr	r3, [pc, #40]	; (800095c <HAL_I2C_MspInit+0x94>)
 8000934:	69da      	ldr	r2, [r3, #28]
 8000936:	4b09      	ldr	r3, [pc, #36]	; (800095c <HAL_I2C_MspInit+0x94>)
 8000938:	2180      	movs	r1, #128	; 0x80
 800093a:	0389      	lsls	r1, r1, #14
 800093c:	430a      	orrs	r2, r1
 800093e:	61da      	str	r2, [r3, #28]
 8000940:	4b06      	ldr	r3, [pc, #24]	; (800095c <HAL_I2C_MspInit+0x94>)
 8000942:	69da      	ldr	r2, [r3, #28]
 8000944:	2380      	movs	r3, #128	; 0x80
 8000946:	039b      	lsls	r3, r3, #14
 8000948:	4013      	ands	r3, r2
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	46bd      	mov	sp, r7
 8000952:	b00b      	add	sp, #44	; 0x2c
 8000954:	bd90      	pop	{r4, r7, pc}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	40005400 	.word	0x40005400
 800095c:	40021000 	.word	0x40021000
 8000960:	48000400 	.word	0x48000400

08000964 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000968:	e7fe      	b.n	8000968 <NMI_Handler+0x4>

0800096a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800096a:	b580      	push	{r7, lr}
 800096c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096e:	e7fe      	b.n	800096e <HardFault_Handler+0x4>

08000970 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000974:	46c0      	nop			; (mov r8, r8)
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}

0800097a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000988:	f000 f87a 	bl	8000a80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800098c:	46c0      	nop			; (mov r8, r8)
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000992:	b580      	push	{r7, lr}
 8000994:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}

0800099c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800099c:	480d      	ldr	r0, [pc, #52]	; (80009d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800099e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009a0:	480d      	ldr	r0, [pc, #52]	; (80009d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80009a2:	490e      	ldr	r1, [pc, #56]	; (80009dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80009a4:	4a0e      	ldr	r2, [pc, #56]	; (80009e0 <LoopForever+0xe>)
  movs r3, #0
 80009a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a8:	e002      	b.n	80009b0 <LoopCopyDataInit>

080009aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ae:	3304      	adds	r3, #4

080009b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b4:	d3f9      	bcc.n	80009aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009b6:	4a0b      	ldr	r2, [pc, #44]	; (80009e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009b8:	4c0b      	ldr	r4, [pc, #44]	; (80009e8 <LoopForever+0x16>)
  movs r3, #0
 80009ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009bc:	e001      	b.n	80009c2 <LoopFillZerobss>

080009be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c0:	3204      	adds	r2, #4

080009c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c4:	d3fb      	bcc.n	80009be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80009c6:	f7ff ffe4 	bl	8000992 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80009ca:	f001 fd3b 	bl	8002444 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009ce:	f7ff fdb9 	bl	8000544 <main>

080009d2 <LoopForever>:

LoopForever:
    b LoopForever
 80009d2:	e7fe      	b.n	80009d2 <LoopForever>
  ldr   r0, =_estack
 80009d4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80009d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009dc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009e0:	0800252c 	.word	0x0800252c
  ldr r2, =_sbss
 80009e4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009e8:	20000090 	.word	0x20000090

080009ec <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009ec:	e7fe      	b.n	80009ec <ADC1_COMP_IRQHandler>
	...

080009f0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009f4:	4b07      	ldr	r3, [pc, #28]	; (8000a14 <HAL_Init+0x24>)
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <HAL_Init+0x24>)
 80009fa:	2110      	movs	r1, #16
 80009fc:	430a      	orrs	r2, r1
 80009fe:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a00:	2000      	movs	r0, #0
 8000a02:	f000 f809 	bl	8000a18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a06:	f7ff ff3b 	bl	8000880 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a0a:	2300      	movs	r3, #0
}
 8000a0c:	0018      	movs	r0, r3
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	40022000 	.word	0x40022000

08000a18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a18:	b590      	push	{r4, r7, lr}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a20:	4b14      	ldr	r3, [pc, #80]	; (8000a74 <HAL_InitTick+0x5c>)
 8000a22:	681c      	ldr	r4, [r3, #0]
 8000a24:	4b14      	ldr	r3, [pc, #80]	; (8000a78 <HAL_InitTick+0x60>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	0019      	movs	r1, r3
 8000a2a:	23fa      	movs	r3, #250	; 0xfa
 8000a2c:	0098      	lsls	r0, r3, #2
 8000a2e:	f7ff fb6b 	bl	8000108 <__udivsi3>
 8000a32:	0003      	movs	r3, r0
 8000a34:	0019      	movs	r1, r3
 8000a36:	0020      	movs	r0, r4
 8000a38:	f7ff fb66 	bl	8000108 <__udivsi3>
 8000a3c:	0003      	movs	r3, r0
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f000 f905 	bl	8000c4e <HAL_SYSTICK_Config>
 8000a44:	1e03      	subs	r3, r0, #0
 8000a46:	d001      	beq.n	8000a4c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	e00f      	b.n	8000a6c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2b03      	cmp	r3, #3
 8000a50:	d80b      	bhi.n	8000a6a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a52:	6879      	ldr	r1, [r7, #4]
 8000a54:	2301      	movs	r3, #1
 8000a56:	425b      	negs	r3, r3
 8000a58:	2200      	movs	r2, #0
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f000 f8e2 	bl	8000c24 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a60:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <HAL_InitTick+0x64>)
 8000a62:	687a      	ldr	r2, [r7, #4]
 8000a64:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000a66:	2300      	movs	r3, #0
 8000a68:	e000      	b.n	8000a6c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
}
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	b003      	add	sp, #12
 8000a72:	bd90      	pop	{r4, r7, pc}
 8000a74:	20000000 	.word	0x20000000
 8000a78:	20000008 	.word	0x20000008
 8000a7c:	20000004 	.word	0x20000004

08000a80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a84:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <HAL_IncTick+0x1c>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	001a      	movs	r2, r3
 8000a8a:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <HAL_IncTick+0x20>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	18d2      	adds	r2, r2, r3
 8000a90:	4b03      	ldr	r3, [pc, #12]	; (8000aa0 <HAL_IncTick+0x20>)
 8000a92:	601a      	str	r2, [r3, #0]
}
 8000a94:	46c0      	nop			; (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	20000008 	.word	0x20000008
 8000aa0:	2000008c 	.word	0x2000008c

08000aa4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa8:	4b02      	ldr	r3, [pc, #8]	; (8000ab4 <HAL_GetTick+0x10>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
}
 8000aac:	0018      	movs	r0, r3
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	2000008c 	.word	0x2000008c

08000ab8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ac0:	f7ff fff0 	bl	8000aa4 <HAL_GetTick>
 8000ac4:	0003      	movs	r3, r0
 8000ac6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	d005      	beq.n	8000ade <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ad2:	4b0a      	ldr	r3, [pc, #40]	; (8000afc <HAL_Delay+0x44>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	001a      	movs	r2, r3
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	189b      	adds	r3, r3, r2
 8000adc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000ade:	46c0      	nop			; (mov r8, r8)
 8000ae0:	f7ff ffe0 	bl	8000aa4 <HAL_GetTick>
 8000ae4:	0002      	movs	r2, r0
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	1ad3      	subs	r3, r2, r3
 8000aea:	68fa      	ldr	r2, [r7, #12]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d8f7      	bhi.n	8000ae0 <HAL_Delay+0x28>
  {
  }
}
 8000af0:	46c0      	nop			; (mov r8, r8)
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b004      	add	sp, #16
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	20000008 	.word	0x20000008

08000b00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	0002      	movs	r2, r0
 8000b08:	6039      	str	r1, [r7, #0]
 8000b0a:	1dfb      	adds	r3, r7, #7
 8000b0c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b0e:	1dfb      	adds	r3, r7, #7
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	2b7f      	cmp	r3, #127	; 0x7f
 8000b14:	d828      	bhi.n	8000b68 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b16:	4a2f      	ldr	r2, [pc, #188]	; (8000bd4 <__NVIC_SetPriority+0xd4>)
 8000b18:	1dfb      	adds	r3, r7, #7
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b25b      	sxtb	r3, r3
 8000b1e:	089b      	lsrs	r3, r3, #2
 8000b20:	33c0      	adds	r3, #192	; 0xc0
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	589b      	ldr	r3, [r3, r2]
 8000b26:	1dfa      	adds	r2, r7, #7
 8000b28:	7812      	ldrb	r2, [r2, #0]
 8000b2a:	0011      	movs	r1, r2
 8000b2c:	2203      	movs	r2, #3
 8000b2e:	400a      	ands	r2, r1
 8000b30:	00d2      	lsls	r2, r2, #3
 8000b32:	21ff      	movs	r1, #255	; 0xff
 8000b34:	4091      	lsls	r1, r2
 8000b36:	000a      	movs	r2, r1
 8000b38:	43d2      	mvns	r2, r2
 8000b3a:	401a      	ands	r2, r3
 8000b3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	019b      	lsls	r3, r3, #6
 8000b42:	22ff      	movs	r2, #255	; 0xff
 8000b44:	401a      	ands	r2, r3
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	4003      	ands	r3, r0
 8000b50:	00db      	lsls	r3, r3, #3
 8000b52:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b54:	481f      	ldr	r0, [pc, #124]	; (8000bd4 <__NVIC_SetPriority+0xd4>)
 8000b56:	1dfb      	adds	r3, r7, #7
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	b25b      	sxtb	r3, r3
 8000b5c:	089b      	lsrs	r3, r3, #2
 8000b5e:	430a      	orrs	r2, r1
 8000b60:	33c0      	adds	r3, #192	; 0xc0
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b66:	e031      	b.n	8000bcc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b68:	4a1b      	ldr	r2, [pc, #108]	; (8000bd8 <__NVIC_SetPriority+0xd8>)
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	0019      	movs	r1, r3
 8000b70:	230f      	movs	r3, #15
 8000b72:	400b      	ands	r3, r1
 8000b74:	3b08      	subs	r3, #8
 8000b76:	089b      	lsrs	r3, r3, #2
 8000b78:	3306      	adds	r3, #6
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	18d3      	adds	r3, r2, r3
 8000b7e:	3304      	adds	r3, #4
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	1dfa      	adds	r2, r7, #7
 8000b84:	7812      	ldrb	r2, [r2, #0]
 8000b86:	0011      	movs	r1, r2
 8000b88:	2203      	movs	r2, #3
 8000b8a:	400a      	ands	r2, r1
 8000b8c:	00d2      	lsls	r2, r2, #3
 8000b8e:	21ff      	movs	r1, #255	; 0xff
 8000b90:	4091      	lsls	r1, r2
 8000b92:	000a      	movs	r2, r1
 8000b94:	43d2      	mvns	r2, r2
 8000b96:	401a      	ands	r2, r3
 8000b98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	019b      	lsls	r3, r3, #6
 8000b9e:	22ff      	movs	r2, #255	; 0xff
 8000ba0:	401a      	ands	r2, r3
 8000ba2:	1dfb      	adds	r3, r7, #7
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	2303      	movs	r3, #3
 8000baa:	4003      	ands	r3, r0
 8000bac:	00db      	lsls	r3, r3, #3
 8000bae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bb0:	4809      	ldr	r0, [pc, #36]	; (8000bd8 <__NVIC_SetPriority+0xd8>)
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	001c      	movs	r4, r3
 8000bb8:	230f      	movs	r3, #15
 8000bba:	4023      	ands	r3, r4
 8000bbc:	3b08      	subs	r3, #8
 8000bbe:	089b      	lsrs	r3, r3, #2
 8000bc0:	430a      	orrs	r2, r1
 8000bc2:	3306      	adds	r3, #6
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	18c3      	adds	r3, r0, r3
 8000bc8:	3304      	adds	r3, #4
 8000bca:	601a      	str	r2, [r3, #0]
}
 8000bcc:	46c0      	nop			; (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	b003      	add	sp, #12
 8000bd2:	bd90      	pop	{r4, r7, pc}
 8000bd4:	e000e100 	.word	0xe000e100
 8000bd8:	e000ed00 	.word	0xe000ed00

08000bdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	1e5a      	subs	r2, r3, #1
 8000be8:	2380      	movs	r3, #128	; 0x80
 8000bea:	045b      	lsls	r3, r3, #17
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d301      	bcc.n	8000bf4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e010      	b.n	8000c16 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bf4:	4b0a      	ldr	r3, [pc, #40]	; (8000c20 <SysTick_Config+0x44>)
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	425b      	negs	r3, r3
 8000c00:	2103      	movs	r1, #3
 8000c02:	0018      	movs	r0, r3
 8000c04:	f7ff ff7c 	bl	8000b00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c08:	4b05      	ldr	r3, [pc, #20]	; (8000c20 <SysTick_Config+0x44>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c0e:	4b04      	ldr	r3, [pc, #16]	; (8000c20 <SysTick_Config+0x44>)
 8000c10:	2207      	movs	r2, #7
 8000c12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c14:	2300      	movs	r3, #0
}
 8000c16:	0018      	movs	r0, r3
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	b002      	add	sp, #8
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	e000e010 	.word	0xe000e010

08000c24 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60b9      	str	r1, [r7, #8]
 8000c2c:	607a      	str	r2, [r7, #4]
 8000c2e:	210f      	movs	r1, #15
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	1c02      	adds	r2, r0, #0
 8000c34:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c36:	68ba      	ldr	r2, [r7, #8]
 8000c38:	187b      	adds	r3, r7, r1
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	b25b      	sxtb	r3, r3
 8000c3e:	0011      	movs	r1, r2
 8000c40:	0018      	movs	r0, r3
 8000c42:	f7ff ff5d 	bl	8000b00 <__NVIC_SetPriority>
}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	b004      	add	sp, #16
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b082      	sub	sp, #8
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f7ff ffbf 	bl	8000bdc <SysTick_Config>
 8000c5e:	0003      	movs	r3, r0
}
 8000c60:	0018      	movs	r0, r3
 8000c62:	46bd      	mov	sp, r7
 8000c64:	b002      	add	sp, #8
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c72:	2300      	movs	r3, #0
 8000c74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c76:	e14f      	b.n	8000f18 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	697a      	ldr	r2, [r7, #20]
 8000c80:	4091      	lsls	r1, r2
 8000c82:	000a      	movs	r2, r1
 8000c84:	4013      	ands	r3, r2
 8000c86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d100      	bne.n	8000c90 <HAL_GPIO_Init+0x28>
 8000c8e:	e140      	b.n	8000f12 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	2203      	movs	r2, #3
 8000c96:	4013      	ands	r3, r2
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d005      	beq.n	8000ca8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	2203      	movs	r2, #3
 8000ca2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ca4:	2b02      	cmp	r3, #2
 8000ca6:	d130      	bne.n	8000d0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	005b      	lsls	r3, r3, #1
 8000cb2:	2203      	movs	r2, #3
 8000cb4:	409a      	lsls	r2, r3
 8000cb6:	0013      	movs	r3, r2
 8000cb8:	43da      	mvns	r2, r3
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	68da      	ldr	r2, [r3, #12]
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	409a      	lsls	r2, r3
 8000cca:	0013      	movs	r3, r2
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	693a      	ldr	r2, [r7, #16]
 8000cd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cde:	2201      	movs	r2, #1
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	409a      	lsls	r2, r3
 8000ce4:	0013      	movs	r3, r2
 8000ce6:	43da      	mvns	r2, r3
 8000ce8:	693b      	ldr	r3, [r7, #16]
 8000cea:	4013      	ands	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	091b      	lsrs	r3, r3, #4
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	401a      	ands	r2, r3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	409a      	lsls	r2, r3
 8000cfc:	0013      	movs	r3, r2
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	4313      	orrs	r3, r2
 8000d02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	2203      	movs	r2, #3
 8000d10:	4013      	ands	r3, r2
 8000d12:	2b03      	cmp	r3, #3
 8000d14:	d017      	beq.n	8000d46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	68db      	ldr	r3, [r3, #12]
 8000d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	2203      	movs	r2, #3
 8000d22:	409a      	lsls	r2, r3
 8000d24:	0013      	movs	r3, r2
 8000d26:	43da      	mvns	r2, r3
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	689a      	ldr	r2, [r3, #8]
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	409a      	lsls	r2, r3
 8000d38:	0013      	movs	r3, r2
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	693a      	ldr	r2, [r7, #16]
 8000d44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	2203      	movs	r2, #3
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d123      	bne.n	8000d9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	08da      	lsrs	r2, r3, #3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	3208      	adds	r2, #8
 8000d5a:	0092      	lsls	r2, r2, #2
 8000d5c:	58d3      	ldr	r3, [r2, r3]
 8000d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	2207      	movs	r2, #7
 8000d64:	4013      	ands	r3, r2
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	220f      	movs	r2, #15
 8000d6a:	409a      	lsls	r2, r3
 8000d6c:	0013      	movs	r3, r2
 8000d6e:	43da      	mvns	r2, r3
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	4013      	ands	r3, r2
 8000d74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	691a      	ldr	r2, [r3, #16]
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	2107      	movs	r1, #7
 8000d7e:	400b      	ands	r3, r1
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	409a      	lsls	r2, r3
 8000d84:	0013      	movs	r3, r2
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	08da      	lsrs	r2, r3, #3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3208      	adds	r2, #8
 8000d94:	0092      	lsls	r2, r2, #2
 8000d96:	6939      	ldr	r1, [r7, #16]
 8000d98:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	2203      	movs	r2, #3
 8000da6:	409a      	lsls	r2, r3
 8000da8:	0013      	movs	r3, r2
 8000daa:	43da      	mvns	r2, r3
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	4013      	ands	r3, r2
 8000db0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	2203      	movs	r2, #3
 8000db8:	401a      	ands	r2, r3
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	409a      	lsls	r2, r3
 8000dc0:	0013      	movs	r3, r2
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685a      	ldr	r2, [r3, #4]
 8000dd2:	23c0      	movs	r3, #192	; 0xc0
 8000dd4:	029b      	lsls	r3, r3, #10
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	d100      	bne.n	8000ddc <HAL_GPIO_Init+0x174>
 8000dda:	e09a      	b.n	8000f12 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ddc:	4b54      	ldr	r3, [pc, #336]	; (8000f30 <HAL_GPIO_Init+0x2c8>)
 8000dde:	699a      	ldr	r2, [r3, #24]
 8000de0:	4b53      	ldr	r3, [pc, #332]	; (8000f30 <HAL_GPIO_Init+0x2c8>)
 8000de2:	2101      	movs	r1, #1
 8000de4:	430a      	orrs	r2, r1
 8000de6:	619a      	str	r2, [r3, #24]
 8000de8:	4b51      	ldr	r3, [pc, #324]	; (8000f30 <HAL_GPIO_Init+0x2c8>)
 8000dea:	699b      	ldr	r3, [r3, #24]
 8000dec:	2201      	movs	r2, #1
 8000dee:	4013      	ands	r3, r2
 8000df0:	60bb      	str	r3, [r7, #8]
 8000df2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000df4:	4a4f      	ldr	r2, [pc, #316]	; (8000f34 <HAL_GPIO_Init+0x2cc>)
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	089b      	lsrs	r3, r3, #2
 8000dfa:	3302      	adds	r3, #2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	589b      	ldr	r3, [r3, r2]
 8000e00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	2203      	movs	r2, #3
 8000e06:	4013      	ands	r3, r2
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	220f      	movs	r2, #15
 8000e0c:	409a      	lsls	r2, r3
 8000e0e:	0013      	movs	r3, r2
 8000e10:	43da      	mvns	r2, r3
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	4013      	ands	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	2390      	movs	r3, #144	; 0x90
 8000e1c:	05db      	lsls	r3, r3, #23
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d013      	beq.n	8000e4a <HAL_GPIO_Init+0x1e2>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a44      	ldr	r2, [pc, #272]	; (8000f38 <HAL_GPIO_Init+0x2d0>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d00d      	beq.n	8000e46 <HAL_GPIO_Init+0x1de>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4a43      	ldr	r2, [pc, #268]	; (8000f3c <HAL_GPIO_Init+0x2d4>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d007      	beq.n	8000e42 <HAL_GPIO_Init+0x1da>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a42      	ldr	r2, [pc, #264]	; (8000f40 <HAL_GPIO_Init+0x2d8>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d101      	bne.n	8000e3e <HAL_GPIO_Init+0x1d6>
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	e006      	b.n	8000e4c <HAL_GPIO_Init+0x1e4>
 8000e3e:	2305      	movs	r3, #5
 8000e40:	e004      	b.n	8000e4c <HAL_GPIO_Init+0x1e4>
 8000e42:	2302      	movs	r3, #2
 8000e44:	e002      	b.n	8000e4c <HAL_GPIO_Init+0x1e4>
 8000e46:	2301      	movs	r3, #1
 8000e48:	e000      	b.n	8000e4c <HAL_GPIO_Init+0x1e4>
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	697a      	ldr	r2, [r7, #20]
 8000e4e:	2103      	movs	r1, #3
 8000e50:	400a      	ands	r2, r1
 8000e52:	0092      	lsls	r2, r2, #2
 8000e54:	4093      	lsls	r3, r2
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e5c:	4935      	ldr	r1, [pc, #212]	; (8000f34 <HAL_GPIO_Init+0x2cc>)
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	089b      	lsrs	r3, r3, #2
 8000e62:	3302      	adds	r3, #2
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e6a:	4b36      	ldr	r3, [pc, #216]	; (8000f44 <HAL_GPIO_Init+0x2dc>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	43da      	mvns	r2, r3
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	4013      	ands	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685a      	ldr	r2, [r3, #4]
 8000e7e:	2380      	movs	r3, #128	; 0x80
 8000e80:	025b      	lsls	r3, r3, #9
 8000e82:	4013      	ands	r3, r2
 8000e84:	d003      	beq.n	8000e8e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e8e:	4b2d      	ldr	r3, [pc, #180]	; (8000f44 <HAL_GPIO_Init+0x2dc>)
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000e94:	4b2b      	ldr	r3, [pc, #172]	; (8000f44 <HAL_GPIO_Init+0x2dc>)
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	43da      	mvns	r2, r3
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685a      	ldr	r2, [r3, #4]
 8000ea8:	2380      	movs	r3, #128	; 0x80
 8000eaa:	029b      	lsls	r3, r3, #10
 8000eac:	4013      	ands	r3, r2
 8000eae:	d003      	beq.n	8000eb8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000eb0:	693a      	ldr	r2, [r7, #16]
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000eb8:	4b22      	ldr	r3, [pc, #136]	; (8000f44 <HAL_GPIO_Init+0x2dc>)
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ebe:	4b21      	ldr	r3, [pc, #132]	; (8000f44 <HAL_GPIO_Init+0x2dc>)
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	43da      	mvns	r2, r3
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	4013      	ands	r3, r2
 8000ecc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685a      	ldr	r2, [r3, #4]
 8000ed2:	2380      	movs	r3, #128	; 0x80
 8000ed4:	035b      	lsls	r3, r3, #13
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	d003      	beq.n	8000ee2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ee2:	4b18      	ldr	r3, [pc, #96]	; (8000f44 <HAL_GPIO_Init+0x2dc>)
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ee8:	4b16      	ldr	r3, [pc, #88]	; (8000f44 <HAL_GPIO_Init+0x2dc>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	43da      	mvns	r2, r3
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685a      	ldr	r2, [r3, #4]
 8000efc:	2380      	movs	r3, #128	; 0x80
 8000efe:	039b      	lsls	r3, r3, #14
 8000f00:	4013      	ands	r3, r2
 8000f02:	d003      	beq.n	8000f0c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000f04:	693a      	ldr	r2, [r7, #16]
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f0c:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <HAL_GPIO_Init+0x2dc>)
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	3301      	adds	r3, #1
 8000f16:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	40da      	lsrs	r2, r3
 8000f20:	1e13      	subs	r3, r2, #0
 8000f22:	d000      	beq.n	8000f26 <HAL_GPIO_Init+0x2be>
 8000f24:	e6a8      	b.n	8000c78 <HAL_GPIO_Init+0x10>
  } 
}
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	46c0      	nop			; (mov r8, r8)
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	b006      	add	sp, #24
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40021000 	.word	0x40021000
 8000f34:	40010000 	.word	0x40010000
 8000f38:	48000400 	.word	0x48000400
 8000f3c:	48000800 	.word	0x48000800
 8000f40:	48000c00 	.word	0x48000c00
 8000f44:	40010400 	.word	0x40010400

08000f48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	0008      	movs	r0, r1
 8000f52:	0011      	movs	r1, r2
 8000f54:	1cbb      	adds	r3, r7, #2
 8000f56:	1c02      	adds	r2, r0, #0
 8000f58:	801a      	strh	r2, [r3, #0]
 8000f5a:	1c7b      	adds	r3, r7, #1
 8000f5c:	1c0a      	adds	r2, r1, #0
 8000f5e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f60:	1c7b      	adds	r3, r7, #1
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d004      	beq.n	8000f72 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f68:	1cbb      	adds	r3, r7, #2
 8000f6a:	881a      	ldrh	r2, [r3, #0]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f70:	e003      	b.n	8000f7a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f72:	1cbb      	adds	r3, r7, #2
 8000f74:	881a      	ldrh	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f7a:	46c0      	nop			; (mov r8, r8)
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	b002      	add	sp, #8
 8000f80:	bd80      	pop	{r7, pc}
	...

08000f84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d101      	bne.n	8000f96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e082      	b.n	800109c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2241      	movs	r2, #65	; 0x41
 8000f9a:	5c9b      	ldrb	r3, [r3, r2]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d107      	bne.n	8000fb2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2240      	movs	r2, #64	; 0x40
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	0018      	movs	r0, r3
 8000fae:	f7ff fc8b 	bl	80008c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2241      	movs	r2, #65	; 0x41
 8000fb6:	2124      	movs	r1, #36	; 0x24
 8000fb8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	438a      	bics	r2, r1
 8000fc8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	685a      	ldr	r2, [r3, #4]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4934      	ldr	r1, [pc, #208]	; (80010a4 <HAL_I2C_Init+0x120>)
 8000fd4:	400a      	ands	r2, r1
 8000fd6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	689a      	ldr	r2, [r3, #8]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4931      	ldr	r1, [pc, #196]	; (80010a8 <HAL_I2C_Init+0x124>)
 8000fe4:	400a      	ands	r2, r1
 8000fe6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d108      	bne.n	8001002 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	689a      	ldr	r2, [r3, #8]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2180      	movs	r1, #128	; 0x80
 8000ffa:	0209      	lsls	r1, r1, #8
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	e007      	b.n	8001012 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	689a      	ldr	r2, [r3, #8]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2184      	movs	r1, #132	; 0x84
 800100c:	0209      	lsls	r1, r1, #8
 800100e:	430a      	orrs	r2, r1
 8001010:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	2b02      	cmp	r3, #2
 8001018:	d104      	bne.n	8001024 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2280      	movs	r2, #128	; 0x80
 8001020:	0112      	lsls	r2, r2, #4
 8001022:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	685a      	ldr	r2, [r3, #4]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	491f      	ldr	r1, [pc, #124]	; (80010ac <HAL_I2C_Init+0x128>)
 8001030:	430a      	orrs	r2, r1
 8001032:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	68da      	ldr	r2, [r3, #12]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	491a      	ldr	r1, [pc, #104]	; (80010a8 <HAL_I2C_Init+0x124>)
 8001040:	400a      	ands	r2, r1
 8001042:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	691a      	ldr	r2, [r3, #16]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	431a      	orrs	r2, r3
 800104e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	430a      	orrs	r2, r1
 800105c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	69d9      	ldr	r1, [r3, #28]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6a1a      	ldr	r2, [r3, #32]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	430a      	orrs	r2, r1
 800106c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2101      	movs	r1, #1
 800107a:	430a      	orrs	r2, r1
 800107c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2200      	movs	r2, #0
 8001082:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2241      	movs	r2, #65	; 0x41
 8001088:	2120      	movs	r1, #32
 800108a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2200      	movs	r2, #0
 8001090:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2242      	movs	r2, #66	; 0x42
 8001096:	2100      	movs	r1, #0
 8001098:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800109a:	2300      	movs	r3, #0
}
 800109c:	0018      	movs	r0, r3
 800109e:	46bd      	mov	sp, r7
 80010a0:	b002      	add	sp, #8
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	f0ffffff 	.word	0xf0ffffff
 80010a8:	ffff7fff 	.word	0xffff7fff
 80010ac:	02008000 	.word	0x02008000

080010b0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80010b0:	b590      	push	{r4, r7, lr}
 80010b2:	b089      	sub	sp, #36	; 0x24
 80010b4:	af02      	add	r7, sp, #8
 80010b6:	60f8      	str	r0, [r7, #12]
 80010b8:	0008      	movs	r0, r1
 80010ba:	607a      	str	r2, [r7, #4]
 80010bc:	0019      	movs	r1, r3
 80010be:	230a      	movs	r3, #10
 80010c0:	18fb      	adds	r3, r7, r3
 80010c2:	1c02      	adds	r2, r0, #0
 80010c4:	801a      	strh	r2, [r3, #0]
 80010c6:	2308      	movs	r3, #8
 80010c8:	18fb      	adds	r3, r7, r3
 80010ca:	1c0a      	adds	r2, r1, #0
 80010cc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	2241      	movs	r2, #65	; 0x41
 80010d2:	5c9b      	ldrb	r3, [r3, r2]
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	2b20      	cmp	r3, #32
 80010d8:	d000      	beq.n	80010dc <HAL_I2C_Master_Transmit+0x2c>
 80010da:	e0e7      	b.n	80012ac <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2240      	movs	r2, #64	; 0x40
 80010e0:	5c9b      	ldrb	r3, [r3, r2]
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d101      	bne.n	80010ea <HAL_I2C_Master_Transmit+0x3a>
 80010e6:	2302      	movs	r3, #2
 80010e8:	e0e1      	b.n	80012ae <HAL_I2C_Master_Transmit+0x1fe>
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	2240      	movs	r2, #64	; 0x40
 80010ee:	2101      	movs	r1, #1
 80010f0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80010f2:	f7ff fcd7 	bl	8000aa4 <HAL_GetTick>
 80010f6:	0003      	movs	r3, r0
 80010f8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80010fa:	2380      	movs	r3, #128	; 0x80
 80010fc:	0219      	lsls	r1, r3, #8
 80010fe:	68f8      	ldr	r0, [r7, #12]
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2319      	movs	r3, #25
 8001106:	2201      	movs	r2, #1
 8001108:	f000 fa04 	bl	8001514 <I2C_WaitOnFlagUntilTimeout>
 800110c:	1e03      	subs	r3, r0, #0
 800110e:	d001      	beq.n	8001114 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e0cc      	b.n	80012ae <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	2241      	movs	r2, #65	; 0x41
 8001118:	2121      	movs	r1, #33	; 0x21
 800111a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	2242      	movs	r2, #66	; 0x42
 8001120:	2110      	movs	r1, #16
 8001122:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2200      	movs	r2, #0
 8001128:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	2208      	movs	r2, #8
 8001134:	18ba      	adds	r2, r7, r2
 8001136:	8812      	ldrh	r2, [r2, #0]
 8001138:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	2200      	movs	r2, #0
 800113e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001144:	b29b      	uxth	r3, r3
 8001146:	2bff      	cmp	r3, #255	; 0xff
 8001148:	d911      	bls.n	800116e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	22ff      	movs	r2, #255	; 0xff
 800114e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001154:	b2da      	uxtb	r2, r3
 8001156:	2380      	movs	r3, #128	; 0x80
 8001158:	045c      	lsls	r4, r3, #17
 800115a:	230a      	movs	r3, #10
 800115c:	18fb      	adds	r3, r7, r3
 800115e:	8819      	ldrh	r1, [r3, #0]
 8001160:	68f8      	ldr	r0, [r7, #12]
 8001162:	4b55      	ldr	r3, [pc, #340]	; (80012b8 <HAL_I2C_Master_Transmit+0x208>)
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	0023      	movs	r3, r4
 8001168:	f000 fb74 	bl	8001854 <I2C_TransferConfig>
 800116c:	e075      	b.n	800125a <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001172:	b29a      	uxth	r2, r3
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800117c:	b2da      	uxtb	r2, r3
 800117e:	2380      	movs	r3, #128	; 0x80
 8001180:	049c      	lsls	r4, r3, #18
 8001182:	230a      	movs	r3, #10
 8001184:	18fb      	adds	r3, r7, r3
 8001186:	8819      	ldrh	r1, [r3, #0]
 8001188:	68f8      	ldr	r0, [r7, #12]
 800118a:	4b4b      	ldr	r3, [pc, #300]	; (80012b8 <HAL_I2C_Master_Transmit+0x208>)
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	0023      	movs	r3, r4
 8001190:	f000 fb60 	bl	8001854 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001194:	e061      	b.n	800125a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001196:	697a      	ldr	r2, [r7, #20]
 8001198:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	0018      	movs	r0, r3
 800119e:	f000 f9f8 	bl	8001592 <I2C_WaitOnTXISFlagUntilTimeout>
 80011a2:	1e03      	subs	r3, r0, #0
 80011a4:	d001      	beq.n	80011aa <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e081      	b.n	80012ae <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ae:	781a      	ldrb	r2, [r3, #0]
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ba:	1c5a      	adds	r2, r3, #1
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	3b01      	subs	r3, #1
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011d2:	3b01      	subs	r3, #1
 80011d4:	b29a      	uxth	r2, r3
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011de:	b29b      	uxth	r3, r3
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d03a      	beq.n	800125a <HAL_I2C_Master_Transmit+0x1aa>
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d136      	bne.n	800125a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80011ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	0013      	movs	r3, r2
 80011f6:	2200      	movs	r2, #0
 80011f8:	2180      	movs	r1, #128	; 0x80
 80011fa:	f000 f98b 	bl	8001514 <I2C_WaitOnFlagUntilTimeout>
 80011fe:	1e03      	subs	r3, r0, #0
 8001200:	d001      	beq.n	8001206 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e053      	b.n	80012ae <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800120a:	b29b      	uxth	r3, r3
 800120c:	2bff      	cmp	r3, #255	; 0xff
 800120e:	d911      	bls.n	8001234 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	22ff      	movs	r2, #255	; 0xff
 8001214:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800121a:	b2da      	uxtb	r2, r3
 800121c:	2380      	movs	r3, #128	; 0x80
 800121e:	045c      	lsls	r4, r3, #17
 8001220:	230a      	movs	r3, #10
 8001222:	18fb      	adds	r3, r7, r3
 8001224:	8819      	ldrh	r1, [r3, #0]
 8001226:	68f8      	ldr	r0, [r7, #12]
 8001228:	2300      	movs	r3, #0
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	0023      	movs	r3, r4
 800122e:	f000 fb11 	bl	8001854 <I2C_TransferConfig>
 8001232:	e012      	b.n	800125a <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001238:	b29a      	uxth	r2, r3
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001242:	b2da      	uxtb	r2, r3
 8001244:	2380      	movs	r3, #128	; 0x80
 8001246:	049c      	lsls	r4, r3, #18
 8001248:	230a      	movs	r3, #10
 800124a:	18fb      	adds	r3, r7, r3
 800124c:	8819      	ldrh	r1, [r3, #0]
 800124e:	68f8      	ldr	r0, [r7, #12]
 8001250:	2300      	movs	r3, #0
 8001252:	9300      	str	r3, [sp, #0]
 8001254:	0023      	movs	r3, r4
 8001256:	f000 fafd 	bl	8001854 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800125e:	b29b      	uxth	r3, r3
 8001260:	2b00      	cmp	r3, #0
 8001262:	d198      	bne.n	8001196 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001264:	697a      	ldr	r2, [r7, #20]
 8001266:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	0018      	movs	r0, r3
 800126c:	f000 f9d0 	bl	8001610 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001270:	1e03      	subs	r3, r0, #0
 8001272:	d001      	beq.n	8001278 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e01a      	b.n	80012ae <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2220      	movs	r2, #32
 800127e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	685a      	ldr	r2, [r3, #4]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	490c      	ldr	r1, [pc, #48]	; (80012bc <HAL_I2C_Master_Transmit+0x20c>)
 800128c:	400a      	ands	r2, r1
 800128e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2241      	movs	r2, #65	; 0x41
 8001294:	2120      	movs	r1, #32
 8001296:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2242      	movs	r2, #66	; 0x42
 800129c:	2100      	movs	r1, #0
 800129e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2240      	movs	r2, #64	; 0x40
 80012a4:	2100      	movs	r1, #0
 80012a6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80012a8:	2300      	movs	r3, #0
 80012aa:	e000      	b.n	80012ae <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80012ac:	2302      	movs	r3, #2
  }
}
 80012ae:	0018      	movs	r0, r3
 80012b0:	46bd      	mov	sp, r7
 80012b2:	b007      	add	sp, #28
 80012b4:	bd90      	pop	{r4, r7, pc}
 80012b6:	46c0      	nop			; (mov r8, r8)
 80012b8:	80002000 	.word	0x80002000
 80012bc:	fe00e800 	.word	0xfe00e800

080012c0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80012c0:	b590      	push	{r4, r7, lr}
 80012c2:	b089      	sub	sp, #36	; 0x24
 80012c4:	af02      	add	r7, sp, #8
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	0008      	movs	r0, r1
 80012ca:	607a      	str	r2, [r7, #4]
 80012cc:	0019      	movs	r1, r3
 80012ce:	230a      	movs	r3, #10
 80012d0:	18fb      	adds	r3, r7, r3
 80012d2:	1c02      	adds	r2, r0, #0
 80012d4:	801a      	strh	r2, [r3, #0]
 80012d6:	2308      	movs	r3, #8
 80012d8:	18fb      	adds	r3, r7, r3
 80012da:	1c0a      	adds	r2, r1, #0
 80012dc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	2241      	movs	r2, #65	; 0x41
 80012e2:	5c9b      	ldrb	r3, [r3, r2]
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	2b20      	cmp	r3, #32
 80012e8:	d000      	beq.n	80012ec <HAL_I2C_Master_Receive+0x2c>
 80012ea:	e0e8      	b.n	80014be <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2240      	movs	r2, #64	; 0x40
 80012f0:	5c9b      	ldrb	r3, [r3, r2]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d101      	bne.n	80012fa <HAL_I2C_Master_Receive+0x3a>
 80012f6:	2302      	movs	r3, #2
 80012f8:	e0e2      	b.n	80014c0 <HAL_I2C_Master_Receive+0x200>
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	2240      	movs	r2, #64	; 0x40
 80012fe:	2101      	movs	r1, #1
 8001300:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001302:	f7ff fbcf 	bl	8000aa4 <HAL_GetTick>
 8001306:	0003      	movs	r3, r0
 8001308:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800130a:	2380      	movs	r3, #128	; 0x80
 800130c:	0219      	lsls	r1, r3, #8
 800130e:	68f8      	ldr	r0, [r7, #12]
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	2319      	movs	r3, #25
 8001316:	2201      	movs	r2, #1
 8001318:	f000 f8fc 	bl	8001514 <I2C_WaitOnFlagUntilTimeout>
 800131c:	1e03      	subs	r3, r0, #0
 800131e:	d001      	beq.n	8001324 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e0cd      	b.n	80014c0 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2241      	movs	r2, #65	; 0x41
 8001328:	2122      	movs	r1, #34	; 0x22
 800132a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2242      	movs	r2, #66	; 0x42
 8001330:	2110      	movs	r1, #16
 8001332:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	2200      	movs	r2, #0
 8001338:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	2208      	movs	r2, #8
 8001344:	18ba      	adds	r2, r7, r2
 8001346:	8812      	ldrh	r2, [r2, #0]
 8001348:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2200      	movs	r2, #0
 800134e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001354:	b29b      	uxth	r3, r3
 8001356:	2bff      	cmp	r3, #255	; 0xff
 8001358:	d911      	bls.n	800137e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	22ff      	movs	r2, #255	; 0xff
 800135e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001364:	b2da      	uxtb	r2, r3
 8001366:	2380      	movs	r3, #128	; 0x80
 8001368:	045c      	lsls	r4, r3, #17
 800136a:	230a      	movs	r3, #10
 800136c:	18fb      	adds	r3, r7, r3
 800136e:	8819      	ldrh	r1, [r3, #0]
 8001370:	68f8      	ldr	r0, [r7, #12]
 8001372:	4b55      	ldr	r3, [pc, #340]	; (80014c8 <HAL_I2C_Master_Receive+0x208>)
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	0023      	movs	r3, r4
 8001378:	f000 fa6c 	bl	8001854 <I2C_TransferConfig>
 800137c:	e076      	b.n	800146c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001382:	b29a      	uxth	r2, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800138c:	b2da      	uxtb	r2, r3
 800138e:	2380      	movs	r3, #128	; 0x80
 8001390:	049c      	lsls	r4, r3, #18
 8001392:	230a      	movs	r3, #10
 8001394:	18fb      	adds	r3, r7, r3
 8001396:	8819      	ldrh	r1, [r3, #0]
 8001398:	68f8      	ldr	r0, [r7, #12]
 800139a:	4b4b      	ldr	r3, [pc, #300]	; (80014c8 <HAL_I2C_Master_Receive+0x208>)
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	0023      	movs	r3, r4
 80013a0:	f000 fa58 	bl	8001854 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80013a4:	e062      	b.n	800146c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80013a6:	697a      	ldr	r2, [r7, #20]
 80013a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	0018      	movs	r0, r3
 80013ae:	f000 f96b 	bl	8001688 <I2C_WaitOnRXNEFlagUntilTimeout>
 80013b2:	1e03      	subs	r3, r0, #0
 80013b4:	d001      	beq.n	80013ba <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e082      	b.n	80014c0 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c4:	b2d2      	uxtb	r2, r2
 80013c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013cc:	1c5a      	adds	r2, r3, #1
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013d6:	3b01      	subs	r3, #1
 80013d8:	b29a      	uxth	r2, r3
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	3b01      	subs	r3, #1
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d03a      	beq.n	800146c <HAL_I2C_Master_Receive+0x1ac>
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d136      	bne.n	800146c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80013fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001400:	68f8      	ldr	r0, [r7, #12]
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	0013      	movs	r3, r2
 8001408:	2200      	movs	r2, #0
 800140a:	2180      	movs	r1, #128	; 0x80
 800140c:	f000 f882 	bl	8001514 <I2C_WaitOnFlagUntilTimeout>
 8001410:	1e03      	subs	r3, r0, #0
 8001412:	d001      	beq.n	8001418 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e053      	b.n	80014c0 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800141c:	b29b      	uxth	r3, r3
 800141e:	2bff      	cmp	r3, #255	; 0xff
 8001420:	d911      	bls.n	8001446 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	22ff      	movs	r2, #255	; 0xff
 8001426:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800142c:	b2da      	uxtb	r2, r3
 800142e:	2380      	movs	r3, #128	; 0x80
 8001430:	045c      	lsls	r4, r3, #17
 8001432:	230a      	movs	r3, #10
 8001434:	18fb      	adds	r3, r7, r3
 8001436:	8819      	ldrh	r1, [r3, #0]
 8001438:	68f8      	ldr	r0, [r7, #12]
 800143a:	2300      	movs	r3, #0
 800143c:	9300      	str	r3, [sp, #0]
 800143e:	0023      	movs	r3, r4
 8001440:	f000 fa08 	bl	8001854 <I2C_TransferConfig>
 8001444:	e012      	b.n	800146c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800144a:	b29a      	uxth	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001454:	b2da      	uxtb	r2, r3
 8001456:	2380      	movs	r3, #128	; 0x80
 8001458:	049c      	lsls	r4, r3, #18
 800145a:	230a      	movs	r3, #10
 800145c:	18fb      	adds	r3, r7, r3
 800145e:	8819      	ldrh	r1, [r3, #0]
 8001460:	68f8      	ldr	r0, [r7, #12]
 8001462:	2300      	movs	r3, #0
 8001464:	9300      	str	r3, [sp, #0]
 8001466:	0023      	movs	r3, r4
 8001468:	f000 f9f4 	bl	8001854 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001470:	b29b      	uxth	r3, r3
 8001472:	2b00      	cmp	r3, #0
 8001474:	d197      	bne.n	80013a6 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001476:	697a      	ldr	r2, [r7, #20]
 8001478:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	0018      	movs	r0, r3
 800147e:	f000 f8c7 	bl	8001610 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001482:	1e03      	subs	r3, r0, #0
 8001484:	d001      	beq.n	800148a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e01a      	b.n	80014c0 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2220      	movs	r2, #32
 8001490:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	685a      	ldr	r2, [r3, #4]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	490b      	ldr	r1, [pc, #44]	; (80014cc <HAL_I2C_Master_Receive+0x20c>)
 800149e:	400a      	ands	r2, r1
 80014a0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	2241      	movs	r2, #65	; 0x41
 80014a6:	2120      	movs	r1, #32
 80014a8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	2242      	movs	r2, #66	; 0x42
 80014ae:	2100      	movs	r1, #0
 80014b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	2240      	movs	r2, #64	; 0x40
 80014b6:	2100      	movs	r1, #0
 80014b8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80014ba:	2300      	movs	r3, #0
 80014bc:	e000      	b.n	80014c0 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80014be:	2302      	movs	r3, #2
  }
}
 80014c0:	0018      	movs	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	b007      	add	sp, #28
 80014c6:	bd90      	pop	{r4, r7, pc}
 80014c8:	80002400 	.word	0x80002400
 80014cc:	fe00e800 	.word	0xfe00e800

080014d0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	699b      	ldr	r3, [r3, #24]
 80014de:	2202      	movs	r2, #2
 80014e0:	4013      	ands	r3, r2
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d103      	bne.n	80014ee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2200      	movs	r2, #0
 80014ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	2201      	movs	r2, #1
 80014f6:	4013      	ands	r3, r2
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d007      	beq.n	800150c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	699a      	ldr	r2, [r3, #24]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2101      	movs	r1, #1
 8001508:	430a      	orrs	r2, r1
 800150a:	619a      	str	r2, [r3, #24]
  }
}
 800150c:	46c0      	nop			; (mov r8, r8)
 800150e:	46bd      	mov	sp, r7
 8001510:	b002      	add	sp, #8
 8001512:	bd80      	pop	{r7, pc}

08001514 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	603b      	str	r3, [r7, #0]
 8001520:	1dfb      	adds	r3, r7, #7
 8001522:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001524:	e021      	b.n	800156a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	3301      	adds	r3, #1
 800152a:	d01e      	beq.n	800156a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800152c:	f7ff faba 	bl	8000aa4 <HAL_GetTick>
 8001530:	0002      	movs	r2, r0
 8001532:	69bb      	ldr	r3, [r7, #24]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	683a      	ldr	r2, [r7, #0]
 8001538:	429a      	cmp	r2, r3
 800153a:	d302      	bcc.n	8001542 <I2C_WaitOnFlagUntilTimeout+0x2e>
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d113      	bne.n	800156a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001546:	2220      	movs	r2, #32
 8001548:	431a      	orrs	r2, r3
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	2241      	movs	r2, #65	; 0x41
 8001552:	2120      	movs	r1, #32
 8001554:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	2242      	movs	r2, #66	; 0x42
 800155a:	2100      	movs	r1, #0
 800155c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2240      	movs	r2, #64	; 0x40
 8001562:	2100      	movs	r1, #0
 8001564:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e00f      	b.n	800158a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	68ba      	ldr	r2, [r7, #8]
 8001572:	4013      	ands	r3, r2
 8001574:	68ba      	ldr	r2, [r7, #8]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	425a      	negs	r2, r3
 800157a:	4153      	adcs	r3, r2
 800157c:	b2db      	uxtb	r3, r3
 800157e:	001a      	movs	r2, r3
 8001580:	1dfb      	adds	r3, r7, #7
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d0ce      	beq.n	8001526 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001588:	2300      	movs	r3, #0
}
 800158a:	0018      	movs	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	b004      	add	sp, #16
 8001590:	bd80      	pop	{r7, pc}

08001592 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b084      	sub	sp, #16
 8001596:	af00      	add	r7, sp, #0
 8001598:	60f8      	str	r0, [r7, #12]
 800159a:	60b9      	str	r1, [r7, #8]
 800159c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800159e:	e02b      	b.n	80015f8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80015a0:	687a      	ldr	r2, [r7, #4]
 80015a2:	68b9      	ldr	r1, [r7, #8]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	0018      	movs	r0, r3
 80015a8:	f000 f8da 	bl	8001760 <I2C_IsAcknowledgeFailed>
 80015ac:	1e03      	subs	r3, r0, #0
 80015ae:	d001      	beq.n	80015b4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e029      	b.n	8001608 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	3301      	adds	r3, #1
 80015b8:	d01e      	beq.n	80015f8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80015ba:	f7ff fa73 	bl	8000aa4 <HAL_GetTick>
 80015be:	0002      	movs	r2, r0
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	68ba      	ldr	r2, [r7, #8]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d302      	bcc.n	80015d0 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d113      	bne.n	80015f8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d4:	2220      	movs	r2, #32
 80015d6:	431a      	orrs	r2, r3
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2241      	movs	r2, #65	; 0x41
 80015e0:	2120      	movs	r1, #32
 80015e2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2242      	movs	r2, #66	; 0x42
 80015e8:	2100      	movs	r1, #0
 80015ea:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	2240      	movs	r2, #64	; 0x40
 80015f0:	2100      	movs	r1, #0
 80015f2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e007      	b.n	8001608 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	699b      	ldr	r3, [r3, #24]
 80015fe:	2202      	movs	r2, #2
 8001600:	4013      	ands	r3, r2
 8001602:	2b02      	cmp	r3, #2
 8001604:	d1cc      	bne.n	80015a0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001606:	2300      	movs	r3, #0
}
 8001608:	0018      	movs	r0, r3
 800160a:	46bd      	mov	sp, r7
 800160c:	b004      	add	sp, #16
 800160e:	bd80      	pop	{r7, pc}

08001610 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800161c:	e028      	b.n	8001670 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	68b9      	ldr	r1, [r7, #8]
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	0018      	movs	r0, r3
 8001626:	f000 f89b 	bl	8001760 <I2C_IsAcknowledgeFailed>
 800162a:	1e03      	subs	r3, r0, #0
 800162c:	d001      	beq.n	8001632 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e026      	b.n	8001680 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001632:	f7ff fa37 	bl	8000aa4 <HAL_GetTick>
 8001636:	0002      	movs	r2, r0
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	68ba      	ldr	r2, [r7, #8]
 800163e:	429a      	cmp	r2, r3
 8001640:	d302      	bcc.n	8001648 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d113      	bne.n	8001670 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164c:	2220      	movs	r2, #32
 800164e:	431a      	orrs	r2, r3
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	2241      	movs	r2, #65	; 0x41
 8001658:	2120      	movs	r1, #32
 800165a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2242      	movs	r2, #66	; 0x42
 8001660:	2100      	movs	r1, #0
 8001662:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2240      	movs	r2, #64	; 0x40
 8001668:	2100      	movs	r1, #0
 800166a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e007      	b.n	8001680 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	699b      	ldr	r3, [r3, #24]
 8001676:	2220      	movs	r2, #32
 8001678:	4013      	ands	r3, r2
 800167a:	2b20      	cmp	r3, #32
 800167c:	d1cf      	bne.n	800161e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800167e:	2300      	movs	r3, #0
}
 8001680:	0018      	movs	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	b004      	add	sp, #16
 8001686:	bd80      	pop	{r7, pc}

08001688 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001694:	e055      	b.n	8001742 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	68b9      	ldr	r1, [r7, #8]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	0018      	movs	r0, r3
 800169e:	f000 f85f 	bl	8001760 <I2C_IsAcknowledgeFailed>
 80016a2:	1e03      	subs	r3, r0, #0
 80016a4:	d001      	beq.n	80016aa <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e053      	b.n	8001752 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	2220      	movs	r2, #32
 80016b2:	4013      	ands	r3, r2
 80016b4:	2b20      	cmp	r3, #32
 80016b6:	d129      	bne.n	800170c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	2204      	movs	r2, #4
 80016c0:	4013      	ands	r3, r2
 80016c2:	2b04      	cmp	r3, #4
 80016c4:	d105      	bne.n	80016d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80016ce:	2300      	movs	r3, #0
 80016d0:	e03f      	b.n	8001752 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2220      	movs	r2, #32
 80016d8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	685a      	ldr	r2, [r3, #4]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	491d      	ldr	r1, [pc, #116]	; (800175c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80016e6:	400a      	ands	r2, r1
 80016e8:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2200      	movs	r2, #0
 80016ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2241      	movs	r2, #65	; 0x41
 80016f4:	2120      	movs	r1, #32
 80016f6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2242      	movs	r2, #66	; 0x42
 80016fc:	2100      	movs	r1, #0
 80016fe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2240      	movs	r2, #64	; 0x40
 8001704:	2100      	movs	r1, #0
 8001706:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e022      	b.n	8001752 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800170c:	f7ff f9ca 	bl	8000aa4 <HAL_GetTick>
 8001710:	0002      	movs	r2, r0
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	68ba      	ldr	r2, [r7, #8]
 8001718:	429a      	cmp	r2, r3
 800171a:	d302      	bcc.n	8001722 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d10f      	bne.n	8001742 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001726:	2220      	movs	r2, #32
 8001728:	431a      	orrs	r2, r3
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2241      	movs	r2, #65	; 0x41
 8001732:	2120      	movs	r1, #32
 8001734:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	2240      	movs	r2, #64	; 0x40
 800173a:	2100      	movs	r1, #0
 800173c:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e007      	b.n	8001752 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	2204      	movs	r2, #4
 800174a:	4013      	ands	r3, r2
 800174c:	2b04      	cmp	r3, #4
 800174e:	d1a2      	bne.n	8001696 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001750:	2300      	movs	r3, #0
}
 8001752:	0018      	movs	r0, r3
 8001754:	46bd      	mov	sp, r7
 8001756:	b004      	add	sp, #16
 8001758:	bd80      	pop	{r7, pc}
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	fe00e800 	.word	0xfe00e800

08001760 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	2210      	movs	r2, #16
 8001774:	4013      	ands	r3, r2
 8001776:	2b10      	cmp	r3, #16
 8001778:	d164      	bne.n	8001844 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	685a      	ldr	r2, [r3, #4]
 8001780:	2380      	movs	r3, #128	; 0x80
 8001782:	049b      	lsls	r3, r3, #18
 8001784:	401a      	ands	r2, r3
 8001786:	2380      	movs	r3, #128	; 0x80
 8001788:	049b      	lsls	r3, r3, #18
 800178a:	429a      	cmp	r2, r3
 800178c:	d02b      	beq.n	80017e6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	685a      	ldr	r2, [r3, #4]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2180      	movs	r1, #128	; 0x80
 800179a:	01c9      	lsls	r1, r1, #7
 800179c:	430a      	orrs	r2, r1
 800179e:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80017a0:	e021      	b.n	80017e6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	3301      	adds	r3, #1
 80017a6:	d01e      	beq.n	80017e6 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017a8:	f7ff f97c 	bl	8000aa4 <HAL_GetTick>
 80017ac:	0002      	movs	r2, r0
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	68ba      	ldr	r2, [r7, #8]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d302      	bcc.n	80017be <I2C_IsAcknowledgeFailed+0x5e>
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d113      	bne.n	80017e6 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c2:	2220      	movs	r2, #32
 80017c4:	431a      	orrs	r2, r3
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	2241      	movs	r2, #65	; 0x41
 80017ce:	2120      	movs	r1, #32
 80017d0:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	2242      	movs	r2, #66	; 0x42
 80017d6:	2100      	movs	r1, #0
 80017d8:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2240      	movs	r2, #64	; 0x40
 80017de:	2100      	movs	r1, #0
 80017e0:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e02f      	b.n	8001846 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	2220      	movs	r2, #32
 80017ee:	4013      	ands	r3, r2
 80017f0:	2b20      	cmp	r3, #32
 80017f2:	d1d6      	bne.n	80017a2 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2210      	movs	r2, #16
 80017fa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2220      	movs	r2, #32
 8001802:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	0018      	movs	r0, r3
 8001808:	f7ff fe62 	bl	80014d0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	685a      	ldr	r2, [r3, #4]
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	490e      	ldr	r1, [pc, #56]	; (8001850 <I2C_IsAcknowledgeFailed+0xf0>)
 8001818:	400a      	ands	r2, r1
 800181a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001820:	2204      	movs	r2, #4
 8001822:	431a      	orrs	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2241      	movs	r2, #65	; 0x41
 800182c:	2120      	movs	r1, #32
 800182e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2242      	movs	r2, #66	; 0x42
 8001834:	2100      	movs	r1, #0
 8001836:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2240      	movs	r2, #64	; 0x40
 800183c:	2100      	movs	r1, #0
 800183e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e000      	b.n	8001846 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8001844:	2300      	movs	r3, #0
}
 8001846:	0018      	movs	r0, r3
 8001848:	46bd      	mov	sp, r7
 800184a:	b004      	add	sp, #16
 800184c:	bd80      	pop	{r7, pc}
 800184e:	46c0      	nop			; (mov r8, r8)
 8001850:	fe00e800 	.word	0xfe00e800

08001854 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001854:	b590      	push	{r4, r7, lr}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	0008      	movs	r0, r1
 800185e:	0011      	movs	r1, r2
 8001860:	607b      	str	r3, [r7, #4]
 8001862:	240a      	movs	r4, #10
 8001864:	193b      	adds	r3, r7, r4
 8001866:	1c02      	adds	r2, r0, #0
 8001868:	801a      	strh	r2, [r3, #0]
 800186a:	2009      	movs	r0, #9
 800186c:	183b      	adds	r3, r7, r0
 800186e:	1c0a      	adds	r2, r1, #0
 8001870:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	6a3a      	ldr	r2, [r7, #32]
 800187a:	0d51      	lsrs	r1, r2, #21
 800187c:	2280      	movs	r2, #128	; 0x80
 800187e:	00d2      	lsls	r2, r2, #3
 8001880:	400a      	ands	r2, r1
 8001882:	490e      	ldr	r1, [pc, #56]	; (80018bc <I2C_TransferConfig+0x68>)
 8001884:	430a      	orrs	r2, r1
 8001886:	43d2      	mvns	r2, r2
 8001888:	401a      	ands	r2, r3
 800188a:	0011      	movs	r1, r2
 800188c:	193b      	adds	r3, r7, r4
 800188e:	881b      	ldrh	r3, [r3, #0]
 8001890:	059b      	lsls	r3, r3, #22
 8001892:	0d9a      	lsrs	r2, r3, #22
 8001894:	183b      	adds	r3, r7, r0
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	0418      	lsls	r0, r3, #16
 800189a:	23ff      	movs	r3, #255	; 0xff
 800189c:	041b      	lsls	r3, r3, #16
 800189e:	4003      	ands	r3, r0
 80018a0:	431a      	orrs	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	431a      	orrs	r2, r3
 80018a6:	6a3b      	ldr	r3, [r7, #32]
 80018a8:	431a      	orrs	r2, r3
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	430a      	orrs	r2, r1
 80018b0:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	46bd      	mov	sp, r7
 80018b6:	b005      	add	sp, #20
 80018b8:	bd90      	pop	{r4, r7, pc}
 80018ba:	46c0      	nop			; (mov r8, r8)
 80018bc:	03ff63ff 	.word	0x03ff63ff

080018c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2241      	movs	r2, #65	; 0x41
 80018ce:	5c9b      	ldrb	r3, [r3, r2]
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	2b20      	cmp	r3, #32
 80018d4:	d138      	bne.n	8001948 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2240      	movs	r2, #64	; 0x40
 80018da:	5c9b      	ldrb	r3, [r3, r2]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d101      	bne.n	80018e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80018e0:	2302      	movs	r3, #2
 80018e2:	e032      	b.n	800194a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2240      	movs	r2, #64	; 0x40
 80018e8:	2101      	movs	r1, #1
 80018ea:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2241      	movs	r2, #65	; 0x41
 80018f0:	2124      	movs	r1, #36	; 0x24
 80018f2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2101      	movs	r1, #1
 8001900:	438a      	bics	r2, r1
 8001902:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4911      	ldr	r1, [pc, #68]	; (8001954 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001910:	400a      	ands	r2, r1
 8001912:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	6819      	ldr	r1, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	683a      	ldr	r2, [r7, #0]
 8001920:	430a      	orrs	r2, r1
 8001922:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2101      	movs	r1, #1
 8001930:	430a      	orrs	r2, r1
 8001932:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2241      	movs	r2, #65	; 0x41
 8001938:	2120      	movs	r1, #32
 800193a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2240      	movs	r2, #64	; 0x40
 8001940:	2100      	movs	r1, #0
 8001942:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001944:	2300      	movs	r3, #0
 8001946:	e000      	b.n	800194a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001948:	2302      	movs	r3, #2
  }
}
 800194a:	0018      	movs	r0, r3
 800194c:	46bd      	mov	sp, r7
 800194e:	b002      	add	sp, #8
 8001950:	bd80      	pop	{r7, pc}
 8001952:	46c0      	nop			; (mov r8, r8)
 8001954:	ffffefff 	.word	0xffffefff

08001958 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2241      	movs	r2, #65	; 0x41
 8001966:	5c9b      	ldrb	r3, [r3, r2]
 8001968:	b2db      	uxtb	r3, r3
 800196a:	2b20      	cmp	r3, #32
 800196c:	d139      	bne.n	80019e2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2240      	movs	r2, #64	; 0x40
 8001972:	5c9b      	ldrb	r3, [r3, r2]
 8001974:	2b01      	cmp	r3, #1
 8001976:	d101      	bne.n	800197c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001978:	2302      	movs	r3, #2
 800197a:	e033      	b.n	80019e4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2240      	movs	r2, #64	; 0x40
 8001980:	2101      	movs	r1, #1
 8001982:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2241      	movs	r2, #65	; 0x41
 8001988:	2124      	movs	r1, #36	; 0x24
 800198a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2101      	movs	r1, #1
 8001998:	438a      	bics	r2, r1
 800199a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	4a11      	ldr	r2, [pc, #68]	; (80019ec <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80019a8:	4013      	ands	r3, r2
 80019aa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	021b      	lsls	r3, r3, #8
 80019b0:	68fa      	ldr	r2, [r7, #12]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2101      	movs	r1, #1
 80019ca:	430a      	orrs	r2, r1
 80019cc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2241      	movs	r2, #65	; 0x41
 80019d2:	2120      	movs	r1, #32
 80019d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2240      	movs	r2, #64	; 0x40
 80019da:	2100      	movs	r1, #0
 80019dc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80019de:	2300      	movs	r3, #0
 80019e0:	e000      	b.n	80019e4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80019e2:	2302      	movs	r3, #2
  }
}
 80019e4:	0018      	movs	r0, r3
 80019e6:	46bd      	mov	sp, r7
 80019e8:	b004      	add	sp, #16
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	fffff0ff 	.word	0xfffff0ff

080019f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b088      	sub	sp, #32
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d101      	bne.n	8001a02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e301      	b.n	8002006 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2201      	movs	r2, #1
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d100      	bne.n	8001a0e <HAL_RCC_OscConfig+0x1e>
 8001a0c:	e08d      	b.n	8001b2a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001a0e:	4bc3      	ldr	r3, [pc, #780]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	220c      	movs	r2, #12
 8001a14:	4013      	ands	r3, r2
 8001a16:	2b04      	cmp	r3, #4
 8001a18:	d00e      	beq.n	8001a38 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a1a:	4bc0      	ldr	r3, [pc, #768]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	220c      	movs	r2, #12
 8001a20:	4013      	ands	r3, r2
 8001a22:	2b08      	cmp	r3, #8
 8001a24:	d116      	bne.n	8001a54 <HAL_RCC_OscConfig+0x64>
 8001a26:	4bbd      	ldr	r3, [pc, #756]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a28:	685a      	ldr	r2, [r3, #4]
 8001a2a:	2380      	movs	r3, #128	; 0x80
 8001a2c:	025b      	lsls	r3, r3, #9
 8001a2e:	401a      	ands	r2, r3
 8001a30:	2380      	movs	r3, #128	; 0x80
 8001a32:	025b      	lsls	r3, r3, #9
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d10d      	bne.n	8001a54 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a38:	4bb8      	ldr	r3, [pc, #736]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	2380      	movs	r3, #128	; 0x80
 8001a3e:	029b      	lsls	r3, r3, #10
 8001a40:	4013      	ands	r3, r2
 8001a42:	d100      	bne.n	8001a46 <HAL_RCC_OscConfig+0x56>
 8001a44:	e070      	b.n	8001b28 <HAL_RCC_OscConfig+0x138>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d000      	beq.n	8001a50 <HAL_RCC_OscConfig+0x60>
 8001a4e:	e06b      	b.n	8001b28 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e2d8      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d107      	bne.n	8001a6c <HAL_RCC_OscConfig+0x7c>
 8001a5c:	4baf      	ldr	r3, [pc, #700]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	4bae      	ldr	r3, [pc, #696]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a62:	2180      	movs	r1, #128	; 0x80
 8001a64:	0249      	lsls	r1, r1, #9
 8001a66:	430a      	orrs	r2, r1
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	e02f      	b.n	8001acc <HAL_RCC_OscConfig+0xdc>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d10c      	bne.n	8001a8e <HAL_RCC_OscConfig+0x9e>
 8001a74:	4ba9      	ldr	r3, [pc, #676]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	4ba8      	ldr	r3, [pc, #672]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a7a:	49a9      	ldr	r1, [pc, #676]	; (8001d20 <HAL_RCC_OscConfig+0x330>)
 8001a7c:	400a      	ands	r2, r1
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	4ba6      	ldr	r3, [pc, #664]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	4ba5      	ldr	r3, [pc, #660]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a86:	49a7      	ldr	r1, [pc, #668]	; (8001d24 <HAL_RCC_OscConfig+0x334>)
 8001a88:	400a      	ands	r2, r1
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	e01e      	b.n	8001acc <HAL_RCC_OscConfig+0xdc>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	2b05      	cmp	r3, #5
 8001a94:	d10e      	bne.n	8001ab4 <HAL_RCC_OscConfig+0xc4>
 8001a96:	4ba1      	ldr	r3, [pc, #644]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	4ba0      	ldr	r3, [pc, #640]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001a9c:	2180      	movs	r1, #128	; 0x80
 8001a9e:	02c9      	lsls	r1, r1, #11
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	4b9d      	ldr	r3, [pc, #628]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b9c      	ldr	r3, [pc, #624]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001aaa:	2180      	movs	r1, #128	; 0x80
 8001aac:	0249      	lsls	r1, r1, #9
 8001aae:	430a      	orrs	r2, r1
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	e00b      	b.n	8001acc <HAL_RCC_OscConfig+0xdc>
 8001ab4:	4b99      	ldr	r3, [pc, #612]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	4b98      	ldr	r3, [pc, #608]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001aba:	4999      	ldr	r1, [pc, #612]	; (8001d20 <HAL_RCC_OscConfig+0x330>)
 8001abc:	400a      	ands	r2, r1
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	4b96      	ldr	r3, [pc, #600]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4b95      	ldr	r3, [pc, #596]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001ac6:	4997      	ldr	r1, [pc, #604]	; (8001d24 <HAL_RCC_OscConfig+0x334>)
 8001ac8:	400a      	ands	r2, r1
 8001aca:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d014      	beq.n	8001afe <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad4:	f7fe ffe6 	bl	8000aa4 <HAL_GetTick>
 8001ad8:	0003      	movs	r3, r0
 8001ada:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001adc:	e008      	b.n	8001af0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ade:	f7fe ffe1 	bl	8000aa4 <HAL_GetTick>
 8001ae2:	0002      	movs	r2, r0
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	2b64      	cmp	r3, #100	; 0x64
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e28a      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001af0:	4b8a      	ldr	r3, [pc, #552]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	2380      	movs	r3, #128	; 0x80
 8001af6:	029b      	lsls	r3, r3, #10
 8001af8:	4013      	ands	r3, r2
 8001afa:	d0f0      	beq.n	8001ade <HAL_RCC_OscConfig+0xee>
 8001afc:	e015      	b.n	8001b2a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001afe:	f7fe ffd1 	bl	8000aa4 <HAL_GetTick>
 8001b02:	0003      	movs	r3, r0
 8001b04:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b08:	f7fe ffcc 	bl	8000aa4 <HAL_GetTick>
 8001b0c:	0002      	movs	r2, r0
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b64      	cmp	r3, #100	; 0x64
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e275      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b1a:	4b80      	ldr	r3, [pc, #512]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	2380      	movs	r3, #128	; 0x80
 8001b20:	029b      	lsls	r3, r3, #10
 8001b22:	4013      	ands	r3, r2
 8001b24:	d1f0      	bne.n	8001b08 <HAL_RCC_OscConfig+0x118>
 8001b26:	e000      	b.n	8001b2a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b28:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2202      	movs	r2, #2
 8001b30:	4013      	ands	r3, r2
 8001b32:	d100      	bne.n	8001b36 <HAL_RCC_OscConfig+0x146>
 8001b34:	e069      	b.n	8001c0a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b36:	4b79      	ldr	r3, [pc, #484]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	220c      	movs	r2, #12
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	d00b      	beq.n	8001b58 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b40:	4b76      	ldr	r3, [pc, #472]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	220c      	movs	r2, #12
 8001b46:	4013      	ands	r3, r2
 8001b48:	2b08      	cmp	r3, #8
 8001b4a:	d11c      	bne.n	8001b86 <HAL_RCC_OscConfig+0x196>
 8001b4c:	4b73      	ldr	r3, [pc, #460]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001b4e:	685a      	ldr	r2, [r3, #4]
 8001b50:	2380      	movs	r3, #128	; 0x80
 8001b52:	025b      	lsls	r3, r3, #9
 8001b54:	4013      	ands	r3, r2
 8001b56:	d116      	bne.n	8001b86 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b58:	4b70      	ldr	r3, [pc, #448]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d005      	beq.n	8001b6e <HAL_RCC_OscConfig+0x17e>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d001      	beq.n	8001b6e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e24b      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b6e:	4b6b      	ldr	r3, [pc, #428]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	22f8      	movs	r2, #248	; 0xf8
 8001b74:	4393      	bics	r3, r2
 8001b76:	0019      	movs	r1, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	691b      	ldr	r3, [r3, #16]
 8001b7c:	00da      	lsls	r2, r3, #3
 8001b7e:	4b67      	ldr	r3, [pc, #412]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001b80:	430a      	orrs	r2, r1
 8001b82:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b84:	e041      	b.n	8001c0a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d024      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b8e:	4b63      	ldr	r3, [pc, #396]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	4b62      	ldr	r3, [pc, #392]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001b94:	2101      	movs	r1, #1
 8001b96:	430a      	orrs	r2, r1
 8001b98:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9a:	f7fe ff83 	bl	8000aa4 <HAL_GetTick>
 8001b9e:	0003      	movs	r3, r0
 8001ba0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ba4:	f7fe ff7e 	bl	8000aa4 <HAL_GetTick>
 8001ba8:	0002      	movs	r2, r0
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e227      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bb6:	4b59      	ldr	r3, [pc, #356]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2202      	movs	r2, #2
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	d0f1      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc0:	4b56      	ldr	r3, [pc, #344]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	22f8      	movs	r2, #248	; 0xf8
 8001bc6:	4393      	bics	r3, r2
 8001bc8:	0019      	movs	r1, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	691b      	ldr	r3, [r3, #16]
 8001bce:	00da      	lsls	r2, r3, #3
 8001bd0:	4b52      	ldr	r3, [pc, #328]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	e018      	b.n	8001c0a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bd8:	4b50      	ldr	r3, [pc, #320]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4b4f      	ldr	r3, [pc, #316]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001bde:	2101      	movs	r1, #1
 8001be0:	438a      	bics	r2, r1
 8001be2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be4:	f7fe ff5e 	bl	8000aa4 <HAL_GetTick>
 8001be8:	0003      	movs	r3, r0
 8001bea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bec:	e008      	b.n	8001c00 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bee:	f7fe ff59 	bl	8000aa4 <HAL_GetTick>
 8001bf2:	0002      	movs	r2, r0
 8001bf4:	69bb      	ldr	r3, [r7, #24]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e202      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c00:	4b46      	ldr	r3, [pc, #280]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2202      	movs	r2, #2
 8001c06:	4013      	ands	r3, r2
 8001c08:	d1f1      	bne.n	8001bee <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2208      	movs	r2, #8
 8001c10:	4013      	ands	r3, r2
 8001c12:	d036      	beq.n	8001c82 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d019      	beq.n	8001c50 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c1c:	4b3f      	ldr	r3, [pc, #252]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001c1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c20:	4b3e      	ldr	r3, [pc, #248]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001c22:	2101      	movs	r1, #1
 8001c24:	430a      	orrs	r2, r1
 8001c26:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c28:	f7fe ff3c 	bl	8000aa4 <HAL_GetTick>
 8001c2c:	0003      	movs	r3, r0
 8001c2e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c30:	e008      	b.n	8001c44 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c32:	f7fe ff37 	bl	8000aa4 <HAL_GetTick>
 8001c36:	0002      	movs	r2, r0
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e1e0      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c44:	4b35      	ldr	r3, [pc, #212]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c48:	2202      	movs	r2, #2
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	d0f1      	beq.n	8001c32 <HAL_RCC_OscConfig+0x242>
 8001c4e:	e018      	b.n	8001c82 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c50:	4b32      	ldr	r3, [pc, #200]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001c52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c54:	4b31      	ldr	r3, [pc, #196]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001c56:	2101      	movs	r1, #1
 8001c58:	438a      	bics	r2, r1
 8001c5a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c5c:	f7fe ff22 	bl	8000aa4 <HAL_GetTick>
 8001c60:	0003      	movs	r3, r0
 8001c62:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c66:	f7fe ff1d 	bl	8000aa4 <HAL_GetTick>
 8001c6a:	0002      	movs	r2, r0
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e1c6      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c78:	4b28      	ldr	r3, [pc, #160]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7c:	2202      	movs	r2, #2
 8001c7e:	4013      	ands	r3, r2
 8001c80:	d1f1      	bne.n	8001c66 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2204      	movs	r2, #4
 8001c88:	4013      	ands	r3, r2
 8001c8a:	d100      	bne.n	8001c8e <HAL_RCC_OscConfig+0x29e>
 8001c8c:	e0b4      	b.n	8001df8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c8e:	201f      	movs	r0, #31
 8001c90:	183b      	adds	r3, r7, r0
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c96:	4b21      	ldr	r3, [pc, #132]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001c98:	69da      	ldr	r2, [r3, #28]
 8001c9a:	2380      	movs	r3, #128	; 0x80
 8001c9c:	055b      	lsls	r3, r3, #21
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	d110      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ca2:	4b1e      	ldr	r3, [pc, #120]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001ca4:	69da      	ldr	r2, [r3, #28]
 8001ca6:	4b1d      	ldr	r3, [pc, #116]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001ca8:	2180      	movs	r1, #128	; 0x80
 8001caa:	0549      	lsls	r1, r1, #21
 8001cac:	430a      	orrs	r2, r1
 8001cae:	61da      	str	r2, [r3, #28]
 8001cb0:	4b1a      	ldr	r3, [pc, #104]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001cb2:	69da      	ldr	r2, [r3, #28]
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	055b      	lsls	r3, r3, #21
 8001cb8:	4013      	ands	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001cbe:	183b      	adds	r3, r7, r0
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc4:	4b18      	ldr	r3, [pc, #96]	; (8001d28 <HAL_RCC_OscConfig+0x338>)
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	2380      	movs	r3, #128	; 0x80
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	4013      	ands	r3, r2
 8001cce:	d11a      	bne.n	8001d06 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cd0:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <HAL_RCC_OscConfig+0x338>)
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	4b14      	ldr	r3, [pc, #80]	; (8001d28 <HAL_RCC_OscConfig+0x338>)
 8001cd6:	2180      	movs	r1, #128	; 0x80
 8001cd8:	0049      	lsls	r1, r1, #1
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cde:	f7fe fee1 	bl	8000aa4 <HAL_GetTick>
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ce8:	f7fe fedc 	bl	8000aa4 <HAL_GetTick>
 8001cec:	0002      	movs	r2, r0
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b64      	cmp	r3, #100	; 0x64
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e185      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <HAL_RCC_OscConfig+0x338>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	2380      	movs	r3, #128	; 0x80
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	4013      	ands	r3, r2
 8001d04:	d0f0      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d10e      	bne.n	8001d2c <HAL_RCC_OscConfig+0x33c>
 8001d0e:	4b03      	ldr	r3, [pc, #12]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001d10:	6a1a      	ldr	r2, [r3, #32]
 8001d12:	4b02      	ldr	r3, [pc, #8]	; (8001d1c <HAL_RCC_OscConfig+0x32c>)
 8001d14:	2101      	movs	r1, #1
 8001d16:	430a      	orrs	r2, r1
 8001d18:	621a      	str	r2, [r3, #32]
 8001d1a:	e035      	b.n	8001d88 <HAL_RCC_OscConfig+0x398>
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	fffeffff 	.word	0xfffeffff
 8001d24:	fffbffff 	.word	0xfffbffff
 8001d28:	40007000 	.word	0x40007000
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d10c      	bne.n	8001d4e <HAL_RCC_OscConfig+0x35e>
 8001d34:	4bb6      	ldr	r3, [pc, #728]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d36:	6a1a      	ldr	r2, [r3, #32]
 8001d38:	4bb5      	ldr	r3, [pc, #724]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	438a      	bics	r2, r1
 8001d3e:	621a      	str	r2, [r3, #32]
 8001d40:	4bb3      	ldr	r3, [pc, #716]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d42:	6a1a      	ldr	r2, [r3, #32]
 8001d44:	4bb2      	ldr	r3, [pc, #712]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d46:	2104      	movs	r1, #4
 8001d48:	438a      	bics	r2, r1
 8001d4a:	621a      	str	r2, [r3, #32]
 8001d4c:	e01c      	b.n	8001d88 <HAL_RCC_OscConfig+0x398>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	2b05      	cmp	r3, #5
 8001d54:	d10c      	bne.n	8001d70 <HAL_RCC_OscConfig+0x380>
 8001d56:	4bae      	ldr	r3, [pc, #696]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d58:	6a1a      	ldr	r2, [r3, #32]
 8001d5a:	4bad      	ldr	r3, [pc, #692]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d5c:	2104      	movs	r1, #4
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	621a      	str	r2, [r3, #32]
 8001d62:	4bab      	ldr	r3, [pc, #684]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d64:	6a1a      	ldr	r2, [r3, #32]
 8001d66:	4baa      	ldr	r3, [pc, #680]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d68:	2101      	movs	r1, #1
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	621a      	str	r2, [r3, #32]
 8001d6e:	e00b      	b.n	8001d88 <HAL_RCC_OscConfig+0x398>
 8001d70:	4ba7      	ldr	r3, [pc, #668]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d72:	6a1a      	ldr	r2, [r3, #32]
 8001d74:	4ba6      	ldr	r3, [pc, #664]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d76:	2101      	movs	r1, #1
 8001d78:	438a      	bics	r2, r1
 8001d7a:	621a      	str	r2, [r3, #32]
 8001d7c:	4ba4      	ldr	r3, [pc, #656]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d7e:	6a1a      	ldr	r2, [r3, #32]
 8001d80:	4ba3      	ldr	r3, [pc, #652]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001d82:	2104      	movs	r1, #4
 8001d84:	438a      	bics	r2, r1
 8001d86:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d014      	beq.n	8001dba <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d90:	f7fe fe88 	bl	8000aa4 <HAL_GetTick>
 8001d94:	0003      	movs	r3, r0
 8001d96:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d98:	e009      	b.n	8001dae <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d9a:	f7fe fe83 	bl	8000aa4 <HAL_GetTick>
 8001d9e:	0002      	movs	r2, r0
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	4a9b      	ldr	r2, [pc, #620]	; (8002014 <HAL_RCC_OscConfig+0x624>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e12b      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dae:	4b98      	ldr	r3, [pc, #608]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001db0:	6a1b      	ldr	r3, [r3, #32]
 8001db2:	2202      	movs	r2, #2
 8001db4:	4013      	ands	r3, r2
 8001db6:	d0f0      	beq.n	8001d9a <HAL_RCC_OscConfig+0x3aa>
 8001db8:	e013      	b.n	8001de2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dba:	f7fe fe73 	bl	8000aa4 <HAL_GetTick>
 8001dbe:	0003      	movs	r3, r0
 8001dc0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dc2:	e009      	b.n	8001dd8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dc4:	f7fe fe6e 	bl	8000aa4 <HAL_GetTick>
 8001dc8:	0002      	movs	r2, r0
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	4a91      	ldr	r2, [pc, #580]	; (8002014 <HAL_RCC_OscConfig+0x624>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d901      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e116      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dd8:	4b8d      	ldr	r3, [pc, #564]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001dda:	6a1b      	ldr	r3, [r3, #32]
 8001ddc:	2202      	movs	r2, #2
 8001dde:	4013      	ands	r3, r2
 8001de0:	d1f0      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001de2:	231f      	movs	r3, #31
 8001de4:	18fb      	adds	r3, r7, r3
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d105      	bne.n	8001df8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dec:	4b88      	ldr	r3, [pc, #544]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001dee:	69da      	ldr	r2, [r3, #28]
 8001df0:	4b87      	ldr	r3, [pc, #540]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001df2:	4989      	ldr	r1, [pc, #548]	; (8002018 <HAL_RCC_OscConfig+0x628>)
 8001df4:	400a      	ands	r2, r1
 8001df6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2210      	movs	r2, #16
 8001dfe:	4013      	ands	r3, r2
 8001e00:	d063      	beq.n	8001eca <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d12a      	bne.n	8001e60 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e0a:	4b81      	ldr	r3, [pc, #516]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e0e:	4b80      	ldr	r3, [pc, #512]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e10:	2104      	movs	r1, #4
 8001e12:	430a      	orrs	r2, r1
 8001e14:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001e16:	4b7e      	ldr	r3, [pc, #504]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e1a:	4b7d      	ldr	r3, [pc, #500]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e22:	f7fe fe3f 	bl	8000aa4 <HAL_GetTick>
 8001e26:	0003      	movs	r3, r0
 8001e28:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e2c:	f7fe fe3a 	bl	8000aa4 <HAL_GetTick>
 8001e30:	0002      	movs	r2, r0
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e0e3      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e3e:	4b74      	ldr	r3, [pc, #464]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e42:	2202      	movs	r2, #2
 8001e44:	4013      	ands	r3, r2
 8001e46:	d0f1      	beq.n	8001e2c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e48:	4b71      	ldr	r3, [pc, #452]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e4c:	22f8      	movs	r2, #248	; 0xf8
 8001e4e:	4393      	bics	r3, r2
 8001e50:	0019      	movs	r1, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	699b      	ldr	r3, [r3, #24]
 8001e56:	00da      	lsls	r2, r3, #3
 8001e58:	4b6d      	ldr	r3, [pc, #436]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	635a      	str	r2, [r3, #52]	; 0x34
 8001e5e:	e034      	b.n	8001eca <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	695b      	ldr	r3, [r3, #20]
 8001e64:	3305      	adds	r3, #5
 8001e66:	d111      	bne.n	8001e8c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001e68:	4b69      	ldr	r3, [pc, #420]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e6c:	4b68      	ldr	r3, [pc, #416]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e6e:	2104      	movs	r1, #4
 8001e70:	438a      	bics	r2, r1
 8001e72:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e74:	4b66      	ldr	r3, [pc, #408]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e78:	22f8      	movs	r2, #248	; 0xf8
 8001e7a:	4393      	bics	r3, r2
 8001e7c:	0019      	movs	r1, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	00da      	lsls	r2, r3, #3
 8001e84:	4b62      	ldr	r3, [pc, #392]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e86:	430a      	orrs	r2, r1
 8001e88:	635a      	str	r2, [r3, #52]	; 0x34
 8001e8a:	e01e      	b.n	8001eca <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e8c:	4b60      	ldr	r3, [pc, #384]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e90:	4b5f      	ldr	r3, [pc, #380]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e92:	2104      	movs	r1, #4
 8001e94:	430a      	orrs	r2, r1
 8001e96:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001e98:	4b5d      	ldr	r3, [pc, #372]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e9c:	4b5c      	ldr	r3, [pc, #368]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	438a      	bics	r2, r1
 8001ea2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ea4:	f7fe fdfe 	bl	8000aa4 <HAL_GetTick>
 8001ea8:	0003      	movs	r3, r0
 8001eaa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001eac:	e008      	b.n	8001ec0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001eae:	f7fe fdf9 	bl	8000aa4 <HAL_GetTick>
 8001eb2:	0002      	movs	r2, r0
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d901      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e0a2      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ec0:	4b53      	ldr	r3, [pc, #332]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	d1f1      	bne.n	8001eae <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a1b      	ldr	r3, [r3, #32]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d100      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x4e4>
 8001ed2:	e097      	b.n	8002004 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ed4:	4b4e      	ldr	r3, [pc, #312]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	220c      	movs	r2, #12
 8001eda:	4013      	ands	r3, r2
 8001edc:	2b08      	cmp	r3, #8
 8001ede:	d100      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x4f2>
 8001ee0:	e06b      	b.n	8001fba <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a1b      	ldr	r3, [r3, #32]
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d14c      	bne.n	8001f84 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eea:	4b49      	ldr	r3, [pc, #292]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	4b48      	ldr	r3, [pc, #288]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001ef0:	494a      	ldr	r1, [pc, #296]	; (800201c <HAL_RCC_OscConfig+0x62c>)
 8001ef2:	400a      	ands	r2, r1
 8001ef4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef6:	f7fe fdd5 	bl	8000aa4 <HAL_GetTick>
 8001efa:	0003      	movs	r3, r0
 8001efc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f00:	f7fe fdd0 	bl	8000aa4 <HAL_GetTick>
 8001f04:	0002      	movs	r2, r0
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e079      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f12:	4b3f      	ldr	r3, [pc, #252]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	2380      	movs	r3, #128	; 0x80
 8001f18:	049b      	lsls	r3, r3, #18
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	d1f0      	bne.n	8001f00 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f1e:	4b3c      	ldr	r3, [pc, #240]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f22:	220f      	movs	r2, #15
 8001f24:	4393      	bics	r3, r2
 8001f26:	0019      	movs	r1, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f2c:	4b38      	ldr	r3, [pc, #224]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f32:	4b37      	ldr	r3, [pc, #220]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	4a3a      	ldr	r2, [pc, #232]	; (8002020 <HAL_RCC_OscConfig+0x630>)
 8001f38:	4013      	ands	r3, r2
 8001f3a:	0019      	movs	r1, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f44:	431a      	orrs	r2, r3
 8001f46:	4b32      	ldr	r3, [pc, #200]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f4c:	4b30      	ldr	r3, [pc, #192]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4b2f      	ldr	r3, [pc, #188]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001f52:	2180      	movs	r1, #128	; 0x80
 8001f54:	0449      	lsls	r1, r1, #17
 8001f56:	430a      	orrs	r2, r1
 8001f58:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5a:	f7fe fda3 	bl	8000aa4 <HAL_GetTick>
 8001f5e:	0003      	movs	r3, r0
 8001f60:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f62:	e008      	b.n	8001f76 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f64:	f7fe fd9e 	bl	8000aa4 <HAL_GetTick>
 8001f68:	0002      	movs	r2, r0
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e047      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f76:	4b26      	ldr	r3, [pc, #152]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	2380      	movs	r3, #128	; 0x80
 8001f7c:	049b      	lsls	r3, r3, #18
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d0f0      	beq.n	8001f64 <HAL_RCC_OscConfig+0x574>
 8001f82:	e03f      	b.n	8002004 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f84:	4b22      	ldr	r3, [pc, #136]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	4b21      	ldr	r3, [pc, #132]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001f8a:	4924      	ldr	r1, [pc, #144]	; (800201c <HAL_RCC_OscConfig+0x62c>)
 8001f8c:	400a      	ands	r2, r1
 8001f8e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f90:	f7fe fd88 	bl	8000aa4 <HAL_GetTick>
 8001f94:	0003      	movs	r3, r0
 8001f96:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f98:	e008      	b.n	8001fac <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f9a:	f7fe fd83 	bl	8000aa4 <HAL_GetTick>
 8001f9e:	0002      	movs	r2, r0
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e02c      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fac:	4b18      	ldr	r3, [pc, #96]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	2380      	movs	r3, #128	; 0x80
 8001fb2:	049b      	lsls	r3, r3, #18
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	d1f0      	bne.n	8001f9a <HAL_RCC_OscConfig+0x5aa>
 8001fb8:	e024      	b.n	8002004 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a1b      	ldr	r3, [r3, #32]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d101      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e01f      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001fc6:	4b12      	ldr	r3, [pc, #72]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001fcc:	4b10      	ldr	r3, [pc, #64]	; (8002010 <HAL_RCC_OscConfig+0x620>)
 8001fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	2380      	movs	r3, #128	; 0x80
 8001fd6:	025b      	lsls	r3, r3, #9
 8001fd8:	401a      	ands	r2, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d10e      	bne.n	8002000 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	220f      	movs	r2, #15
 8001fe6:	401a      	ands	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d107      	bne.n	8002000 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001ff0:	697a      	ldr	r2, [r7, #20]
 8001ff2:	23f0      	movs	r3, #240	; 0xf0
 8001ff4:	039b      	lsls	r3, r3, #14
 8001ff6:	401a      	ands	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d001      	beq.n	8002004 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e000      	b.n	8002006 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002004:	2300      	movs	r3, #0
}
 8002006:	0018      	movs	r0, r3
 8002008:	46bd      	mov	sp, r7
 800200a:	b008      	add	sp, #32
 800200c:	bd80      	pop	{r7, pc}
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	40021000 	.word	0x40021000
 8002014:	00001388 	.word	0x00001388
 8002018:	efffffff 	.word	0xefffffff
 800201c:	feffffff 	.word	0xfeffffff
 8002020:	ffc2ffff 	.word	0xffc2ffff

08002024 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d101      	bne.n	8002038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e0b3      	b.n	80021a0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002038:	4b5b      	ldr	r3, [pc, #364]	; (80021a8 <HAL_RCC_ClockConfig+0x184>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2201      	movs	r2, #1
 800203e:	4013      	ands	r3, r2
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	429a      	cmp	r2, r3
 8002044:	d911      	bls.n	800206a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002046:	4b58      	ldr	r3, [pc, #352]	; (80021a8 <HAL_RCC_ClockConfig+0x184>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2201      	movs	r2, #1
 800204c:	4393      	bics	r3, r2
 800204e:	0019      	movs	r1, r3
 8002050:	4b55      	ldr	r3, [pc, #340]	; (80021a8 <HAL_RCC_ClockConfig+0x184>)
 8002052:	683a      	ldr	r2, [r7, #0]
 8002054:	430a      	orrs	r2, r1
 8002056:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002058:	4b53      	ldr	r3, [pc, #332]	; (80021a8 <HAL_RCC_ClockConfig+0x184>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2201      	movs	r2, #1
 800205e:	4013      	ands	r3, r2
 8002060:	683a      	ldr	r2, [r7, #0]
 8002062:	429a      	cmp	r2, r3
 8002064:	d001      	beq.n	800206a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e09a      	b.n	80021a0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2202      	movs	r2, #2
 8002070:	4013      	ands	r3, r2
 8002072:	d015      	beq.n	80020a0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2204      	movs	r2, #4
 800207a:	4013      	ands	r3, r2
 800207c:	d006      	beq.n	800208c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800207e:	4b4b      	ldr	r3, [pc, #300]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 8002080:	685a      	ldr	r2, [r3, #4]
 8002082:	4b4a      	ldr	r3, [pc, #296]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 8002084:	21e0      	movs	r1, #224	; 0xe0
 8002086:	00c9      	lsls	r1, r1, #3
 8002088:	430a      	orrs	r2, r1
 800208a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800208c:	4b47      	ldr	r3, [pc, #284]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	22f0      	movs	r2, #240	; 0xf0
 8002092:	4393      	bics	r3, r2
 8002094:	0019      	movs	r1, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	689a      	ldr	r2, [r3, #8]
 800209a:	4b44      	ldr	r3, [pc, #272]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 800209c:	430a      	orrs	r2, r1
 800209e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2201      	movs	r2, #1
 80020a6:	4013      	ands	r3, r2
 80020a8:	d040      	beq.n	800212c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d107      	bne.n	80020c2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b2:	4b3e      	ldr	r3, [pc, #248]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	2380      	movs	r3, #128	; 0x80
 80020b8:	029b      	lsls	r3, r3, #10
 80020ba:	4013      	ands	r3, r2
 80020bc:	d114      	bne.n	80020e8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e06e      	b.n	80021a0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d107      	bne.n	80020da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ca:	4b38      	ldr	r3, [pc, #224]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	2380      	movs	r3, #128	; 0x80
 80020d0:	049b      	lsls	r3, r3, #18
 80020d2:	4013      	ands	r3, r2
 80020d4:	d108      	bne.n	80020e8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e062      	b.n	80021a0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020da:	4b34      	ldr	r3, [pc, #208]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2202      	movs	r2, #2
 80020e0:	4013      	ands	r3, r2
 80020e2:	d101      	bne.n	80020e8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e05b      	b.n	80021a0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020e8:	4b30      	ldr	r3, [pc, #192]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	2203      	movs	r2, #3
 80020ee:	4393      	bics	r3, r2
 80020f0:	0019      	movs	r1, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685a      	ldr	r2, [r3, #4]
 80020f6:	4b2d      	ldr	r3, [pc, #180]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 80020f8:	430a      	orrs	r2, r1
 80020fa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020fc:	f7fe fcd2 	bl	8000aa4 <HAL_GetTick>
 8002100:	0003      	movs	r3, r0
 8002102:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002104:	e009      	b.n	800211a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002106:	f7fe fccd 	bl	8000aa4 <HAL_GetTick>
 800210a:	0002      	movs	r2, r0
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	4a27      	ldr	r2, [pc, #156]	; (80021b0 <HAL_RCC_ClockConfig+0x18c>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d901      	bls.n	800211a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e042      	b.n	80021a0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800211a:	4b24      	ldr	r3, [pc, #144]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	220c      	movs	r2, #12
 8002120:	401a      	ands	r2, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	429a      	cmp	r2, r3
 800212a:	d1ec      	bne.n	8002106 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800212c:	4b1e      	ldr	r3, [pc, #120]	; (80021a8 <HAL_RCC_ClockConfig+0x184>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2201      	movs	r2, #1
 8002132:	4013      	ands	r3, r2
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	429a      	cmp	r2, r3
 8002138:	d211      	bcs.n	800215e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800213a:	4b1b      	ldr	r3, [pc, #108]	; (80021a8 <HAL_RCC_ClockConfig+0x184>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2201      	movs	r2, #1
 8002140:	4393      	bics	r3, r2
 8002142:	0019      	movs	r1, r3
 8002144:	4b18      	ldr	r3, [pc, #96]	; (80021a8 <HAL_RCC_ClockConfig+0x184>)
 8002146:	683a      	ldr	r2, [r7, #0]
 8002148:	430a      	orrs	r2, r1
 800214a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800214c:	4b16      	ldr	r3, [pc, #88]	; (80021a8 <HAL_RCC_ClockConfig+0x184>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2201      	movs	r2, #1
 8002152:	4013      	ands	r3, r2
 8002154:	683a      	ldr	r2, [r7, #0]
 8002156:	429a      	cmp	r2, r3
 8002158:	d001      	beq.n	800215e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e020      	b.n	80021a0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2204      	movs	r2, #4
 8002164:	4013      	ands	r3, r2
 8002166:	d009      	beq.n	800217c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002168:	4b10      	ldr	r3, [pc, #64]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	4a11      	ldr	r2, [pc, #68]	; (80021b4 <HAL_RCC_ClockConfig+0x190>)
 800216e:	4013      	ands	r3, r2
 8002170:	0019      	movs	r1, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	68da      	ldr	r2, [r3, #12]
 8002176:	4b0d      	ldr	r3, [pc, #52]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 8002178:	430a      	orrs	r2, r1
 800217a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800217c:	f000 f820 	bl	80021c0 <HAL_RCC_GetSysClockFreq>
 8002180:	0001      	movs	r1, r0
 8002182:	4b0a      	ldr	r3, [pc, #40]	; (80021ac <HAL_RCC_ClockConfig+0x188>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	091b      	lsrs	r3, r3, #4
 8002188:	220f      	movs	r2, #15
 800218a:	4013      	ands	r3, r2
 800218c:	4a0a      	ldr	r2, [pc, #40]	; (80021b8 <HAL_RCC_ClockConfig+0x194>)
 800218e:	5cd3      	ldrb	r3, [r2, r3]
 8002190:	000a      	movs	r2, r1
 8002192:	40da      	lsrs	r2, r3
 8002194:	4b09      	ldr	r3, [pc, #36]	; (80021bc <HAL_RCC_ClockConfig+0x198>)
 8002196:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002198:	2000      	movs	r0, #0
 800219a:	f7fe fc3d 	bl	8000a18 <HAL_InitTick>
  
  return HAL_OK;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	b004      	add	sp, #16
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	40022000 	.word	0x40022000
 80021ac:	40021000 	.word	0x40021000
 80021b0:	00001388 	.word	0x00001388
 80021b4:	fffff8ff 	.word	0xfffff8ff
 80021b8:	08002514 	.word	0x08002514
 80021bc:	20000000 	.word	0x20000000

080021c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021c0:	b590      	push	{r4, r7, lr}
 80021c2:	b08f      	sub	sp, #60	; 0x3c
 80021c4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80021c6:	2314      	movs	r3, #20
 80021c8:	18fb      	adds	r3, r7, r3
 80021ca:	4a2b      	ldr	r2, [pc, #172]	; (8002278 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021cc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80021ce:	c313      	stmia	r3!, {r0, r1, r4}
 80021d0:	6812      	ldr	r2, [r2, #0]
 80021d2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80021d4:	1d3b      	adds	r3, r7, #4
 80021d6:	4a29      	ldr	r2, [pc, #164]	; (800227c <HAL_RCC_GetSysClockFreq+0xbc>)
 80021d8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80021da:	c313      	stmia	r3!, {r0, r1, r4}
 80021dc:	6812      	ldr	r2, [r2, #0]
 80021de:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021e0:	2300      	movs	r3, #0
 80021e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021e4:	2300      	movs	r3, #0
 80021e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80021e8:	2300      	movs	r3, #0
 80021ea:	637b      	str	r3, [r7, #52]	; 0x34
 80021ec:	2300      	movs	r3, #0
 80021ee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80021f4:	4b22      	ldr	r3, [pc, #136]	; (8002280 <HAL_RCC_GetSysClockFreq+0xc0>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021fc:	220c      	movs	r2, #12
 80021fe:	4013      	ands	r3, r2
 8002200:	2b04      	cmp	r3, #4
 8002202:	d002      	beq.n	800220a <HAL_RCC_GetSysClockFreq+0x4a>
 8002204:	2b08      	cmp	r3, #8
 8002206:	d003      	beq.n	8002210 <HAL_RCC_GetSysClockFreq+0x50>
 8002208:	e02d      	b.n	8002266 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800220a:	4b1e      	ldr	r3, [pc, #120]	; (8002284 <HAL_RCC_GetSysClockFreq+0xc4>)
 800220c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800220e:	e02d      	b.n	800226c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002212:	0c9b      	lsrs	r3, r3, #18
 8002214:	220f      	movs	r2, #15
 8002216:	4013      	ands	r3, r2
 8002218:	2214      	movs	r2, #20
 800221a:	18ba      	adds	r2, r7, r2
 800221c:	5cd3      	ldrb	r3, [r2, r3]
 800221e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002220:	4b17      	ldr	r3, [pc, #92]	; (8002280 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002224:	220f      	movs	r2, #15
 8002226:	4013      	ands	r3, r2
 8002228:	1d3a      	adds	r2, r7, #4
 800222a:	5cd3      	ldrb	r3, [r2, r3]
 800222c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800222e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002230:	2380      	movs	r3, #128	; 0x80
 8002232:	025b      	lsls	r3, r3, #9
 8002234:	4013      	ands	r3, r2
 8002236:	d009      	beq.n	800224c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002238:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800223a:	4812      	ldr	r0, [pc, #72]	; (8002284 <HAL_RCC_GetSysClockFreq+0xc4>)
 800223c:	f7fd ff64 	bl	8000108 <__udivsi3>
 8002240:	0003      	movs	r3, r0
 8002242:	001a      	movs	r2, r3
 8002244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002246:	4353      	muls	r3, r2
 8002248:	637b      	str	r3, [r7, #52]	; 0x34
 800224a:	e009      	b.n	8002260 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800224c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800224e:	000a      	movs	r2, r1
 8002250:	0152      	lsls	r2, r2, #5
 8002252:	1a52      	subs	r2, r2, r1
 8002254:	0193      	lsls	r3, r2, #6
 8002256:	1a9b      	subs	r3, r3, r2
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	185b      	adds	r3, r3, r1
 800225c:	021b      	lsls	r3, r3, #8
 800225e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002262:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002264:	e002      	b.n	800226c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002266:	4b07      	ldr	r3, [pc, #28]	; (8002284 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002268:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800226a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800226c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800226e:	0018      	movs	r0, r3
 8002270:	46bd      	mov	sp, r7
 8002272:	b00f      	add	sp, #60	; 0x3c
 8002274:	bd90      	pop	{r4, r7, pc}
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	080024b4 	.word	0x080024b4
 800227c:	080024c4 	.word	0x080024c4
 8002280:	40021000 	.word	0x40021000
 8002284:	007a1200 	.word	0x007a1200

08002288 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002290:	2300      	movs	r3, #0
 8002292:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002294:	2300      	movs	r3, #0
 8002296:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	2380      	movs	r3, #128	; 0x80
 800229e:	025b      	lsls	r3, r3, #9
 80022a0:	4013      	ands	r3, r2
 80022a2:	d100      	bne.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80022a4:	e08e      	b.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80022a6:	2017      	movs	r0, #23
 80022a8:	183b      	adds	r3, r7, r0
 80022aa:	2200      	movs	r2, #0
 80022ac:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ae:	4b5f      	ldr	r3, [pc, #380]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022b0:	69da      	ldr	r2, [r3, #28]
 80022b2:	2380      	movs	r3, #128	; 0x80
 80022b4:	055b      	lsls	r3, r3, #21
 80022b6:	4013      	ands	r3, r2
 80022b8:	d110      	bne.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80022ba:	4b5c      	ldr	r3, [pc, #368]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022bc:	69da      	ldr	r2, [r3, #28]
 80022be:	4b5b      	ldr	r3, [pc, #364]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022c0:	2180      	movs	r1, #128	; 0x80
 80022c2:	0549      	lsls	r1, r1, #21
 80022c4:	430a      	orrs	r2, r1
 80022c6:	61da      	str	r2, [r3, #28]
 80022c8:	4b58      	ldr	r3, [pc, #352]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022ca:	69da      	ldr	r2, [r3, #28]
 80022cc:	2380      	movs	r3, #128	; 0x80
 80022ce:	055b      	lsls	r3, r3, #21
 80022d0:	4013      	ands	r3, r2
 80022d2:	60bb      	str	r3, [r7, #8]
 80022d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022d6:	183b      	adds	r3, r7, r0
 80022d8:	2201      	movs	r2, #1
 80022da:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022dc:	4b54      	ldr	r3, [pc, #336]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	2380      	movs	r3, #128	; 0x80
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	4013      	ands	r3, r2
 80022e6:	d11a      	bne.n	800231e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022e8:	4b51      	ldr	r3, [pc, #324]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4b50      	ldr	r3, [pc, #320]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80022ee:	2180      	movs	r1, #128	; 0x80
 80022f0:	0049      	lsls	r1, r1, #1
 80022f2:	430a      	orrs	r2, r1
 80022f4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022f6:	f7fe fbd5 	bl	8000aa4 <HAL_GetTick>
 80022fa:	0003      	movs	r3, r0
 80022fc:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022fe:	e008      	b.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002300:	f7fe fbd0 	bl	8000aa4 <HAL_GetTick>
 8002304:	0002      	movs	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b64      	cmp	r3, #100	; 0x64
 800230c:	d901      	bls.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e087      	b.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002312:	4b47      	ldr	r3, [pc, #284]	; (8002430 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	2380      	movs	r3, #128	; 0x80
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	4013      	ands	r3, r2
 800231c:	d0f0      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800231e:	4b43      	ldr	r3, [pc, #268]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002320:	6a1a      	ldr	r2, [r3, #32]
 8002322:	23c0      	movs	r3, #192	; 0xc0
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	4013      	ands	r3, r2
 8002328:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d034      	beq.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685a      	ldr	r2, [r3, #4]
 8002334:	23c0      	movs	r3, #192	; 0xc0
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4013      	ands	r3, r2
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	429a      	cmp	r2, r3
 800233e:	d02c      	beq.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002340:	4b3a      	ldr	r3, [pc, #232]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002342:	6a1b      	ldr	r3, [r3, #32]
 8002344:	4a3b      	ldr	r2, [pc, #236]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002346:	4013      	ands	r3, r2
 8002348:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800234a:	4b38      	ldr	r3, [pc, #224]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800234c:	6a1a      	ldr	r2, [r3, #32]
 800234e:	4b37      	ldr	r3, [pc, #220]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002350:	2180      	movs	r1, #128	; 0x80
 8002352:	0249      	lsls	r1, r1, #9
 8002354:	430a      	orrs	r2, r1
 8002356:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002358:	4b34      	ldr	r3, [pc, #208]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800235a:	6a1a      	ldr	r2, [r3, #32]
 800235c:	4b33      	ldr	r3, [pc, #204]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800235e:	4936      	ldr	r1, [pc, #216]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002360:	400a      	ands	r2, r1
 8002362:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002364:	4b31      	ldr	r3, [pc, #196]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2201      	movs	r2, #1
 800236e:	4013      	ands	r3, r2
 8002370:	d013      	beq.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002372:	f7fe fb97 	bl	8000aa4 <HAL_GetTick>
 8002376:	0003      	movs	r3, r0
 8002378:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800237a:	e009      	b.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800237c:	f7fe fb92 	bl	8000aa4 <HAL_GetTick>
 8002380:	0002      	movs	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	4a2d      	ldr	r2, [pc, #180]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d901      	bls.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e048      	b.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002390:	4b26      	ldr	r3, [pc, #152]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002392:	6a1b      	ldr	r3, [r3, #32]
 8002394:	2202      	movs	r2, #2
 8002396:	4013      	ands	r3, r2
 8002398:	d0f0      	beq.n	800237c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800239a:	4b24      	ldr	r3, [pc, #144]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800239c:	6a1b      	ldr	r3, [r3, #32]
 800239e:	4a25      	ldr	r2, [pc, #148]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	0019      	movs	r1, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	4b20      	ldr	r3, [pc, #128]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023aa:	430a      	orrs	r2, r1
 80023ac:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023ae:	2317      	movs	r3, #23
 80023b0:	18fb      	adds	r3, r7, r3
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d105      	bne.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023b8:	4b1c      	ldr	r3, [pc, #112]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023ba:	69da      	ldr	r2, [r3, #28]
 80023bc:	4b1b      	ldr	r3, [pc, #108]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023be:	4920      	ldr	r1, [pc, #128]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80023c0:	400a      	ands	r2, r1
 80023c2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2201      	movs	r2, #1
 80023ca:	4013      	ands	r3, r2
 80023cc:	d009      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023ce:	4b17      	ldr	r3, [pc, #92]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	2203      	movs	r2, #3
 80023d4:	4393      	bics	r3, r2
 80023d6:	0019      	movs	r1, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689a      	ldr	r2, [r3, #8]
 80023dc:	4b13      	ldr	r3, [pc, #76]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023de:	430a      	orrs	r2, r1
 80023e0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2220      	movs	r2, #32
 80023e8:	4013      	ands	r3, r2
 80023ea:	d009      	beq.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023ec:	4b0f      	ldr	r3, [pc, #60]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f0:	2210      	movs	r2, #16
 80023f2:	4393      	bics	r3, r2
 80023f4:	0019      	movs	r1, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68da      	ldr	r2, [r3, #12]
 80023fa:	4b0c      	ldr	r3, [pc, #48]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023fc:	430a      	orrs	r2, r1
 80023fe:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	2380      	movs	r3, #128	; 0x80
 8002406:	00db      	lsls	r3, r3, #3
 8002408:	4013      	ands	r3, r2
 800240a:	d009      	beq.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800240c:	4b07      	ldr	r3, [pc, #28]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800240e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002410:	2240      	movs	r2, #64	; 0x40
 8002412:	4393      	bics	r3, r2
 8002414:	0019      	movs	r1, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	691a      	ldr	r2, [r3, #16]
 800241a:	4b04      	ldr	r3, [pc, #16]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800241c:	430a      	orrs	r2, r1
 800241e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	0018      	movs	r0, r3
 8002424:	46bd      	mov	sp, r7
 8002426:	b006      	add	sp, #24
 8002428:	bd80      	pop	{r7, pc}
 800242a:	46c0      	nop			; (mov r8, r8)
 800242c:	40021000 	.word	0x40021000
 8002430:	40007000 	.word	0x40007000
 8002434:	fffffcff 	.word	0xfffffcff
 8002438:	fffeffff 	.word	0xfffeffff
 800243c:	00001388 	.word	0x00001388
 8002440:	efffffff 	.word	0xefffffff

08002444 <__libc_init_array>:
 8002444:	b570      	push	{r4, r5, r6, lr}
 8002446:	2600      	movs	r6, #0
 8002448:	4d0c      	ldr	r5, [pc, #48]	; (800247c <__libc_init_array+0x38>)
 800244a:	4c0d      	ldr	r4, [pc, #52]	; (8002480 <__libc_init_array+0x3c>)
 800244c:	1b64      	subs	r4, r4, r5
 800244e:	10a4      	asrs	r4, r4, #2
 8002450:	42a6      	cmp	r6, r4
 8002452:	d109      	bne.n	8002468 <__libc_init_array+0x24>
 8002454:	2600      	movs	r6, #0
 8002456:	f000 f821 	bl	800249c <_init>
 800245a:	4d0a      	ldr	r5, [pc, #40]	; (8002484 <__libc_init_array+0x40>)
 800245c:	4c0a      	ldr	r4, [pc, #40]	; (8002488 <__libc_init_array+0x44>)
 800245e:	1b64      	subs	r4, r4, r5
 8002460:	10a4      	asrs	r4, r4, #2
 8002462:	42a6      	cmp	r6, r4
 8002464:	d105      	bne.n	8002472 <__libc_init_array+0x2e>
 8002466:	bd70      	pop	{r4, r5, r6, pc}
 8002468:	00b3      	lsls	r3, r6, #2
 800246a:	58eb      	ldr	r3, [r5, r3]
 800246c:	4798      	blx	r3
 800246e:	3601      	adds	r6, #1
 8002470:	e7ee      	b.n	8002450 <__libc_init_array+0xc>
 8002472:	00b3      	lsls	r3, r6, #2
 8002474:	58eb      	ldr	r3, [r5, r3]
 8002476:	4798      	blx	r3
 8002478:	3601      	adds	r6, #1
 800247a:	e7f2      	b.n	8002462 <__libc_init_array+0x1e>
 800247c:	08002524 	.word	0x08002524
 8002480:	08002524 	.word	0x08002524
 8002484:	08002524 	.word	0x08002524
 8002488:	08002528 	.word	0x08002528

0800248c <memset>:
 800248c:	0003      	movs	r3, r0
 800248e:	1882      	adds	r2, r0, r2
 8002490:	4293      	cmp	r3, r2
 8002492:	d100      	bne.n	8002496 <memset+0xa>
 8002494:	4770      	bx	lr
 8002496:	7019      	strb	r1, [r3, #0]
 8002498:	3301      	adds	r3, #1
 800249a:	e7f9      	b.n	8002490 <memset+0x4>

0800249c <_init>:
 800249c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024a2:	bc08      	pop	{r3}
 80024a4:	469e      	mov	lr, r3
 80024a6:	4770      	bx	lr

080024a8 <_fini>:
 80024a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024aa:	46c0      	nop			; (mov r8, r8)
 80024ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024ae:	bc08      	pop	{r3}
 80024b0:	469e      	mov	lr, r3
 80024b2:	4770      	bx	lr
