<!doctype html>
<html>
  <head>
    <meta charset="utf-8">
    <meta name="author" content="Carlton Shepherd">
    <meta name="description" content="Systems security researcher, Dr. Carlton Shepherd">
    <title>Carlton Shepherd â€¢ Publications</title>
    <link rel="stylesheet" href="style.css">
    <link href="https://fonts.googleapis.com/css?family=Libre+Baskerville" rel="stylesheet">
  </head>

  <body>
    <div id="container">
      <h1>Tutorial: 32-bit RISC-V and Embench-IoT</h1>
      <code>
	./configure --prefix=/home/carlton/riscv-tools --enable-multilib --enable-qemu-system --with-multilib-generator='rv32e-ilp32e--;rv32i-ilp32--;rv32im-ilp32--;rv32iac-ilp32--;rv32imac-ilp32--;rv32imafc-ilp32f--;rv32imafdc-ilp32d--;rv64i-lp64--;rv64ic-lp64--;rv64iac-lp64--;rv64imac-lp64--;rv64imafdc-lp64d--;rv64im-lp64--;'
      </code>
      <code>
	      ./build_all.py --arch riscv32 --chip generic --board ri5cyverilator --cc $RISCV/bin/riscv64-unknown-elf-gcc --ld $RISCV/bin/riscv64-unknown-elf-ld --cflags="-c -O2 -ffunction-sections -march=rv32imac -mabi=ilp32" --ldflags="-gc-sections --architecture=rv32imac -melf32lriscv -Lm" --user-libs="/home/carlton/riscv-tools/riscv64-unknown-elf/lib/rv32imac/ilp32/libm.a"
      </code>
	    Busybox
      <code>CROSS_COMPILE=/home/carlton/riscv-tools/bin/riscv64-unknown-linux-gnu- CC="/home/carlton/riscv-tools/bin/riscv64-unknown-linux-gnu-gcc -march=rv32imac_zicsr_zifencei -mabi=ilp32" make -j6</code>
  
	Linux <code>menuconfig</code>, make sure non-portable target with 32-bit RV is enabled


    </div>
  </body>
</html>
