git clone --depth 1 --no-tags https://github.com/molly5617/ncue-verilog11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735895076
git clone --depth 1 --no-tags https://github.com/Sidshah29/Zybo-Pipeline-CPU-Verilog-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736716795
git clone --depth 1 --no-tags https://github.com/Mustafasohail7/DLD_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736706701
git clone --depth 1 --no-tags https://github.com/yuchengliu0519/2023-Fall-NTU-Soc-Design-Laboratory-Lab_SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736680551
git clone --depth 1 --no-tags https://github.com/PhuocTai03/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736855477
git clone --depth 1 --no-tags https://github.com/Zharasbek/and_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738129475
git clone --depth 1 --no-tags https://github.com/john-1109/SoC-Lab-WLOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732890406
git clone --depth 1 --no-tags https://github.com/Pritham13/ADLD_assignment_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736735221
git clone --depth 1 --no-tags https://github.com/Awaumikoubou/wakasagiviewer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738496195
git clone --depth 1 --no-tags https://github.com/UmarJavaid56/Project-3---Memory-Chips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738498615
git clone --depth 1 --no-tags https://github.com/daiwuzhenhan/Dinasour.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738340432
git clone --depth 1 --no-tags https://github.com/omardoesart/PIC-8259.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738234587
git clone --depth 1 --no-tags https://github.com/TranNguyenAnhKhoa/Square-root-algorithm-structeral-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738862591
git clone --depth 1 --no-tags https://github.com/rfzjk9/Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739435496
git clone --depth 1 --no-tags https://github.com/StewartChicken/Digital-Logic-ECEN-2350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739131994
git clone --depth 1 --no-tags https://github.com/Quiibbz/HDLBits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735151068
git clone --depth 1 --no-tags https://github.com/noyaboy/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736269069
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/old_tb_sensor_emu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732525682
git clone --depth 1 --no-tags https://github.com/rishabh4749/Four_Bit_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737463530
git clone --depth 1 --no-tags https://github.com/rishabh4749/Decade_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737468871
git clone --depth 1 --no-tags https://github.com/SonalSinha237/Binary_Squaring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738627954
git clone --depth 1 --no-tags https://github.com/rjacobs1969/TTT8BG_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739040248
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/ARTY_A7_I2C_MPU-6050.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737762901
git clone --depth 1 --no-tags https://github.com/Entwinedime/AXI4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736709776
git clone --depth 1 --no-tags https://github.com/armangokalp/Digital-Combination-Lock-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735970096
git clone --depth 1 --no-tags https://github.com/FrankOu2001/y86_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738339655
git clone --depth 1 --no-tags https://github.com/embedded-explorer/RTL2GDS-Flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734370102
git clone --depth 1 --no-tags https://github.com/fangfang0930/GR20230909PCB_MingDeCode_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736527551
git clone --depth 1 --no-tags https://github.com/s095339/SOC_wlos_opt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732592002
git clone --depth 1 --no-tags https://github.com/jarthomas/EEE120-Digital-Design-Fundementals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737409482
git clone --depth 1 --no-tags https://github.com/Patrick-Lew/LabOfMIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738462162
git clone --depth 1 --no-tags https://github.com/shubhamghorpade88/100-Days-of-RTL-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739282858
git clone --depth 1 --no-tags https://github.com/Noha-A-Kh/8259-PIC-Verilog-CA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735586417
git clone --depth 1 --no-tags https://github.com/Andyyyy64/SCCP2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738430659
git clone --depth 1 --no-tags https://github.com/varunposimsetty/N_Bit_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738847064
git clone --depth 1 --no-tags https://github.com/Lanxas1018/Lab_sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739211284
git clone --depth 1 --no-tags https://github.com/TomerBitton/UART-8-bit-transmitter-and-receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739356191
git clone --depth 1 --no-tags https://github.com/dlugano32/r4054-LUGANO-DAMIAN-GABRIEL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739022640
git clone --depth 1 --no-tags https://github.com/Squirrel7ang/BUAA-CO-2023-Aut.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737277964
git clone --depth 1 --no-tags https://github.com/qnigma/qnigma-nam-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739139031
git clone --depth 1 --no-tags https://github.com/AlaaTaha32/AMBA-AHB-2-APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732850487
git clone --depth 1 --no-tags https://github.com/elkw/EECS_251A-ASIC_Project-RISC-V-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732805205
git clone --depth 1 --no-tags https://github.com/PloeckiPhil/EIS_001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732797934
git clone --depth 1 --no-tags https://github.com/tim21525/SOC-lab_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732595193
git clone --depth 1 --no-tags https://github.com/HashimotoKoichi/OpenMPW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732748131
git clone --depth 1 --no-tags https://github.com/PDrookie/digital_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733051284
git clone --depth 1 --no-tags https://github.com/Manish0120/Washing-Machine-Controller-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733764503
git clone --depth 1 --no-tags https://github.com/andyfremont/riscV32biot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734202121
git clone --depth 1 --no-tags https://github.com/GuiYago2015/processador8bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734562385
git clone --depth 1 --no-tags https://github.com/Northeus/LearnVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733850253
git clone --depth 1 --no-tags https://github.com/aydendauenhauer/moore-state-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734987954
git clone --depth 1 --no-tags https://github.com/zhangfeiww/FPGA_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735449247
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/Fulladder_Halfadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734655393
git clone --depth 1 --no-tags https://github.com/AlexHoferW23/W23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732935336
git clone --depth 1 --no-tags https://github.com/SelimAbdelwahab/DE1-SoC_Connect_Four.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735760846
git clone --depth 1 --no-tags https://github.com/HarishMarepalli/CMPE-200-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736054585
git clone --depth 1 --no-tags https://github.com/Prime-KEM/Pseudomersenne_reduce_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736266477
git clone --depth 1 --no-tags https://github.com/iahks/VLSI_System_Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736417335
git clone --depth 1 --no-tags https://github.com/kyojiawaki/compRTL.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735004817
git clone --depth 1 --no-tags https://github.com/lyt105u/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736564770
git clone --depth 1 --no-tags https://github.com/Elijah-Ye/RISC-V_Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736723694
git clone --depth 1 --no-tags https://github.com/navnoorsingh0309/LED_Chasing_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736766424
git clone --depth 1 --no-tags https://github.com/xfwduke/verilog-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737725598
git clone --depth 1 --no-tags https://github.com/Kalclavia/ARMv8-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737193199
git clone --depth 1 --no-tags https://github.com/AntR22/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737198462
git clone --depth 1 --no-tags https://github.com/vicharak-in/vaaman-ahb-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735909877
git clone --depth 1 --no-tags https://github.com/garrettknuf/WS2812B-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734872960
git clone --depth 1 --no-tags https://github.com/kyjiang24/iclab2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738143730
git clone --depth 1 --no-tags https://github.com/omardoesart/PIC8259.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737579949
git clone --depth 1 --no-tags https://github.com/zevv/yosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739538771
git clone --depth 1 --no-tags https://github.com/gabrielzinCoelho/Verilog_Sudoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732721379
git clone --depth 1 --no-tags https://github.com/PloeckiPhil/EIS_002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733931442
git clone --depth 1 --no-tags https://github.com/ThomasHadner/EntwurfIntegrierterSchaltungen_Hadner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732939562
git clone --depth 1 --no-tags https://github.com/WavJaby/1121_NCKU_IntroDigitalSystemFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736427606
git clone --depth 1 --no-tags https://github.com/yuyu0830/FPGA_Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738536948
git clone --depth 1 --no-tags https://github.com/sdakul19/ECSE_318_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739397019
git clone --depth 1 --no-tags https://github.com/matiasilva/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736063966
git clone --depth 1 --no-tags https://github.com/vitlukhi1011/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737569986
git clone --depth 1 --no-tags https://github.com/Nikhil-Vishnoi/Bayse3-Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732567837
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt05-FIRFILTER_NEW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733577214
git clone --depth 1 --no-tags https://github.com/CCCBruce/soc_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733697490
git clone --depth 1 --no-tags https://github.com/ericmaclean/BRAM-Music-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733234038
git clone --depth 1 --no-tags https://github.com/JacoboJin/Grow-RV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734215620
git clone --depth 1 --no-tags https://github.com/ASOKAN-MAXVY/8-bit-addr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736131274
git clone --depth 1 --no-tags https://github.com/DgTanDat/Verilog-image-processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735931319
git clone --depth 1 --no-tags https://github.com/A-MilkyCat/DClab_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733029133
git clone --depth 1 --no-tags https://github.com/celiikerenn/FB-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736761098
git clone --depth 1 --no-tags https://github.com/Sameersinghere/mavencourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736610142
git clone --depth 1 --no-tags https://github.com/utkarshad21/Ring-Johnson-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736945320
git clone --depth 1 --no-tags https://github.com/Kalclavia/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737088794
git clone --depth 1 --no-tags https://github.com/Tony-TTran/verilog_vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737150823
git clone --depth 1 --no-tags https://github.com/awmiller/test_analog1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734384053
git clone --depth 1 --no-tags https://github.com/tvarna10/3201-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734467207
git clone --depth 1 --no-tags https://github.com/RicardoMayoral/MIPS-PPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734528318
