
#debug cores

set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/D[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/D[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/D[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/D[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/D[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/D[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/D[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/D[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D[0]}]

set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/address_next[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u2_ram/block_do[0]_0[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u3_uart/delay_read_reg_reg__0[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u3_uart/delay_read_reg_reg__0[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u3_uart/delay_read_reg_reg__0[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u3_uart/delay_read_reg_reg__0[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u3_uart/delay_read_reg_reg__0[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u3_uart/delay_read_reg_reg__0[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u3_uart/delay_read_reg_reg__0[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u3_uart/delay_read_reg_reg__0[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u3_uart/delay_read_reg_reg__0[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/D[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/u1_cpu/u1_pc_next/Q[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/data_out[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/data_out[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/data_out[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/data_out[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/data_out[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/data_out[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/data_out[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_0/u1_plasma/data_out[0]}]



set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/block_do[0]_0[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg__0[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg__0[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg__0[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg__0[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg__0[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg__0[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg__0[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg__0[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg__0[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[0]}]
set_property MARK_DEBUG true [get_nets design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/uart_read]
set_property MARK_DEBUG true [get_nets design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/uart_write]
