[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7541       tick       3516528       1546995       1495329       3516528 
      2   7541       tick       5324801       2444054       2420978       5324801 
      3   7541       tick       5302559       2434373       2418110       5302559 
      4   7541       tick       5283409       2427644       2405871       5283409 
      5   7541       tick       5317211       2441018       2421022       5317211 
      6   7541       tick       5310295       2436639       2420333       5310295 
      7   7541       tick       5301129       2434255       2418343       5301129 
      8   7541       tick       5316923       2441020       2417334       5316923 
      9   7541       tick       5306628       2437985       2419532       5306628 
     10   7541       tick       5306871       2435831       2417281       5306871 
     11   7541       tick       5299664       2434562       2417158       5299664 
     12   7541       tick       5307559       2438650       2420810       5307559 
     13   7541       tick       5307185       2437898       2421635       5307185 
     14   7541       tick       5299672       2433664       2411380       5299672 
     15   7541       tick       5306763       2438248       2413415       5306763 
     16   7541       tick       5308982       2437597       2406102       5308982 
     17   7541       tick       5296217       2433488       2402799       5296217 
     18   7541       tick       5305720       2435781       2409220       5305720 
     19   7541       exit       4611353       2118551       2101394       4611353 
