// Seed: 2993911215
program module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = !id_1;
  always_latch id_5 = #1 id_1;
  always id_6 = id_3;
  supply1 id_7;
  assign id_1 = id_2 && id_7;
  module_0();
  logic [7:0] id_8;
  if (id_8) begin
    wire id_9;
  end else begin
    assign id_3 = id_7;
  end
  assign id_8[1] = 1;
  wire id_10;
  assign id_8[1|1] = id_7;
endmodule
