#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11b3af0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1182320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1189a90 .functor NOT 1, L_0x11df5c0, C4<0>, C4<0>, C4<0>;
L_0x11df3a0 .functor XOR 2, L_0x11df260, L_0x11df300, C4<00>, C4<00>;
L_0x11df4b0 .functor XOR 2, L_0x11df3a0, L_0x11df410, C4<00>, C4<00>;
v0x11dbdf0_0 .net *"_ivl_10", 1 0, L_0x11df410;  1 drivers
v0x11dbef0_0 .net *"_ivl_12", 1 0, L_0x11df4b0;  1 drivers
v0x11dbfd0_0 .net *"_ivl_2", 1 0, L_0x11df1c0;  1 drivers
v0x11dc090_0 .net *"_ivl_4", 1 0, L_0x11df260;  1 drivers
v0x11dc170_0 .net *"_ivl_6", 1 0, L_0x11df300;  1 drivers
v0x11dc2a0_0 .net *"_ivl_8", 1 0, L_0x11df3a0;  1 drivers
v0x11dc380_0 .net "a", 0 0, v0x11d9e90_0;  1 drivers
v0x11dc420_0 .net "b", 0 0, v0x11d9f30_0;  1 drivers
v0x11dc4c0_0 .net "c", 0 0, v0x11d9fd0_0;  1 drivers
v0x11dc560_0 .var "clk", 0 0;
v0x11dc600_0 .net "d", 0 0, v0x11da110_0;  1 drivers
v0x11dc6a0_0 .net "out_pos_dut", 0 0, L_0x11df030;  1 drivers
v0x11dc740_0 .net "out_pos_ref", 0 0, L_0x11ddd80;  1 drivers
v0x11dc7e0_0 .net "out_sop_dut", 0 0, L_0x11de530;  1 drivers
v0x11dc880_0 .net "out_sop_ref", 0 0, L_0x11b5000;  1 drivers
v0x11dc920_0 .var/2u "stats1", 223 0;
v0x11dc9c0_0 .var/2u "strobe", 0 0;
v0x11dcb70_0 .net "tb_match", 0 0, L_0x11df5c0;  1 drivers
v0x11dcc40_0 .net "tb_mismatch", 0 0, L_0x1189a90;  1 drivers
v0x11dcce0_0 .net "wavedrom_enable", 0 0, v0x11da3e0_0;  1 drivers
v0x11dcdb0_0 .net "wavedrom_title", 511 0, v0x11da480_0;  1 drivers
L_0x11df1c0 .concat [ 1 1 0 0], L_0x11ddd80, L_0x11b5000;
L_0x11df260 .concat [ 1 1 0 0], L_0x11ddd80, L_0x11b5000;
L_0x11df300 .concat [ 1 1 0 0], L_0x11df030, L_0x11de530;
L_0x11df410 .concat [ 1 1 0 0], L_0x11ddd80, L_0x11b5000;
L_0x11df5c0 .cmp/eeq 2, L_0x11df1c0, L_0x11df4b0;
S_0x11867c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1182320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1189e70 .functor AND 1, v0x11d9fd0_0, v0x11da110_0, C4<1>, C4<1>;
L_0x118a250 .functor NOT 1, v0x11d9e90_0, C4<0>, C4<0>, C4<0>;
L_0x118a630 .functor NOT 1, v0x11d9f30_0, C4<0>, C4<0>, C4<0>;
L_0x118a8b0 .functor AND 1, L_0x118a250, L_0x118a630, C4<1>, C4<1>;
L_0x11a1ab0 .functor AND 1, L_0x118a8b0, v0x11d9fd0_0, C4<1>, C4<1>;
L_0x11b5000 .functor OR 1, L_0x1189e70, L_0x11a1ab0, C4<0>, C4<0>;
L_0x11dd200 .functor NOT 1, v0x11d9f30_0, C4<0>, C4<0>, C4<0>;
L_0x11dd270 .functor OR 1, L_0x11dd200, v0x11da110_0, C4<0>, C4<0>;
L_0x11dd380 .functor AND 1, v0x11d9fd0_0, L_0x11dd270, C4<1>, C4<1>;
L_0x11dd440 .functor NOT 1, v0x11d9e90_0, C4<0>, C4<0>, C4<0>;
L_0x11dd510 .functor OR 1, L_0x11dd440, v0x11d9f30_0, C4<0>, C4<0>;
L_0x11dd580 .functor AND 1, L_0x11dd380, L_0x11dd510, C4<1>, C4<1>;
L_0x11dd700 .functor NOT 1, v0x11d9f30_0, C4<0>, C4<0>, C4<0>;
L_0x11dd770 .functor OR 1, L_0x11dd700, v0x11da110_0, C4<0>, C4<0>;
L_0x11dd690 .functor AND 1, v0x11d9fd0_0, L_0x11dd770, C4<1>, C4<1>;
L_0x11dd900 .functor NOT 1, v0x11d9e90_0, C4<0>, C4<0>, C4<0>;
L_0x11dda00 .functor OR 1, L_0x11dd900, v0x11da110_0, C4<0>, C4<0>;
L_0x11ddac0 .functor AND 1, L_0x11dd690, L_0x11dda00, C4<1>, C4<1>;
L_0x11ddc70 .functor XNOR 1, L_0x11dd580, L_0x11ddac0, C4<0>, C4<0>;
v0x11893c0_0 .net *"_ivl_0", 0 0, L_0x1189e70;  1 drivers
v0x11897c0_0 .net *"_ivl_12", 0 0, L_0x11dd200;  1 drivers
v0x1189ba0_0 .net *"_ivl_14", 0 0, L_0x11dd270;  1 drivers
v0x1189f80_0 .net *"_ivl_16", 0 0, L_0x11dd380;  1 drivers
v0x118a360_0 .net *"_ivl_18", 0 0, L_0x11dd440;  1 drivers
v0x118a740_0 .net *"_ivl_2", 0 0, L_0x118a250;  1 drivers
v0x118a9c0_0 .net *"_ivl_20", 0 0, L_0x11dd510;  1 drivers
v0x11d8400_0 .net *"_ivl_24", 0 0, L_0x11dd700;  1 drivers
v0x11d84e0_0 .net *"_ivl_26", 0 0, L_0x11dd770;  1 drivers
v0x11d85c0_0 .net *"_ivl_28", 0 0, L_0x11dd690;  1 drivers
v0x11d86a0_0 .net *"_ivl_30", 0 0, L_0x11dd900;  1 drivers
v0x11d8780_0 .net *"_ivl_32", 0 0, L_0x11dda00;  1 drivers
v0x11d8860_0 .net *"_ivl_36", 0 0, L_0x11ddc70;  1 drivers
L_0x7f75bb21d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11d8920_0 .net *"_ivl_38", 0 0, L_0x7f75bb21d018;  1 drivers
v0x11d8a00_0 .net *"_ivl_4", 0 0, L_0x118a630;  1 drivers
v0x11d8ae0_0 .net *"_ivl_6", 0 0, L_0x118a8b0;  1 drivers
v0x11d8bc0_0 .net *"_ivl_8", 0 0, L_0x11a1ab0;  1 drivers
v0x11d8ca0_0 .net "a", 0 0, v0x11d9e90_0;  alias, 1 drivers
v0x11d8d60_0 .net "b", 0 0, v0x11d9f30_0;  alias, 1 drivers
v0x11d8e20_0 .net "c", 0 0, v0x11d9fd0_0;  alias, 1 drivers
v0x11d8ee0_0 .net "d", 0 0, v0x11da110_0;  alias, 1 drivers
v0x11d8fa0_0 .net "out_pos", 0 0, L_0x11ddd80;  alias, 1 drivers
v0x11d9060_0 .net "out_sop", 0 0, L_0x11b5000;  alias, 1 drivers
v0x11d9120_0 .net "pos0", 0 0, L_0x11dd580;  1 drivers
v0x11d91e0_0 .net "pos1", 0 0, L_0x11ddac0;  1 drivers
L_0x11ddd80 .functor MUXZ 1, L_0x7f75bb21d018, L_0x11dd580, L_0x11ddc70, C4<>;
S_0x11d9360 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1182320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x11d9e90_0 .var "a", 0 0;
v0x11d9f30_0 .var "b", 0 0;
v0x11d9fd0_0 .var "c", 0 0;
v0x11da070_0 .net "clk", 0 0, v0x11dc560_0;  1 drivers
v0x11da110_0 .var "d", 0 0;
v0x11da200_0 .var/2u "fail", 0 0;
v0x11da2a0_0 .var/2u "fail1", 0 0;
v0x11da340_0 .net "tb_match", 0 0, L_0x11df5c0;  alias, 1 drivers
v0x11da3e0_0 .var "wavedrom_enable", 0 0;
v0x11da480_0 .var "wavedrom_title", 511 0;
E_0x1195370/0 .event negedge, v0x11da070_0;
E_0x1195370/1 .event posedge, v0x11da070_0;
E_0x1195370 .event/or E_0x1195370/0, E_0x1195370/1;
S_0x11d9690 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x11d9360;
 .timescale -12 -12;
v0x11d98d0_0 .var/2s "i", 31 0;
E_0x1195210 .event posedge, v0x11da070_0;
S_0x11d99d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x11d9360;
 .timescale -12 -12;
v0x11d9bd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x11d9cb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x11d9360;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x11da660 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1182320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11ddf30 .functor AND 1, v0x11d9fd0_0, v0x11da110_0, C4<1>, C4<1>;
L_0x11de1e0 .functor OR 1, v0x11d9e90_0, v0x11d9f30_0, C4<0>, C4<0>;
L_0x11de470 .functor AND 1, L_0x11de380, v0x11d9fd0_0, C4<1>, C4<1>;
L_0x11de530 .functor OR 1, L_0x11ddf30, L_0x11de470, C4<0>, C4<0>;
L_0x11de730 .functor OR 1, L_0x11de690, v0x11da110_0, C4<0>, C4<0>;
L_0x11de7f0 .functor AND 1, v0x11d9fd0_0, L_0x11de730, C4<1>, C4<1>;
L_0x11deaa0 .functor AND 1, L_0x11de8f0, v0x11d9f30_0, C4<1>, C4<1>;
L_0x11deb60 .functor OR 1, L_0x11de7f0, L_0x11deaa0, C4<0>, C4<0>;
L_0x11ded90 .functor OR 1, L_0x11decc0, v0x11da110_0, C4<0>, C4<0>;
L_0x11dee50 .functor AND 1, v0x11d9fd0_0, L_0x11ded90, C4<1>, C4<1>;
L_0x11def70 .functor XNOR 1, L_0x11deb60, L_0x11dee50, C4<0>, C4<0>;
v0x11da820_0 .net *"_ivl_11", 0 0, L_0x11de690;  1 drivers
v0x11da8e0_0 .net *"_ivl_12", 0 0, L_0x11de730;  1 drivers
v0x11da9c0_0 .net *"_ivl_14", 0 0, L_0x11de7f0;  1 drivers
v0x11daab0_0 .net *"_ivl_17", 0 0, L_0x11de8f0;  1 drivers
v0x11dab70_0 .net *"_ivl_18", 0 0, L_0x11deaa0;  1 drivers
v0x11daca0_0 .net *"_ivl_2", 0 0, L_0x11de1e0;  1 drivers
v0x11dad80_0 .net *"_ivl_23", 0 0, L_0x11decc0;  1 drivers
v0x11dae40_0 .net *"_ivl_24", 0 0, L_0x11ded90;  1 drivers
v0x11daf20_0 .net *"_ivl_28", 0 0, L_0x11def70;  1 drivers
L_0x7f75bb21d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11db070_0 .net *"_ivl_30", 0 0, L_0x7f75bb21d060;  1 drivers
v0x11db150_0 .net *"_ivl_5", 0 0, L_0x11de380;  1 drivers
v0x11db210_0 .net "a", 0 0, v0x11d9e90_0;  alias, 1 drivers
v0x11db2b0_0 .net "b", 0 0, v0x11d9f30_0;  alias, 1 drivers
v0x11db3a0_0 .net "c", 0 0, v0x11d9fd0_0;  alias, 1 drivers
v0x11db490_0 .net "d", 0 0, v0x11da110_0;  alias, 1 drivers
v0x11db580_0 .net "out_pos", 0 0, L_0x11df030;  alias, 1 drivers
v0x11db640_0 .net "out_sop", 0 0, L_0x11de530;  alias, 1 drivers
v0x11db810_0 .net "pos0", 0 0, L_0x11deb60;  1 drivers
v0x11db8d0_0 .net "pos1", 0 0, L_0x11dee50;  1 drivers
v0x11db990_0 .net "temp1", 0 0, L_0x11ddf30;  1 drivers
v0x11dba50_0 .net "temp2", 0 0, L_0x11de470;  1 drivers
L_0x11de380 .reduce/nor L_0x11de1e0;
L_0x11de690 .reduce/nor v0x11d9f30_0;
L_0x11de8f0 .reduce/nor v0x11d9e90_0;
L_0x11decc0 .reduce/nor v0x11d9e90_0;
L_0x11df030 .functor MUXZ 1, L_0x7f75bb21d060, L_0x11deb60, L_0x11def70, C4<>;
S_0x11dbbd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1182320;
 .timescale -12 -12;
E_0x117e9f0 .event anyedge, v0x11dc9c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11dc9c0_0;
    %nor/r;
    %assign/vec4 v0x11dc9c0_0, 0;
    %wait E_0x117e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x11d9360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11da200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11da2a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x11d9360;
T_4 ;
    %wait E_0x1195370;
    %load/vec4 v0x11da340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11da200_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11d9360;
T_5 ;
    %wait E_0x1195210;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %wait E_0x1195210;
    %load/vec4 v0x11da200_0;
    %store/vec4 v0x11da2a0_0, 0, 1;
    %fork t_1, S_0x11d9690;
    %jmp t_0;
    .scope S_0x11d9690;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11d98d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x11d98d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1195210;
    %load/vec4 v0x11d98d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11d98d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x11d98d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x11d9360;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1195370;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x11da110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11d9f30_0, 0;
    %assign/vec4 v0x11d9e90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x11da200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x11da2a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1182320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11dc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11dc9c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1182320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x11dc560_0;
    %inv;
    %store/vec4 v0x11dc560_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1182320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11da070_0, v0x11dcc40_0, v0x11dc380_0, v0x11dc420_0, v0x11dc4c0_0, v0x11dc600_0, v0x11dc880_0, v0x11dc7e0_0, v0x11dc740_0, v0x11dc6a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1182320;
T_9 ;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1182320;
T_10 ;
    %wait E_0x1195370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11dc920_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11dc920_0, 4, 32;
    %load/vec4 v0x11dcb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11dc920_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11dc920_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11dc920_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x11dc880_0;
    %load/vec4 v0x11dc880_0;
    %load/vec4 v0x11dc7e0_0;
    %xor;
    %load/vec4 v0x11dc880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11dc920_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11dc920_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x11dc740_0;
    %load/vec4 v0x11dc740_0;
    %load/vec4 v0x11dc6a0_0;
    %xor;
    %load/vec4 v0x11dc740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11dc920_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x11dc920_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11dc920_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/ece241_2013_q2/iter0/response0/top_module.sv";
