// Seed: 1992543030
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input wand  id_1,
    input tri0  id_2,
    input wire  id_3
);
  wire id_5;
  wand id_6;
  wire id_7;
  always @(posedge 1 - id_0) begin
    $display;
  end
  wire id_8;
  assign id_6 = 0;
  module_0(
      id_8, id_6, id_6, id_6, id_7, id_5
  );
  logic [7:0] id_9;
  specify
    (id_10 => id_11) = 1;
    if (1) (posedge id_12 => (id_13 +: 1)) = (~id_9[1 : 1], 1);
    (id_14 => id_15) = 1;
    (id_16 => id_17) = 1;
    (id_18 => id_19) = (1'b0 : 1 - id_17  : 1'b0, id_3  : 1  : {id_1, 1 | 1'b0});
    if (id_12 * (!id_6)) (negedge id_20 => (id_21 +: 1)) = (1, id_17);
    (id_22 => id_23) = 1;
  endspecify
endmodule
