# generated on Fri Oct 10 12:37:54 2025
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.106  |  0.038  | -0.106  | 20.207  |   N/A   |  0.333  |
|           TNS (ns):| -0.106  |  0.000  | -0.106  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |   N/A   |    0    |
|          All Paths:|  1087   |  1073   |   368   |    7    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 77.892%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------
