# TCL File Generated by Component Editor 13.0sp1
# Tue Nov 03 21:15:20 BRST 2020
# DO NOT MODIFY


# 
# lcd_controller "LCD Controller" v1.0
#  2020.11.03.21:15:20
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module lcd_controller
# 
set_module_property DESCRIPTION ""
set_module_property NAME lcd_controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "LCD Controller"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL lcd_ctrl_avalon
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file lcd_controller.vhd VHDL PATH ip/LCD/hdl/lcd_controller.vhd
add_fileset_file lcd_ctrl_avalon.vhd VHDL PATH ip/LCD/hdl/lcd_ctrl_avalon.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset_sink
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 chipselect chipselect Input 1
add_interface_port avalon_slave_0 readdata readdata Output 32
add_interface_port avalon_slave_0 write_en write Input 1
add_interface_port avalon_slave_0 read_en read Input 1
add_interface_port avalon_slave_0 writedata writedata Input 32
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst_n reset_n Input 1


# 
# connection point rs
# 
add_interface rs conduit end
set_interface_property rs associatedClock clock
set_interface_property rs associatedReset ""
set_interface_property rs ENABLED true
set_interface_property rs EXPORT_OF ""
set_interface_property rs PORT_NAME_MAP ""
set_interface_property rs SVD_ADDRESS_GROUP ""

add_interface_port rs rs_export export Output 1


# 
# connection point rw
# 
add_interface rw conduit end
set_interface_property rw associatedClock clock
set_interface_property rw associatedReset ""
set_interface_property rw ENABLED true
set_interface_property rw EXPORT_OF ""
set_interface_property rw PORT_NAME_MAP ""
set_interface_property rw SVD_ADDRESS_GROUP ""

add_interface_port rw rw_export export Output 1


# 
# connection point en
# 
add_interface en conduit end
set_interface_property en associatedClock clock
set_interface_property en associatedReset ""
set_interface_property en ENABLED true
set_interface_property en EXPORT_OF ""
set_interface_property en PORT_NAME_MAP ""
set_interface_property en SVD_ADDRESS_GROUP ""

add_interface_port en en_export export Output 1


# 
# connection point lcd_data
# 
add_interface lcd_data conduit end
set_interface_property lcd_data associatedClock clock
set_interface_property lcd_data associatedReset ""
set_interface_property lcd_data ENABLED true
set_interface_property lcd_data EXPORT_OF ""
set_interface_property lcd_data PORT_NAME_MAP ""
set_interface_property lcd_data SVD_ADDRESS_GROUP ""

add_interface_port lcd_data lcd_data_export export Output 8

