<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3946" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3946{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3946{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3946{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3946{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t5_3946{left:69px;bottom:712px;letter-spacing:-0.16px;word-spacing:-1.45px;}
#t6_3946{left:69px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t7_3946{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t8_3946{left:743px;bottom:671px;letter-spacing:-0.11px;word-spacing:-1.4px;}
#t9_3946{left:69px;bottom:654px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_3946{left:69px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3946{left:69px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tc_3946{left:69px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_3946{left:69px;bottom:545px;letter-spacing:0.13px;}
#te_3946{left:151px;bottom:545px;letter-spacing:0.16px;word-spacing:0.01px;}
#tf_3946{left:69px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_3946{left:69px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3946{left:544px;bottom:511px;}
#ti_3946{left:556px;bottom:504px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tj_3946{left:654px;bottom:504px;letter-spacing:-0.17px;word-spacing:-0.37px;}
#tk_3946{left:69px;bottom:487px;letter-spacing:-0.17px;word-spacing:-0.83px;}
#tl_3946{left:245px;bottom:487px;letter-spacing:-0.12px;word-spacing:-0.92px;}
#tm_3946{left:339px;bottom:487px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#tn_3946{left:729px;bottom:487px;letter-spacing:-0.13px;word-spacing:-0.91px;}
#to_3946{left:69px;bottom:470px;letter-spacing:-0.11px;}
#tp_3946{left:124px;bottom:470px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tq_3946{left:301px;bottom:470px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tr_3946{left:69px;bottom:446px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#ts_3946{left:69px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3946{left:253px;bottom:1054px;letter-spacing:0.13px;word-spacing:0.01px;}
#tu_3946{left:339px;bottom:1054px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tv_3946{left:77px;bottom:1034px;letter-spacing:-0.12px;word-spacing:0.09px;}
#tw_3946{left:176px;bottom:1034px;letter-spacing:-0.19px;}
#tx_3946{left:299px;bottom:1034px;letter-spacing:-0.13px;}
#ty_3946{left:77px;bottom:1011px;}
#tz_3946{left:176px;bottom:1011px;letter-spacing:-0.11px;}
#t10_3946{left:176px;bottom:995px;letter-spacing:-0.12px;}
#t11_3946{left:299px;bottom:1011px;letter-spacing:-0.11px;}
#t12_3946{left:299px;bottom:995px;letter-spacing:-0.11px;}
#t13_3946{left:299px;bottom:978px;letter-spacing:-0.11px;}
#t14_3946{left:77px;bottom:955px;}
#t15_3946{left:176px;bottom:955px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_3946{left:299px;bottom:955px;letter-spacing:-0.11px;}
#t17_3946{left:299px;bottom:938px;letter-spacing:-0.11px;}
#t18_3946{left:299px;bottom:921px;letter-spacing:-0.12px;}
#t19_3946{left:77px;bottom:898px;}
#t1a_3946{left:176px;bottom:898px;letter-spacing:-0.11px;}
#t1b_3946{left:299px;bottom:898px;letter-spacing:-0.1px;}
#t1c_3946{left:299px;bottom:881px;letter-spacing:-0.1px;}
#t1d_3946{left:299px;bottom:865px;letter-spacing:-0.12px;}
#t1e_3946{left:77px;bottom:842px;}
#t1f_3946{left:176px;bottom:842px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_3946{left:176px;bottom:825px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_3946{left:299px;bottom:842px;letter-spacing:-0.11px;}
#t1i_3946{left:299px;bottom:825px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_3946{left:77px;bottom:802px;}
#t1k_3946{left:176px;bottom:802px;letter-spacing:-0.11px;}
#t1l_3946{left:176px;bottom:785px;letter-spacing:-0.12px;}
#t1m_3946{left:299px;bottom:802px;letter-spacing:-0.1px;word-spacing:-0.66px;}
#t1n_3946{left:299px;bottom:785px;letter-spacing:-0.11px;}
#t1o_3946{left:299px;bottom:768px;letter-spacing:-0.11px;}
#t1p_3946{left:69px;bottom:133px;letter-spacing:-0.14px;}
#t1q_3946{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1r_3946{left:91px;bottom:116px;letter-spacing:-0.11px;}
#t1s_3946{left:201px;bottom:395px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1t_3946{left:287px;bottom:395px;letter-spacing:0.13px;}
#t1u_3946{left:78px;bottom:376px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1v_3946{left:177px;bottom:376px;letter-spacing:-0.17px;}
#t1w_3946{left:301px;bottom:376px;letter-spacing:-0.12px;}
#t1x_3946{left:78px;bottom:353px;}
#t1y_3946{left:177px;bottom:353px;letter-spacing:-0.12px;}
#t1z_3946{left:177px;bottom:336px;letter-spacing:-0.11px;}
#t20_3946{left:301px;bottom:353px;letter-spacing:-0.11px;}
#t21_3946{left:301px;bottom:336px;letter-spacing:-0.11px;}
#t22_3946{left:78px;bottom:313px;}
#t23_3946{left:177px;bottom:313px;letter-spacing:-0.12px;}
#t24_3946{left:301px;bottom:313px;letter-spacing:-0.12px;word-spacing:-0.62px;}
#t25_3946{left:301px;bottom:296px;letter-spacing:-0.13px;}
#t26_3946{left:301px;bottom:279px;letter-spacing:-0.11px;}
#t27_3946{left:78px;bottom:257px;}
#t28_3946{left:177px;bottom:257px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t29_3946{left:301px;bottom:257px;letter-spacing:-0.12px;}
#t2a_3946{left:78px;bottom:234px;}
#t2b_3946{left:177px;bottom:234px;letter-spacing:-0.12px;}
#t2c_3946{left:301px;bottom:234px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_3946{left:78px;bottom:211px;letter-spacing:-0.21px;}
#t2e_3946{left:177px;bottom:211px;letter-spacing:-0.13px;}
#t2f_3946{left:301px;bottom:211px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2g_3946{left:78px;bottom:188px;letter-spacing:-0.21px;}
#t2h_3946{left:177px;bottom:188px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2i_3946{left:301px;bottom:188px;letter-spacing:-0.12px;}

.s1_3946{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3946{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3946{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3946{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3946{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3946{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3946{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3946{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3946{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3946" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3946Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3946" style="-webkit-user-select: none;"><object width="935" height="1210" data="3946/3946.svg" type="image/svg+xml" id="pdf3946" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3946" class="t s1_3946">25-10 </span><span id="t2_3946" class="t s1_3946">Vol. 3C </span>
<span id="t3_3946" class="t s2_3946">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3946" class="t s3_3946">All other bits in this field are reserved, some to 0 and some to 1. Software should consult the VMX capability MSRs </span>
<span id="t5_3946" class="t s3_3946">IA32_VMX_PINBASED_CTLS and IA32_VMX_TRUE_PINBASED_CTLS (see Appendix A.3.1) to determine how to set </span>
<span id="t6_3946" class="t s3_3946">reserved bits. Failure to set reserved bits properly causes subsequent VM entries to fail (see Section 27.2.1.1). </span>
<span id="t7_3946" class="t s3_3946">The first processors to support the virtual-machine extensions supported only the 1-settings of bits </span><span id="t8_3946" class="t s3_3946">1, 2, and 4. The </span>
<span id="t9_3946" class="t s3_3946">VMX capability MSR IA32_VMX_PINBASED_CTLS will always report that these bits must be 1. Logical processors </span>
<span id="ta_3946" class="t s3_3946">that support the 0-settings of any of these bits will support the VMX capability MSR IA32_VMX_TRUE_PIN- </span>
<span id="tb_3946" class="t s3_3946">BASED_CTLS MSR, and software should consult this MSR to discover support for the 0-settings of these bits. Soft- </span>
<span id="tc_3946" class="t s3_3946">ware that is not aware of the functionality of any one of these bits should set that bit to 1. </span>
<span id="td_3946" class="t s4_3946">25.6.2 </span><span id="te_3946" class="t s4_3946">Processor-Based VM-Execution Controls </span>
<span id="tf_3946" class="t s3_3946">The processor-based VM-execution controls constitute three vectors that govern the handling of synchronous </span>
<span id="tg_3946" class="t s3_3946">events, mainly those caused by the execution of specific instructions. </span>
<span id="th_3946" class="t s5_3946">1 </span>
<span id="ti_3946" class="t s3_3946">These are the </span><span id="tj_3946" class="t s6_3946">primary processor-based </span>
<span id="tk_3946" class="t s6_3946">VM-execution controls </span><span id="tl_3946" class="t s3_3946">(32 bits), the </span><span id="tm_3946" class="t s6_3946">secondary processor-based VM-execution controls </span><span id="tn_3946" class="t s3_3946">(32 bits), and the </span>
<span id="to_3946" class="t s3_3946">tertiary </span><span id="tp_3946" class="t s6_3946">VM-execution controls </span><span id="tq_3946" class="t s3_3946">(64 bits). </span>
<span id="tr_3946" class="t s3_3946">Table 25-6 lists the primary processor-based VM-execution controls. See Chapter 26 for more details of how these </span>
<span id="ts_3946" class="t s3_3946">controls affect processor behavior in VMX non-root operation. </span>
<span id="tt_3946" class="t s7_3946">Table 25-5. </span><span id="tu_3946" class="t s7_3946">Definitions of Pin-Based VM-Execution Controls </span>
<span id="tv_3946" class="t s8_3946">Bit Position(s) </span><span id="tw_3946" class="t s8_3946">Name </span><span id="tx_3946" class="t s8_3946">Description </span>
<span id="ty_3946" class="t s9_3946">0 </span><span id="tz_3946" class="t s9_3946">External-interrupt </span>
<span id="t10_3946" class="t s9_3946">exiting </span>
<span id="t11_3946" class="t s9_3946">If this control is 1, external interrupts cause VM exits. Otherwise, they are delivered normally </span>
<span id="t12_3946" class="t s9_3946">through the guest interrupt-descriptor table (IDT). If this control is 1, the value of RFLAGS.IF </span>
<span id="t13_3946" class="t s9_3946">does not affect interrupt blocking. </span>
<span id="t14_3946" class="t s9_3946">3 </span><span id="t15_3946" class="t s9_3946">NMI exiting </span><span id="t16_3946" class="t s9_3946">If this control is 1, non-maskable interrupts (NMIs) cause VM exits. Otherwise, they are </span>
<span id="t17_3946" class="t s9_3946">delivered normally using descriptor 2 of the IDT. This control also determines interactions </span>
<span id="t18_3946" class="t s9_3946">between IRET and blocking by NMI (see Section 26.3). </span>
<span id="t19_3946" class="t s9_3946">5 </span><span id="t1a_3946" class="t s9_3946">Virtual NMIs </span><span id="t1b_3946" class="t s9_3946">If this control is 1, NMIs are never blocked and the “blocking by NMI” bit (bit 3) in the </span>
<span id="t1c_3946" class="t s9_3946">interruptibility-state field indicates “virtual-NMI blocking” (see Table 25-3). This control also </span>
<span id="t1d_3946" class="t s9_3946">interacts with the “NMI-window exiting” VM-execution control (see Section 25.6.2). </span>
<span id="t1e_3946" class="t s9_3946">6 </span><span id="t1f_3946" class="t s9_3946">Activate VMX- </span>
<span id="t1g_3946" class="t s9_3946">preemption timer </span>
<span id="t1h_3946" class="t s9_3946">If this control is 1, the VMX-preemption timer counts down in VMX non-root operation; see </span>
<span id="t1i_3946" class="t s9_3946">Section 26.5.1. A VM exit occurs when the timer counts down to zero; see Section 26.2. </span>
<span id="t1j_3946" class="t s9_3946">7 </span><span id="t1k_3946" class="t s9_3946">Process posted </span>
<span id="t1l_3946" class="t s9_3946">interrupts </span>
<span id="t1m_3946" class="t s9_3946">If this control is 1, the processor treats interrupts with the posted-interrupt notification vector </span>
<span id="t1n_3946" class="t s9_3946">(see Section 25.6.8) specially, updating the virtual-APIC page with posted-interrupt requests </span>
<span id="t1o_3946" class="t s9_3946">(see Section 30.6). </span>
<span id="t1p_3946" class="t s9_3946">1. </span><span id="t1q_3946" class="t s9_3946">Some instructions cause VM exits regardless of the settings of the processor-based VM-execution controls (see Section 26.1.2), as </span>
<span id="t1r_3946" class="t s9_3946">do task switches (see Section 26.2). </span>
<span id="t1s_3946" class="t s7_3946">Table 25-6. </span><span id="t1t_3946" class="t s7_3946">Definitions of Primary Processor-Based VM-Execution Controls </span>
<span id="t1u_3946" class="t s8_3946">Bit Position(s) </span><span id="t1v_3946" class="t s8_3946">Name </span><span id="t1w_3946" class="t s8_3946">Description </span>
<span id="t1x_3946" class="t s9_3946">2 </span><span id="t1y_3946" class="t s9_3946">Interrupt-window </span>
<span id="t1z_3946" class="t s9_3946">exiting </span>
<span id="t20_3946" class="t s9_3946">If this control is 1, a VM exit occurs at the beginning of any instruction if RFLAGS.IF = 1 and </span>
<span id="t21_3946" class="t s9_3946">there are no other blocking of interrupts (see Section 25.4.2). </span>
<span id="t22_3946" class="t s9_3946">3 </span><span id="t23_3946" class="t s9_3946">Use TSC offsetting </span><span id="t24_3946" class="t s9_3946">This control determines whether executions of RDTSC, executions of RDTSCP, and executions </span>
<span id="t25_3946" class="t s9_3946">of RDMSR that read from the IA32_TIME_STAMP_COUNTER MSR return a value modified by </span>
<span id="t26_3946" class="t s9_3946">the TSC offset field (see Section 25.6.5 and Section 26.3). </span>
<span id="t27_3946" class="t s9_3946">7 </span><span id="t28_3946" class="t s9_3946">HLT exiting </span><span id="t29_3946" class="t s9_3946">This control determines whether executions of HLT cause VM exits. </span>
<span id="t2a_3946" class="t s9_3946">9 </span><span id="t2b_3946" class="t s9_3946">INVLPG exiting </span><span id="t2c_3946" class="t s9_3946">This determines whether executions of INVLPG cause VM exits. </span>
<span id="t2d_3946" class="t s9_3946">10 </span><span id="t2e_3946" class="t s9_3946">MWAIT exiting </span><span id="t2f_3946" class="t s9_3946">This control determines whether executions of MWAIT cause VM exits. </span>
<span id="t2g_3946" class="t s9_3946">11 </span><span id="t2h_3946" class="t s9_3946">RDPMC exiting </span><span id="t2i_3946" class="t s9_3946">This control determines whether executions of RDPMC cause VM exits. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
