# Universal Shift Register (Logisim)

## ðŸ”¹ Project Overview
This project implements a **Universal Shift Register** in Logisim.  
A universal shift register is a versatile digital circuit that can perform **multiple operations** on stored data depending on the control inputs.

## ðŸ”¹ Features
The register supports the following operations:
1. **Hold** â†’ Maintain the current data  
2. **Shift Left** â†’ Move all bits one position left, input enters from the right  
3. **Shift Right** â†’ Move all bits one position right, input enters from the left  
4. **Parallel Load** â†’ Load external data directly into the register  

## ðŸ”¹ Design Details
- Built using **D Flip-Flops** as storage elements  
- **Multiplexers** control data input based on the mode select lines  
- Control signals determine the operation:  
  - `00` â†’ Hold  
  - `01` â†’ Shift Right  
  - `10` â†’ Shift Left  
  - `11` â†’ Parallel Load  
- Fully synchronous, clock-driven design  

## ðŸ”¹ Applications
- Temporary data storage  
- Serial-to-parallel and parallel-to-serial conversion  
- Data manipulation in CPUs and digital systems  
- Basis for designing more complex registers and memory units  

## ðŸ”¹ Files in this Project
- `Universal_Register.circ` â†’ Logisim project file  
- `README.md` â†’ Project description (this file)  
- `universal_register.png` â†’ Circuit diagram (if added)  

---
