# Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model main
.inputs b1 b2 b3 b4
.outputs disp(0) disp(1) disp(2) disp(3) power(0) power(1) power(2) power(3) power(4) power(5)
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_DAT=b1_LUT2_I1.XAB I_EN=$true I_PAD_$inp=b1 O_EN=$false
.cname $iopadmap$main.b1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=b2_LUT3_I1.XSL I_EN=$true I_PAD_$inp=b2 O_EN=$false
.cname $iopadmap$main.b2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=b3_LUT2_I1.XAB I_EN=$true I_PAD_$inp=b3 O_EN=$false
.cname $iopadmap$main.b3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=b4_LUT2_I1.XAB I_EN=$true I_PAD_$inp=b4 O_EN=$false
.cname $iopadmap$main.b4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$disp(0) O_EN=$true O_PAD_$out=disp(0)
.cname $iopadmap$main.disp
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$disp(1) O_EN=$true O_PAD_$out=disp(1)
.cname $iopadmap$main.disp_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$disp(2) O_EN=$true O_PAD_$out=disp(2)
.cname $iopadmap$main.disp_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$disp(3) O_EN=$true O_PAD_$out=disp(3)
.cname $iopadmap$main.disp_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$power(0) O_EN=$true O_PAD_$out=power(0)
.cname $iopadmap$main.power
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$power(1) O_EN=$true O_PAD_$out=power(1)
.cname $iopadmap$main.power_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$power(2) O_EN=$true O_PAD_$out=power(2)
.cname $iopadmap$main.power_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$power(3) O_EN=$true O_PAD_$out=power(3)
.cname $iopadmap$main.power_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$power(4) O_EN=$true O_PAD_$out=power(4)
.cname $iopadmap$main.power_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$power(5) O_EN=$true O_PAD_$out=power(5)
.cname $iopadmap$main.power_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=aclk_dff_Q_D QEN=$true QRT=$false QST=$false QZ=aclk
.cname aclk_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=pulse_active_dff_Q_D_LUT2_O.XAB XAB=b2_LUT3_I1_O_LUT2_I0.XAB XB1=pulse_active_dff_Q_D_LUT2_O.XAB XB2=$false XSL=aclk_dff_Q_D_LUT3_O_I1 XZ=aclk_dff_Q_D
.cname aclk_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$true XSL=power_dff_Q_D(5) XZ=aclk_dff_Q_D_LUT3_O_I1
.cname aclk_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XSL XB1=$false XB2=$false XSL=pulse_active XZ=b2_LUT3_I1_O_LUT2_I0.XAB
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1 XB1=$true XB2=$true XSL=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XSL XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(15)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=pulse_remain(15) XA2=pulse_remain(15) XAB=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1 XB1=pulse_remain(15) XB2=$false XSL=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XSL XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XSL XB1=$true XB2=$false XSL=pulse_remain(13) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(13)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XSL XB1=$true XB2=$false XSL=pulse_remain(11) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(11)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XSL XB1=$true XB2=$false XSL=pulse_remain(9) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(9)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XSL XA2=$false XAB=pulse_remain(9) XB1=$false XB2=$false XSL=pulse_remain(10) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XSL
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XSL XB1=$true XB2=$false XSL=pulse_remain(8) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(8)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1 XB1=$true XB2=$false XSL=pulse_remain(7) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(7)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XSL XA2=$false XAB=pulse_remain(5) XB1=$false XB2=$false XSL=pulse_remain(6) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XSL XB1=$true XB2=$false XSL=pulse_remain(5) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(5)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0 XA2=$false XAB=pulse_remain(3) XB1=$false XB2=$false XSL=pulse_remain(4) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XSL
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0 XB1=$true XB2=$false XSL=pulse_remain(3) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(3)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=pulse_remain(0) XB1=$false XB2=$true XSL=pulse_remain(1) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(1)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XSL XA2=$false XAB=pulse_remain(11) XB1=$false XB2=$false XSL=pulse_remain(12) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XSL
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=pulse_remain(14) XA2=pulse_remain(14) XAB=pulse_remain(13) XB1=pulse_remain(14) XB2=pulse_remain(14) XSL=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XSL XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(14)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=pulse_remain(12) XA2=pulse_remain(12) XAB=pulse_remain(11) XB1=pulse_remain(12) XB2=pulse_remain(12) XSL=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XSL XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(12)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=pulse_remain(10) XA2=pulse_remain(10) XAB=pulse_remain(9) XB1=pulse_remain(10) XB2=pulse_remain(10) XSL=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XSL XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(10)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=pulse_remain(6) XA2=pulse_remain(6) XAB=pulse_remain(5) XB1=pulse_remain(6) XB2=pulse_remain(6) XSL=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XSL XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(6)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=pulse_remain(4) XA2=pulse_remain(4) XAB=pulse_remain(3) XB1=pulse_remain(4) XB2=pulse_remain(4) XSL=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0 XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(4)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=pulse_remain(2) XA2=pulse_remain(2) XAB=pulse_remain(0) XB1=pulse_remain(2) XB2=pulse_remain(2) XSL=pulse_remain(1) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(2)
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XAB XB1=$false XB2=$true XSL=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XSL XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XSL
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=pulse_remain(8) XB1=$false XB2=$false XSL=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XSL XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XSL
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1 XB1=$false XB2=$true XSL=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0 XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XSL
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=pulse_remain(2) XA2=$false XAB=pulse_remain(0) XB1=$false XB2=$false XSL=pulse_remain(1) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1 XB1=$false XB2=$true XSL=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0 XZ=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XAB
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0 XA2=$false XAB=pulse_remain(8) XB1=$false XB2=$false XSL=pulse_remain(9) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=pulse_remain(10) XB1=$false XB2=$false XSL=pulse_remain(15) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=pulse_remain(11) XB1=$false XB2=$false XSL=pulse_remain(12) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=pulse_remain(13) XB1=$false XB2=$false XSL=pulse_remain(14) XZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0
.cname aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b1_LUT2_I1.XAB XB1=$false XB2=$false XSL=b1_prev XZ=paused_dffe_Q_EN
.cname b1_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b1_LUT2_I1.XAB QEN=$true QRT=$false QST=$false QZ=b1_prev
.cname b1_prev_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=pulse_active XA2=pulse_active XAB=b2_prev XB1=$false XB2=pulse_active XSL=b2_LUT3_I1.XSL XZ=b2_LUT3_I1_O_LUT2_I0.XSL
.cname b2_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=b2_LUT3_I1_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=b2_LUT3_I1_O_LUT2_I0.XSL XZ=b2_LUT3_I1_O_LUT2_I0_O
.cname b2_LUT3_I1_O_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b2_LUT3_I1.XSL QEN=$true QRT=$false QST=$false QZ=b2_prev
.cname b2_prev_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b3_LUT2_I1.XAB XB1=$false XB2=$false XSL=b3_prev XZ=b3_LUT2_I1_O_LUT3_I0_5.XB2
.cname b3_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b4_LUT2_I1_O XB1=$true XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_5.XB2 XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB
.cname b3_LUT2_I1_O_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=b3_LUT2_I1_O_LUT3_I0_5.XB2 XAB=pulse_remain(11) XB1=b3_LUT2_I1_O_LUT3_I0_5.XB2 XB2=b3_LUT2_I1_O_LUT3_I0_5.XB2 XSL=b4_LUT2_I1_O XZ=b3_LUT2_I1_O_LUT3_I0_O
.cname b3_LUT2_I1_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=b3_LUT2_I1_O_LUT3_I0_5.XB2 XAB=pulse_remain(10) XB1=b3_LUT2_I1_O_LUT3_I0_5.XB2 XB2=b3_LUT2_I1_O_LUT3_I0_5.XB2 XSL=b4_LUT2_I1_O XZ=b3_LUT2_I1_O_LUT3_I0_1_O
.cname b3_LUT2_I1_O_LUT3_I0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_1_O XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(10) XB2=pulse_remain(10) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XSL
.cname b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XSL XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(10)
.cname b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=b3_LUT2_I1_O_LUT3_I0_5.XB2 XAB=pulse_remain(9) XB1=b3_LUT2_I1_O_LUT3_I0_5.XB2 XB2=b3_LUT2_I1_O_LUT3_I0_5.XB2 XSL=b4_LUT2_I1_O XZ=b3_LUT2_I1_O_LUT3_I0_2_O
.cname b3_LUT2_I1_O_LUT3_I0_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_2_O XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(9) XB2=pulse_remain(9) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XSL
.cname b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XSL XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(9)
.cname b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_5.XB2 XA2=$false XAB=b4_LUT2_I1_O XB1=b3_LUT2_I1_O_LUT3_I0_5.XB2 XB2=b3_LUT2_I1_O_LUT3_I0_5.XB2 XSL=pulse_remain(5) XZ=b3_LUT2_I1_O_LUT3_I0_3_O
.cname b3_LUT2_I1_O_LUT3_I0_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_3_O XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(5) XB2=pulse_remain(5) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XSL
.cname b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XSL XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(5)
.cname b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_5.XB2 XA2=$false XAB=b4_LUT2_I1_O XB1=b3_LUT2_I1_O_LUT3_I0_5.XB2 XB2=b3_LUT2_I1_O_LUT3_I0_5.XB2 XSL=pulse_remain(3) XZ=b3_LUT2_I1_O_LUT3_I0_4_O
.cname b3_LUT2_I1_O_LUT3_I0_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_4_O XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(3) XB2=pulse_remain(3) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XSL
.cname b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XSL XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(3)
.cname b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_5.XB2 XA2=$false XAB=b4_LUT2_I1_O XB1=b3_LUT2_I1_O_LUT3_I0_5.XB2 XB2=b3_LUT2_I1_O_LUT3_I0_5.XB2 XSL=pulse_remain(2) XZ=b3_LUT2_I1_O_LUT3_I0_5_O
.cname b3_LUT2_I1_O_LUT3_I0_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_5_O XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(2) XB2=pulse_remain(2) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XSL
.cname b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XSL XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(2)
.cname b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(11) XB2=pulse_remain(11) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XSL
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XSL XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(11)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0 XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(15)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0 XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(14)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(14) XB2=pulse_remain(14) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=$false XSL=pulse_remain(14) XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0 XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(13)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(13) XB2=pulse_remain(13) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=$false XSL=pulse_remain(13) XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0 XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(12)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(12) XB2=pulse_remain(12) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=$false XSL=pulse_remain(12) XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0 XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(8)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(8) XB2=pulse_remain(8) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=$false XSL=pulse_remain(8) XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0 XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(7)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(7) XB2=pulse_remain(7) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=$false XSL=pulse_remain(7) XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0 XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(6)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(6) XB2=pulse_remain(6) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=$false XSL=pulse_remain(6) XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0 XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(4)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(4) XB2=pulse_remain(4) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB XB1=$true XB2=$true XSL=pulse_remain(4) XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0 XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(1)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(1) XB2=pulse_remain(1) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=$false XSL=pulse_remain(1) XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1 XB1=$false XB2=$true XSL=pulse_active_dff_Q_D_LUT2_O.XAB XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(0)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A XA2=$true XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(0) XB2=pulse_remain(0) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=$false XSL=pulse_remain(0) XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=pulse_remain(0) FZ=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(0)
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A XA2=$false XAB=pulse_active XB1=aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(15) XB2=pulse_remain(15) XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=$false XSL=pulse_remain(15) XZ=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A
.cname b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1.XAB QEN=$true QRT=$false QST=$false QZ=b3_prev
.cname b3_prev_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=b4_LUT2_I1.XAB XB1=$false XB2=$false XSL=b4_prev XZ=b4_LUT2_I1_O
.cname b4_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b4_LUT2_I1.XAB QEN=$true QRT=$false QST=$false QZ=b4_prev
.cname b4_prev_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=disp_dff_Q_D(3) QEN=$true QRT=$false QST=$false QZ=$iopadmap$disp(3)
.cname disp_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=disp_dff_Q_D(2) QEN=$true QRT=$false QST=$false QZ=$iopadmap$disp(2)
.cname disp_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=disp_dff_Q_D(1) QEN=$true QRT=$false QST=$false QZ=$iopadmap$disp(1)
.cname disp_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=disp_dff_Q_D(0) QEN=$true QRT=$false QST=$false QZ=$iopadmap$disp(0)
.cname disp_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XSL
.cname mainclock.a_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XAB
.cname mainclock.a_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.a_dff_Q_D_LUT3_O_I2 XB1=$true XB2=$false XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XAB XZ=mainclock.a_dff_Q_1_D
.cname mainclock.a_dff_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL
.cname mainclock.a_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XA2=$false XAB=mainclock.a_dff_Q_2_D_LUT3_O_I2 XB1=$false XB2=$false XSL=mainclock.a_dff_Q_D_LUT3_O_I2 XZ=mainclock.a_dff_Q_2_D
.cname mainclock.a_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL XA2=$false XAB=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XSL XB1=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL XB2=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL XSL=mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 XZ=mainclock.a_dff_Q_2_D_LUT3_O_I2
.cname mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB
.cname mainclock.a_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB XA2=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB XAB=mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL XB1=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB XB2=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB XSL=mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XSL XZ=mainclock.a_dff_Q_3_D
.cname mainclock.a_dff_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL XB1=$false XB2=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB XSL=mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XSL XZ=mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1
.cname mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XSL XAB=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 XB1=$false XB2=$false XSL=mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 XZ=mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XSL
.cname mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.b_dff_Q_D_LUT3_O.XSL XB1=$false XB2=$false XSL=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 XZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XSL
.cname mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mainclock.a_dff_Q_D_LUT3_O_I0 XA2=mainclock.a_dff_Q_D_LUT3_O_I0 XAB=mainclock.a_dff_Q_D_LUT3_O_I2 XB1=mainclock.a_dff_Q_D_LUT3_O_I0 XB2=$false XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XAB XZ=mainclock.a_dff_Q_D
.cname mainclock.a_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$false XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XSL XZ=mainclock.a_dff_Q_D_LUT3_O_I0
.cname mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL XZ=mainclock.a_dff_Q_D_LUT3_O_I2
.cname mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1
.cname mainclock.b_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.b_dff_Q_D_LUT3_O.XSL
.cname mainclock.b_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.b_dff_Q_D_LUT3_O.XSL XA2=mainclock.b_dff_Q_D_LUT3_O.XSL XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XB1=$false XB2=$false XSL=mainclock.b_dff_Q_D_LUT3_O_I2 XZ=mainclock.b_dff_Q_1_D
.cname mainclock.b_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2
.cname mainclock.b_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.b_dff_Q_2_D_LUT2_O_I1 XB1=$false XB2=$true XSL=mainclock.b_dff_Q_2_D_LUT2_O_I0 XZ=mainclock.b_dff_Q_2_D
.cname mainclock.b_dff_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 XA2=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 XAB=mainclock.b_dff_Q_3_D_LUT3_O_I1 XB1=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 XB2=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 XSL=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL XZ=mainclock.b_dff_Q_2_D_LUT2_O_I0
.cname mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XA2=$false XAB=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 XB1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XB2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XSL=mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 XZ=mainclock.b_dff_Q_2_D_LUT2_O_I1
.cname mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL
.cname mainclock.b_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL XB1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XB2=$false XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1 XZ=mainclock.b_dff_Q_3_D
.cname mainclock.b_dff_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.c_dff_Q_D_LUT2_O.XAB XB1=$false XB2=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XSL XSL=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB XZ=mainclock.b_dff_Q_3_D_LUT3_O_I1
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.c_dff_Q_2_D_LUT3_O.XSL XB1=$false XB2=$false XSL=mainclock.c_dff_Q_3_D_LUT3_O.XA2 XZ=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XSL
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 XAB=mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 XB1=$false XB2=$false XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XSL XZ=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XSL
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TAB XB1=$false XB2=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0 XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XSL XZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_I0
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0 XA2=$false XAB=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XSL XZ=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL XZ=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB XB1=$false XB2=$true XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TAB XZ=mainclock.c_dff_Q_D_LUT2_O.XAB
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XSL XAB=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB2 XB1=$false XB2=$false XSL=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1 XZ=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TAB
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XSL XZ=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TAB BB1=$false BB2=$false BSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB CZ=mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL TA1=$false TA2=$false TAB=mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TAB TB1=$false TB2=mainclock.c_dff_Q_3_D_LUT3_O.XA2 TBS=mainclock.c_dff_Q_2_D_LUT3_O.XSL TSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.c_dff_Q_D_LUT2_O.XSL XB1=$false XB2=$false XSL=mainclock.c_dff_Q_2_D_LUT3_O.XAB XZ=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB
.cname mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mainclock.b_dff_Q_D_LUT3_O_I0 XA2=mainclock.b_dff_Q_D_LUT3_O_I0 XAB=mainclock.b_dff_Q_D_LUT3_O_I2 XB1=mainclock.b_dff_Q_D_LUT3_O_I0 XB2=$false XSL=mainclock.b_dff_Q_D_LUT3_O.XSL XZ=mainclock.b_dff_Q_D
.cname mainclock.b_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 XA2=mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 XAB=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 XB1=mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 XB2=$false XSL=mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL XZ=mainclock.b_dff_Q_D_LUT3_O_I0
.cname mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL XB1=$false XB2=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 XSL=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 XZ=mainclock.b_dff_Q_D_LUT3_O_I2
.cname mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB XB1=$false XB2=$true XSL=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL XZ=mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1
.cname mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_D_LUT2_O.XSL
.cname mainclock.c_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_2_D_LUT3_O.XAB
.cname mainclock.c_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.c_dff_Q_1_D_LUT3_O_I0 XAB=mainclock.c_dff_Q_2_D_LUT3_O.XAB XB1=mainclock.c_dff_Q_1_D_LUT3_O_I0 XB2=mainclock.c_dff_Q_1_D_LUT3_O_I0 XSL=mainclock.c_dff_Q_2_D_LUT3_O_I0 XZ=mainclock.c_dff_Q_1_D
.cname mainclock.c_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XB1=$false XB2=$false XSL=mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL XZ=mainclock.c_dff_Q_1_D_LUT3_O_I0
.cname mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_2_D_LUT3_O.XSL
.cname mainclock.c_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.c_dff_Q_2_D_LUT3_O_I0 XA2=mainclock.c_dff_Q_2_D_LUT3_O_I0 XAB=mainclock.c_dff_Q_2_D_LUT3_O.XAB XB1=$false XB2=mainclock.c_dff_Q_2_D_LUT3_O_I0 XSL=mainclock.c_dff_Q_2_D_LUT3_O.XSL XZ=mainclock.c_dff_Q_2_D
.cname mainclock.c_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.c_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=mainclock.c_dff_Q_3_D_LUT3_O.XA2 XZ=mainclock.c_dff_Q_2_D_LUT3_O_I0
.cname mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.c_dff_Q_3_D_LUT3_O.XA2
.cname mainclock.c_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.c_dff_Q_3_D_LUT3_O.XA2 XA2=mainclock.c_dff_Q_3_D_LUT3_O.XA2 XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XB1=$false XB2=$false XSL=mainclock.c_dff_Q_D_LUT2_O.XAB XZ=mainclock.c_dff_Q_3_D
.cname mainclock.c_dff_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.c_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$false XSL=mainclock.c_dff_Q_D_LUT2_O.XSL XZ=mainclock.c_dff_Q_D
.cname mainclock.c_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XSL
.cname mainclock.d_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL
.cname mainclock.d_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL XA2=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL XAB=mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB XB1=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL XB2=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL XSL=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB2 XZ=mainclock.d_dff_Q_1_D
.cname mainclock.d_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB2
.cname mainclock.d_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB XA2=mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB XAB=mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XSL XB1=$false XB2=mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB XSL=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB2 XZ=mainclock.d_dff_Q_2_D
.cname mainclock.d_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XSL
.cname mainclock.d_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XSL XA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XSL XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XB1=$false XB2=$false XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB XZ=mainclock.d_dff_Q_3_D
.cname mainclock.d_dff_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XAB=mainclock.d_dff_Q_D_LUT3_O_I2 XB1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XB2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O XSL=mainclock.d_dff_Q_D_LUT3_O_I1 XZ=mainclock.d_dff_Q_D
.cname mainclock.d_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB2 XSL=mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL XZ=mainclock.d_dff_Q_D_LUT3_O_I1
.cname mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XSL XZ=mainclock.d_dff_Q_D_LUT3_O_I2
.cname mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.e_dff_Q_D_LUT2_O.XSL
.cname mainclock.e_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XSL
.cname mainclock.e_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XSL XB1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB XB2=$false XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XAB XZ=mainclock.e_dff_Q_1_D
.cname mainclock.e_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XAB
.cname mainclock.e_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB XA2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XSL XB1=$false XB2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XAB XZ=mainclock.e_dff_Q_2_D
.cname mainclock.e_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB XB1=$false XB2=$true XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TAB XZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XAB
.cname mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XSL XZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TAB
.cname mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TAB BB1=$false BB2=$false BSL=mainclock.e_dff_Q_D_LUT2_O_I1 CZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB TA1=$false TA2=$false TAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TAB TB1=$false TB2=mainclock.e_dff_Q_3_D_LUT2_O.XSL TBS=mainclock.e_dff_Q_D_LUT2_O.XSL TSL=mainclock.e_dff_Q_D_LUT2_O_I1
.cname mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB XB1=$false XB2=$true XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XSL XZ=mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB
.cname mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XAB XB1=$false XB2=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_I0 XSL=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XSL XZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O
.cname mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.e_dff_Q_D_LUT2_O_I1 XB1=$false XB2=$true XSL=mainclock.e_dff_Q_3_D_LUT2_O.XSL XZ=mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB
.cname mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.e_dff_Q_3_D_LUT2_O.XSL
.cname mainclock.e_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.e_dff_Q_D_LUT2_O_I1 XB1=$true XB2=$false XSL=mainclock.e_dff_Q_3_D_LUT2_O.XSL XZ=mainclock.e_dff_Q_3_D
.cname mainclock.e_dff_Q_3_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.e_dff_Q_D_LUT2_O_I1 XB1=$false XB2=$false XSL=mainclock.e_dff_Q_D_LUT2_O.XSL XZ=mainclock.e_dff_Q_D
.cname mainclock.e_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0 XZ=mainclock.e_dff_Q_D_LUT2_O_I1
.cname mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mainclock.f_dff_Q_D_LUT3_O.XSL XAB=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 XB1=$false XB2=$false XSL=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XZ=mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0
.cname mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.f_dff_Q_D_LUT3_O.XSL
.cname mainclock.f_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB
.cname mainclock.f_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XA2=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XAB=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XB1=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XB2=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XSL=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 XZ=mainclock.f_dff_Q_1_D
.cname mainclock.f_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2
.cname mainclock.f_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XA2=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XAB=mainclock.f_dff_Q_D_LUT3_O.XSL XB1=$false XB2=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XSL=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 XZ=mainclock.f_dff_Q_2_D
.cname mainclock.f_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL
.cname mainclock.f_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL FZ=mainclock.f_dff_Q_3_D
.cname mainclock.f_dff_Q_3_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=mainclock.f_dff_Q_D_LUT3_O_I0 XA2=$false XAB=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XB1=mainclock.f_dff_Q_D_LUT3_O_I0 XB2=mainclock.f_dff_Q_D_LUT3_O_I0 XSL=mainclock.f_dff_Q_D_LUT3_O.XSL XZ=mainclock.f_dff_Q_D
.cname mainclock.f_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 XSL=mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL XZ=mainclock.f_dff_Q_D_LUT3_O_I0
.cname mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_D QEN=$true QRT=$false QST=$false QZ=h1(3)
.cname mainclock.h1_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=h1(2)
.cname mainclock.h1_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=h1(1)
.cname mainclock.h1_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.b_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=h1(0)
.cname mainclock.h1_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_D QEN=$true QRT=$false QST=$false QZ=h2(3)
.cname mainclock.h2_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=h2(2)
.cname mainclock.h2_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=h2(1)
.cname mainclock.h2_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.a_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=h2(0)
.cname mainclock.h2_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_D QEN=$true QRT=$false QST=$false QZ=m1(3)
.cname mainclock.m1_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=m1(2)
.cname mainclock.m1_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=m1(1)
.cname mainclock.m1_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.d_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=m1(0)
.cname mainclock.m1_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_D QEN=$true QRT=$false QST=$false QZ=m2(3)
.cname mainclock.m2_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=m2(2)
.cname mainclock.m2_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=m2(1)
.cname mainclock.m2_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.c_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=m2(0)
.cname mainclock.m2_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.s1(3)
.cname mainclock.s1_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.s1(2)
.cname mainclock.s1_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.s1(1)
.cname mainclock.s1_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.f_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.s1(0)
.cname mainclock.s1_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=h2(3) BA2=h2(3) BAB=mainclock.s1_mux8x0_A_S1 BB1=h1(3) BB2=m2(3) BSL=mainclock.s1_mux8x0_A_S0 CZ=disp_dff_Q_D(3) TA1=mainclock.s1(3) TA2=$false TAB=mainclock.s1_mux8x0_A_S1 TB1=m1(3) TB2=mainclock.s2(3) TBS=mainclock.s1_mux8x0_A_S2 TSL=mainclock.s1_mux8x0_A_S0
.cname mainclock.s1_mux8x0_A.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=h2(2) BA2=h2(2) BAB=mainclock.s1_mux8x0_A_S1 BB1=h1(2) BB2=m2(2) BSL=mainclock.s1_mux8x0_A_S0 CZ=disp_dff_Q_D(2) TA1=mainclock.s1(2) TA2=$false TAB=mainclock.s1_mux8x0_A_S1 TB1=m1(2) TB2=mainclock.s2(2) TBS=mainclock.s1_mux8x0_A_S2 TSL=mainclock.s1_mux8x0_A_S0
.cname mainclock.s1_mux8x0_A_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=h2(1) BA2=h2(1) BAB=mainclock.s1_mux8x0_A_S1 BB1=h1(1) BB2=m2(1) BSL=mainclock.s1_mux8x0_A_S0 CZ=disp_dff_Q_D(1) TA1=mainclock.s1(1) TA2=$false TAB=mainclock.s1_mux8x0_A_S1 TB1=m1(1) TB2=mainclock.s2(1) TBS=mainclock.s1_mux8x0_A_S2 TSL=mainclock.s1_mux8x0_A_S0
.cname mainclock.s1_mux8x0_A_2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=h2(0) BA2=h2(0) BAB=mainclock.s1_mux8x0_A_S1 BB1=h1(0) BB2=m2(0) BSL=mainclock.s1_mux8x0_A_S0 CZ=disp_dff_Q_D(0) TA1=mainclock.s1(0) TA2=$false TAB=mainclock.s1_mux8x0_A_S1 TB1=m1(0) TB2=mainclock.s2(0) TBS=mainclock.s1_mux8x0_A_S2 TSL=mainclock.s1_mux8x0_A_S0
.cname mainclock.s1_mux8x0_A_3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=power_dff_Q_D_LUT3_O_5.XSL XA2=power_dff_Q_D_LUT3_O_5.XSL XAB=power_dff_Q_D_LUT3_O_5.XAB XB1=power_dff_Q_D_LUT3_O_5.XSL XB2=$false XSL=power_dff_Q_D_LUT3_O_5.XA1 XZ=mainclock.s1_mux8x0_A_S0
.cname mainclock.s1_mux8x0_A_S0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=power_dff_Q_D_LUT3_O_5.XAB XA2=power_dff_Q_D_LUT3_O_5.XAB XAB=power_dff_Q_D_LUT3_O_5.XSL XB1=power_dff_Q_D_LUT3_O_5.XAB XB2=power_dff_Q_D_LUT3_O_5.XAB XSL=power_dff_Q_D_LUT3_O_5.XA1 XZ=mainclock.s1_mux8x0_A_S1
.cname mainclock.s1_mux8x0_A_S1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=power_dff_Q_D_LUT3_O_5.XA1 XAB=power_dff_Q_D_LUT3_O_5.XSL XB1=power_dff_Q_D_LUT3_O_5.XA1 XB2=power_dff_Q_D_LUT3_O_5.XA1 XSL=power_dff_Q_D_LUT3_O_5.XAB XZ=mainclock.s1_mux8x0_A_S2
.cname mainclock.s1_mux8x0_A_S2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_D QEN=$true QRT=$false QST=$false QZ=mainclock.s2(3)
.cname mainclock.s2_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=mainclock.s2(2)
.cname mainclock.s2_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=mainclock.s2(1)
.cname mainclock.s2_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=aclk QD=mainclock.e_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=mainclock.s2(0)
.cname mainclock.s2_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(22) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
.cname mux_counter_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(21) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2
.cname mux_counter_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(12) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2
.cname mux_counter_dff_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(11) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL
.cname mux_counter_dff_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(10) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB
.cname mux_counter_dff_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(9) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL
.cname mux_counter_dff_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(8) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL
.cname mux_counter_dff_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(7) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL
.cname mux_counter_dff_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(6) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL
.cname mux_counter_dff_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(5) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB
.cname mux_counter_dff_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(4) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB
.cname mux_counter_dff_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(3) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TSL
.cname mux_counter_dff_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(20) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL
.cname mux_counter_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(2) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
.cname mux_counter_dff_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(1) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL
.cname mux_counter_dff_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(0) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB
.cname mux_counter_dff_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(19) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL
.cname mux_counter_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(18) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB
.cname mux_counter_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(17) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB
.cname mux_counter_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(16) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname mux_counter_dff_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(15) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname mux_counter_dff_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(14) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname mux_counter_dff_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(13) QEN=$true QRT=$false QST=$false QZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
.cname mux_counter_dff_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_D(2) QEN=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB QRT=$false QST=$false QZ=power_dff_Q_D_LUT3_O_5.XAB
.cname mux_index_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_D(1) QEN=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB QRT=$false QST=$false QZ=power_dff_Q_D_LUT3_O_5.XA1
.cname mux_index_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mux_index_dffe_Q_D(0) QEN=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB QRT=$false QST=$false QZ=power_dff_Q_D_LUT3_O_5.XSL
.cname mux_index_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=power_dff_Q_D_LUT3_O_5.XSL FZ=mux_index_dffe_Q_D(0)
.cname mux_index_dffe_Q_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=power_dff_Q_D_LUT3_O_5.XSL XAB=power_dff_Q_D_LUT3_O_5.XA1 XB1=power_dff_Q_D_LUT3_O_5.XSL XB2=power_dff_Q_D_LUT3_O_5.XSL XSL=power_dff_Q_D_LUT3_O_5.XAB XZ=mux_index_dffe_Q_D(2)
.cname mux_index_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=power_dff_Q_D_LUT3_O_5.XSL XA2=power_dff_Q_D_LUT3_O_5.XSL XAB=power_dff_Q_D_LUT3_O_5.XAB XB1=$false XB2=power_dff_Q_D_LUT3_O_5.XSL XSL=power_dff_Q_D_LUT3_O_5.XA1 XZ=mux_index_dffe_Q_D(1)
.cname mux_index_dffe_Q_D_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I2 XB1=$false XB2=mux_index_dffe_Q_EN_LUT3_O_I0 XSL=mux_index_dffe_Q_EN_LUT3_O_I1 XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB
.cname mux_index_dffe_Q_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TSL XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL XZ=mux_index_dffe_Q_EN_LUT3_O_I0
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TBS XB1=$false XB2=$true XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XAB
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XAB XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1 XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(11)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL XA2=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XB1=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TBS XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL XB1=$true XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0 XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(19)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1_I1 XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(16)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XAB XB1=$true XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(8)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XAB
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XAB XB1=$true XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(5)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1 XB1=$false XB2=$true XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XAB
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1 XB1=$true XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TSL XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(3)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XSL=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0 XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(2)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XAB=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XSL=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$true XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(1)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(0)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O XB1=$false XB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TBS XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(20)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O XB1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(18)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(17)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(15)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XA2=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TBS XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(10)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL XA2=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XAB XB1=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL XB2=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL XSL=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(9)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TBS XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(7)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL BB1=$false BB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL BSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL CZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TBS TA1=$false TA2=$false TAB=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL TB1=$false TB2=$false TBS=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TBS TSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB BB1=$false BB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL BSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB CZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB TB1=$false TB2=$false TBS=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1 TSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1 XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(6)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XAB XB1=$false XB2=$true XSL=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1 XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(4)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL BB1=$false BB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 BSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TSL CZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1 TA1=$false TA2=$false TAB=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL TB1=$false TB2=$false TBS=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB TSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TSL
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB BB1=$false BB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB BSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL CZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TBS TA1=$false TA2=$false TAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB TB1=$false TB2=$false TBS=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O TSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB BA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB BAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL BB1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB BB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB BSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 CZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(22) TA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB TA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB TAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL TB1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB TB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB TBS=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TBS TSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 BA2=$false BAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL BB1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 BB2=$false BSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB CZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(21) TA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 TA2=$false TAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL TB1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 TB2=$false TBS=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TBS TSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XAB XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(12)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XAB XB1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB XB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(13)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB BB1=$false BB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 BSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB CZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TBS TA1=$false TA2=$false TAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB TB1=$false TB2=$false TBS=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TBS TSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TBS XB1=$false XB2=$true XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XSL
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XB1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1_I1
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XAB=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TBS XZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(14)
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL BB1=$false BB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL BSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB CZ=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O TA1=$false TA2=$false TAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL TB1=$false TB2=$false TBS=mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TBS TSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0 XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I1
.cname mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0
.cname mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0 XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 XZ=mux_index_dffe_Q_EN_LUT3_O_I2
.cname mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0
.cname mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1
.cname mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2
.cname mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 XZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2
.cname mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0
.cname mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0
.cname mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 XAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 XZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1
.cname mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB XB1=$false XB2=$true XSL=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL XZ=mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1
.cname mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=paused_dffe_Q_D QEN=paused_dffe_Q_EN QRT=$false QST=$false QZ=pulse_active_dff_Q_D_LUT2_O.XAB
.cname paused_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=pulse_active_dff_Q_D_LUT2_O.XAB FZ=paused_dffe_Q_D
.cname paused_dffe_Q_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=power_dff_Q_D(5) QEN=$true QRT=$false QST=$false QZ=$iopadmap$power(5)
.cname power_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=power_dff_Q_D(4) QEN=$true QRT=$false QST=$false QZ=$iopadmap$power(4)
.cname power_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=power_dff_Q_D(3) QEN=$true QRT=$false QST=$false QZ=$iopadmap$power(3)
.cname power_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=power_dff_Q_D(2) QEN=$true QRT=$false QST=$false QZ=$iopadmap$power(2)
.cname power_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=power_dff_Q_D(1) QEN=$true QRT=$false QST=$false QZ=$iopadmap$power(1)
.cname power_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=power_dff_Q_D(0) QEN=$true QRT=$false QST=$false QZ=$iopadmap$power(0)
.cname power_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=power_dff_Q_D_LUT3_O_5.XAB XAB=power_dff_Q_D_LUT3_O_5.XA1 XB1=$false XB2=$false XSL=power_dff_Q_D_LUT3_O_5.XSL XZ=power_dff_Q_D(5)
.cname power_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=power_dff_Q_D_LUT3_O_5.XAB XA2=$false XAB=power_dff_Q_D_LUT3_O_5.XSL XB1=$false XB2=$false XSL=power_dff_Q_D_LUT3_O_5.XA1 XZ=power_dff_Q_D(4)
.cname power_dff_Q_D_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=power_dff_Q_D_LUT3_O_5.XA1 XAB=power_dff_Q_D_LUT3_O_5.XAB XB1=$false XB2=$false XSL=power_dff_Q_D_LUT3_O_5.XSL XZ=power_dff_Q_D(3)
.cname power_dff_Q_D_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=power_dff_Q_D_LUT3_O_5.XA1 XA2=$false XAB=power_dff_Q_D_LUT3_O_5.XAB XB1=$false XB2=$false XSL=power_dff_Q_D_LUT3_O_5.XSL XZ=power_dff_Q_D(2)
.cname power_dff_Q_D_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=power_dff_Q_D_LUT3_O_5.XSL XA2=$false XAB=power_dff_Q_D_LUT3_O_5.XAB XB1=$false XB2=$false XSL=power_dff_Q_D_LUT3_O_5.XA1 XZ=power_dff_Q_D(1)
.cname power_dff_Q_D_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=power_dff_Q_D_LUT3_O_5.XA1 XA2=$false XAB=power_dff_Q_D_LUT3_O_5.XAB XB1=$false XB2=$false XSL=power_dff_Q_D_LUT3_O_5.XSL XZ=power_dff_Q_D(0)
.cname power_dff_Q_D_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=pulse_active_dff_Q_D QEN=$true QRT=$false QST=$false QZ=pulse_active
.cname pulse_active_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=pulse_active_dff_Q_D_LUT2_O_I0 XZ=pulse_active_dff_Q_D
.cname pulse_active_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB XA2=$true XAB=pulse_active XB1=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C XB2=$true XSL=b2_LUT3_I1_O_LUT2_I0_O XZ=pulse_active_dff_Q_D_LUT2_O_I0
.cname pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XAB XB1=$false XB2=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0 XSL=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1 XZ=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C
.cname pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=pulse_remain(0) XA2=$false XAB=pulse_remain(1) XB1=$false XB2=$false XSL=pulse_remain(2) XZ=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0
.cname pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0 XA2=$false XAB=pulse_remain(3) XB1=$false XB2=$false XSL=pulse_remain(4) XZ=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1
.cname pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=pulse_remain(7) XA2=$false XAB=pulse_remain(5) XB1=$false XB2=$false XSL=pulse_remain(6) XZ=pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0
.cname pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(15) QEN=$true QRT=$false QST=$false QZ=pulse_remain(15)
.cname pulse_remain_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(14) QEN=$true QRT=$false QST=$false QZ=pulse_remain(14)
.cname pulse_remain_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(5) QEN=$true QRT=$false QST=$false QZ=pulse_remain(5)
.cname pulse_remain_dff_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(4) QEN=$true QRT=$false QST=$false QZ=pulse_remain(4)
.cname pulse_remain_dff_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(3) QEN=$true QRT=$false QST=$false QZ=pulse_remain(3)
.cname pulse_remain_dff_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(2) QEN=$true QRT=$false QST=$false QZ=pulse_remain(2)
.cname pulse_remain_dff_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(1) QEN=$true QRT=$false QST=$false QZ=pulse_remain(1)
.cname pulse_remain_dff_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(0) QEN=$true QRT=$false QST=$false QZ=pulse_remain(0)
.cname pulse_remain_dff_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(13) QEN=$true QRT=$false QST=$false QZ=pulse_remain(13)
.cname pulse_remain_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(12) QEN=$true QRT=$false QST=$false QZ=pulse_remain(12)
.cname pulse_remain_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(11) QEN=$true QRT=$false QST=$false QZ=pulse_remain(11)
.cname pulse_remain_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(10) QEN=$true QRT=$false QST=$false QZ=pulse_remain(10)
.cname pulse_remain_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(9) QEN=$true QRT=$false QST=$false QZ=pulse_remain(9)
.cname pulse_remain_dff_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(8) QEN=$true QRT=$false QST=$false QZ=pulse_remain(8)
.cname pulse_remain_dff_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(7) QEN=$true QRT=$false QST=$false QZ=pulse_remain(7)
.cname pulse_remain_dff_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(6) QEN=$true QRT=$false QST=$false QZ=pulse_remain(6)
.cname pulse_remain_dff_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt ASSP Device_ID[0]=$false Device_ID[1]=$false Device_ID[2]=$false Device_ID[3]=$false Device_ID[4]=$false Device_ID[5]=$false Device_ID[6]=$false Device_ID[7]=$false Device_ID[8]=$false Device_ID[9]=$false Device_ID[10]=$false Device_ID[11]=$false Device_ID[12]=$false Device_ID[13]=$false Device_ID[14]=$false Device_ID[15]=$false FB_Busy=$false FB_Int_Clr[0]=$false FB_Int_Clr[1]=$false FB_Int_Clr[2]=$false FB_Int_Clr[3]=$false FB_Int_Clr[4]=$false FB_Int_Clr[5]=$false FB_Int_Clr[6]=$false FB_Int_Clr[7]=$false FB_PKfbData[0]=$false FB_PKfbData[1]=$false FB_PKfbData[2]=$false FB_PKfbData[3]=$false FB_PKfbData[4]=$false FB_PKfbData[5]=$false FB_PKfbData[6]=$false FB_PKfbData[7]=$false FB_PKfbData[8]=$false FB_PKfbData[9]=$false FB_PKfbData[10]=$false FB_PKfbData[11]=$false FB_PKfbData[12]=$false FB_PKfbData[13]=$false FB_PKfbData[14]=$false FB_PKfbData[15]=$false FB_PKfbData[16]=$false FB_PKfbData[17]=$false FB_PKfbData[18]=$false FB_PKfbData[19]=$false FB_PKfbData[20]=$false FB_PKfbData[21]=$false FB_PKfbData[22]=$false FB_PKfbData[23]=$false FB_PKfbData[24]=$false FB_PKfbData[25]=$false FB_PKfbData[26]=$false FB_PKfbData[27]=$false FB_PKfbData[28]=$false FB_PKfbData[29]=$false FB_PKfbData[30]=$false FB_PKfbData[31]=$false FB_PKfbEOF=$false FB_PKfbOverflow=$techmap3733\u_qlal4s3b_cell_macro.FB_PKfbOverflow FB_PKfbPush[0]=$false FB_PKfbPush[1]=$false FB_PKfbPush[2]=$false FB_PKfbPush[3]=$false FB_PKfbSOF=$false FB_Start=$techmap3733\u_qlal4s3b_cell_macro.FB_Start FB_msg_out[0]=$false FB_msg_out[1]=$false FB_msg_out[2]=$false FB_msg_out[3]=$false SDMA_Active[0]=$techmap3733\u_qlal4s3b_cell_macro.SDMA_Active[0] SDMA_Active[1]=$techmap3733\u_qlal4s3b_cell_macro.SDMA_Active[1] SDMA_Active[2]=$techmap3733\u_qlal4s3b_cell_macro.SDMA_Active[2] SDMA_Active[3]=$techmap3733\u_qlal4s3b_cell_macro.SDMA_Active[3] SDMA_Done[0]=$techmap3733\u_qlal4s3b_cell_macro.SDMA_Done[0] SDMA_Done[1]=$techmap3733\u_qlal4s3b_cell_macro.SDMA_Done[1] SDMA_Done[2]=$techmap3733\u_qlal4s3b_cell_macro.SDMA_Done[2] SDMA_Done[3]=$techmap3733\u_qlal4s3b_cell_macro.SDMA_Done[3] SDMA_Req[0]=$false SDMA_Req[1]=$false SDMA_Req[2]=$false SDMA_Req[3]=$false SDMA_Sreq[0]=$false SDMA_Sreq[1]=$false SDMA_Sreq[2]=$false SDMA_Sreq[3]=$false SPIm_PEnable=$false SPIm_PReady=$techmap3733\u_qlal4s3b_cell_macro.SPIm_PReady SPIm_PSlvErr=$techmap3733\u_qlal4s3b_cell_macro.SPIm_PSlvErr SPIm_PWdata[0]=$false SPIm_PWdata[1]=$false SPIm_PWdata[2]=$false SPIm_PWdata[3]=$false SPIm_PWdata[4]=$false SPIm_PWdata[5]=$false SPIm_PWdata[6]=$false SPIm_PWdata[7]=$false SPIm_PWdata[8]=$false SPIm_PWdata[9]=$false SPIm_PWdata[10]=$false SPIm_PWdata[11]=$false SPIm_PWdata[12]=$false SPIm_PWdata[13]=$false SPIm_PWdata[14]=$false SPIm_PWdata[15]=$false SPIm_PWdata[16]=$false SPIm_PWdata[17]=$false SPIm_PWdata[18]=$false SPIm_PWdata[19]=$false SPIm_PWdata[20]=$false SPIm_PWdata[21]=$false SPIm_PWdata[22]=$false SPIm_PWdata[23]=$false SPIm_PWdata[24]=$false SPIm_PWdata[25]=$false SPIm_PWdata[26]=$false SPIm_PWdata[27]=$false SPIm_PWdata[28]=$false SPIm_PWdata[29]=$false SPIm_PWdata[30]=$false SPIm_PWdata[31]=$false SPIm_PWrite=$false SPIm_Paddr[0]=$false SPIm_Paddr[1]=$false SPIm_Paddr[2]=$false SPIm_Paddr[3]=$false SPIm_Paddr[4]=$false SPIm_Paddr[5]=$false SPIm_Paddr[6]=$false SPIm_Paddr[7]=$false SPIm_Paddr[8]=$false SPIm_Paddr[9]=$false SPIm_Paddr[10]=$false SPIm_Paddr[11]=$false SPIm_Paddr[12]=$false SPIm_Paddr[13]=$false SPIm_Paddr[14]=$false SPIm_Paddr[15]=$false SPIm_Prdata[0]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[0] SPIm_Prdata[1]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[1] SPIm_Prdata[2]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[2] SPIm_Prdata[3]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[3] SPIm_Prdata[4]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[4] SPIm_Prdata[5]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[5] SPIm_Prdata[6]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[6] SPIm_Prdata[7]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[7] SPIm_Prdata[8]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[8] SPIm_Prdata[9]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[9] SPIm_Prdata[10]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[10] SPIm_Prdata[11]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[11] SPIm_Prdata[12]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[12] SPIm_Prdata[13]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[13] SPIm_Prdata[14]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[14] SPIm_Prdata[15]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[15] SPIm_Prdata[16]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[16] SPIm_Prdata[17]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[17] SPIm_Prdata[18]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[18] SPIm_Prdata[19]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[19] SPIm_Prdata[20]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[20] SPIm_Prdata[21]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[21] SPIm_Prdata[22]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[22] SPIm_Prdata[23]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[23] SPIm_Prdata[24]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[24] SPIm_Prdata[25]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[25] SPIm_Prdata[26]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[26] SPIm_Prdata[27]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[27] SPIm_Prdata[28]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[28] SPIm_Prdata[29]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[29] SPIm_Prdata[30]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[30] SPIm_Prdata[31]=$techmap3733\u_qlal4s3b_cell_macro.SPIm_Prdata[31] Sensor_Int[0]=$techmap3733\u_qlal4s3b_cell_macro.Sensor_Int[0] Sensor_Int[1]=$techmap3733\u_qlal4s3b_cell_macro.Sensor_Int[1] Sensor_Int[2]=$techmap3733\u_qlal4s3b_cell_macro.Sensor_Int[2] Sensor_Int[3]=$techmap3733\u_qlal4s3b_cell_macro.Sensor_Int[3] Sensor_Int[4]=$techmap3733\u_qlal4s3b_cell_macro.Sensor_Int[4] Sensor_Int[5]=$techmap3733\u_qlal4s3b_cell_macro.Sensor_Int[5] Sensor_Int[6]=$techmap3733\u_qlal4s3b_cell_macro.Sensor_Int[6] Sensor_Int[7]=$techmap3733\u_qlal4s3b_cell_macro.Sensor_Int[7] Sys_Clk0=clk Sys_Clk0_Rst=$techmap3733\u_qlal4s3b_cell_macro.Sys_Clk0_Rst Sys_Clk1=$techmap3733\u_qlal4s3b_cell_macro.Sys_Clk1 Sys_Clk1_Rst=$techmap3733\u_qlal4s3b_cell_macro.Sys_Clk1_Rst Sys_PKfb_Clk=$false Sys_PKfb_Rst=$techmap3733\u_qlal4s3b_cell_macro.Sys_PKfb_Rst Sys_PSel=$false Sys_Pclk=$techmap3733\u_qlal4s3b_cell_macro.Sys_Pclk Sys_Pclk_Rst=$techmap3733\u_qlal4s3b_cell_macro.Sys_Pclk_Rst TimeStamp[0]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[0] TimeStamp[1]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[1] TimeStamp[2]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[2] TimeStamp[3]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[3] TimeStamp[4]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[4] TimeStamp[5]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[5] TimeStamp[6]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[6] TimeStamp[7]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[7] TimeStamp[8]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[8] TimeStamp[9]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[9] TimeStamp[10]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[10] TimeStamp[11]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[11] TimeStamp[12]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[12] TimeStamp[13]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[13] TimeStamp[14]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[14] TimeStamp[15]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[15] TimeStamp[16]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[16] TimeStamp[17]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[17] TimeStamp[18]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[18] TimeStamp[19]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[19] TimeStamp[20]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[20] TimeStamp[21]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[21] TimeStamp[22]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[22] TimeStamp[23]=$techmap3733\u_qlal4s3b_cell_macro.TimeStamp[23] WB_CLK=$false WB_RST=$techmap3733\u_qlal4s3b_cell_macro.WB_RST WBs_ACK=$false WBs_ADR[0]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[0] WBs_ADR[1]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[1] WBs_ADR[2]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[2] WBs_ADR[3]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[3] WBs_ADR[4]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[4] WBs_ADR[5]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[5] WBs_ADR[6]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[6] WBs_ADR[7]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[7] WBs_ADR[8]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[8] WBs_ADR[9]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[9] WBs_ADR[10]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[10] WBs_ADR[11]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[11] WBs_ADR[12]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[12] WBs_ADR[13]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[13] WBs_ADR[14]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[14] WBs_ADR[15]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[15] WBs_ADR[16]=$techmap3733\u_qlal4s3b_cell_macro.WBs_ADR[16] WBs_BYTE_STB[0]=$techmap3733\u_qlal4s3b_cell_macro.WBs_BYTE_STB[0] WBs_BYTE_STB[1]=$techmap3733\u_qlal4s3b_cell_macro.WBs_BYTE_STB[1] WBs_BYTE_STB[2]=$techmap3733\u_qlal4s3b_cell_macro.WBs_BYTE_STB[2] WBs_BYTE_STB[3]=$techmap3733\u_qlal4s3b_cell_macro.WBs_BYTE_STB[3] WBs_CYC=$techmap3733\u_qlal4s3b_cell_macro.WBs_CYC WBs_RD=$techmap3733\u_qlal4s3b_cell_macro.WBs_RD WBs_RD_DAT[0]=$false WBs_RD_DAT[1]=$false WBs_RD_DAT[2]=$false WBs_RD_DAT[3]=$false WBs_RD_DAT[4]=$false WBs_RD_DAT[5]=$false WBs_RD_DAT[6]=$false WBs_RD_DAT[7]=$false WBs_RD_DAT[8]=$false WBs_RD_DAT[9]=$false WBs_RD_DAT[10]=$false WBs_RD_DAT[11]=$false WBs_RD_DAT[12]=$false WBs_RD_DAT[13]=$false WBs_RD_DAT[14]=$false WBs_RD_DAT[15]=$false WBs_RD_DAT[16]=$false WBs_RD_DAT[17]=$false WBs_RD_DAT[18]=$false WBs_RD_DAT[19]=$false WBs_RD_DAT[20]=$false WBs_RD_DAT[21]=$false WBs_RD_DAT[22]=$false WBs_RD_DAT[23]=$false WBs_RD_DAT[24]=$false WBs_RD_DAT[25]=$false WBs_RD_DAT[26]=$false WBs_RD_DAT[27]=$false WBs_RD_DAT[28]=$false WBs_RD_DAT[29]=$false WBs_RD_DAT[30]=$false WBs_RD_DAT[31]=$false WBs_STB=$techmap3733\u_qlal4s3b_cell_macro.WBs_STB WBs_WE=$techmap3733\u_qlal4s3b_cell_macro.WBs_WE WBs_WR_DAT[0]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[0] WBs_WR_DAT[1]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[1] WBs_WR_DAT[2]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[2] WBs_WR_DAT[3]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[3] WBs_WR_DAT[4]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[4] WBs_WR_DAT[5]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[5] WBs_WR_DAT[6]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[6] WBs_WR_DAT[7]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[7] WBs_WR_DAT[8]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[8] WBs_WR_DAT[9]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[9] WBs_WR_DAT[10]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[10] WBs_WR_DAT[11]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[11] WBs_WR_DAT[12]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[12] WBs_WR_DAT[13]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[13] WBs_WR_DAT[14]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[14] WBs_WR_DAT[15]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[15] WBs_WR_DAT[16]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[16] WBs_WR_DAT[17]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[17] WBs_WR_DAT[18]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[18] WBs_WR_DAT[19]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[19] WBs_WR_DAT[20]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[20] WBs_WR_DAT[21]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[21] WBs_WR_DAT[22]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[22] WBs_WR_DAT[23]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[23] WBs_WR_DAT[24]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[24] WBs_WR_DAT[25]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[25] WBs_WR_DAT[26]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[26] WBs_WR_DAT[27]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[27] WBs_WR_DAT[28]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[28] WBs_WR_DAT[29]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[29] WBs_WR_DAT[30]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[30] WBs_WR_DAT[31]=$techmap3733\u_qlal4s3b_cell_macro.WBs_WR_DAT[31]
.cname u_qlal4s3b_cell_macro
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4"
.names $false aclk_dff_Q_D_LUT3_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O.O
1 1
.names $false aclk_dff_Q_D_LUT3_O.XA1
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB aclk_dff_Q_D_LUT3_O.XA2
1 1
.names b2_LUT3_I1_O_LUT2_I0.XAB aclk_dff_Q_D_LUT3_O.XAB
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB aclk_dff_Q_D_LUT3_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O.XB2
1 1
.names aclk_dff_Q_D_LUT3_O_I1 aclk_dff_Q_D_LUT3_O.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names power_dff_Q_D(5) aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names b2_LUT3_I1_O_LUT2_I0.XAB aclk_dff_Q_D_LUT3_O_I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names pulse_active aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XA1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XA2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XAB
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XB1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XB2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.O
1 1
.names pulse_remain(15) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XA1
1 1
.names pulse_remain(15) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XA2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XAB
1 1
.names pulse_remain(15) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XB2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XA1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XA2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XAB
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XB2
1 1
.names pulse_remain(13) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XA1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XA2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XAB
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XB2
1 1
.names pulse_remain(11) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XA1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XA2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XAB
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XB2
1 1
.names pulse_remain(9) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XSL
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.O
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XA2
1 1
.names pulse_remain(9) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XB2
1 1
.names pulse_remain(10) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XSL
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0_O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XA1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XA2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XAB
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XB2
1 1
.names pulse_remain(8) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XA1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XA2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XAB
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XB2
1 1
.names pulse_remain(7) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.O
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA2
1 1
.names pulse_remain(5) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XB2
1 1
.names pulse_remain(6) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XA1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XA2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XAB
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XB2
1 1
.names pulse_remain(5) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XSL
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.O
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA2
1 1
.names pulse_remain(3) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XB2
1 1
.names pulse_remain(4) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XA1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XA2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XAB
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XB2
1 1
.names pulse_remain(3) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.O
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XA2
1 1
.names pulse_remain(0) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XB1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XB2
1 1
.names pulse_remain(1) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XSL
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.O
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XA2
1 1
.names pulse_remain(11) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XB2
1 1
.names pulse_remain(12) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.O
1 1
.names pulse_remain(14) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XA1
1 1
.names pulse_remain(14) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XA2
1 1
.names pulse_remain(13) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XAB
1 1
.names pulse_remain(14) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XB1
1 1
.names pulse_remain(14) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XB2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.O
1 1
.names pulse_remain(12) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XA1
1 1
.names pulse_remain(12) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XA2
1 1
.names pulse_remain(11) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XAB
1 1
.names pulse_remain(12) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XB1
1 1
.names pulse_remain(12) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XB2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.O
1 1
.names pulse_remain(10) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XA1
1 1
.names pulse_remain(10) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XA2
1 1
.names pulse_remain(9) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XAB
1 1
.names pulse_remain(10) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XB1
1 1
.names pulse_remain(10) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XB2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.O
1 1
.names pulse_remain(6) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XA1
1 1
.names pulse_remain(6) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XA2
1 1
.names pulse_remain(5) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XAB
1 1
.names pulse_remain(6) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XB1
1 1
.names pulse_remain(6) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XB2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.O
1 1
.names pulse_remain(4) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XA1
1 1
.names pulse_remain(4) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XA2
1 1
.names pulse_remain(3) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XAB
1 1
.names pulse_remain(4) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XB1
1 1
.names pulse_remain(4) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XB2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.O
1 1
.names pulse_remain(2) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XA1
1 1
.names pulse_remain(2) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XA2
1 1
.names pulse_remain(0) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XAB
1 1
.names pulse_remain(2) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XB1
1 1
.names pulse_remain(2) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XB2
1 1
.names pulse_remain(1) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XAB aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XB2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XSL
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XSL aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XA1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XA2
1 1
.names pulse_remain(8) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XB2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XB1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XB2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.O
1 1
.names pulse_remain(2) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA2
1 1
.names pulse_remain(0) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB2
1 1
.names pulse_remain(1) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XSL
1 1
.names pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XAB aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.O
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XA2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XB2
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.O
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA2
1 1
.names pulse_remain(8) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2
1 1
.names pulse_remain(9) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names pulse_remain(10) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names pulse_remain(15) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.I2
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.O
1 1
.names aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0 aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XA2
1 1
.names pulse_remain(11) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XB2
1 1
.names pulse_remain(12) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names pulse_remain(13) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names pulse_remain(14) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false b1_LUT2_I1.I0
1 1
.names $false b1_LUT2_I1.I1
1 1
.names $false b1_LUT2_I1.O
1 1
.names $false b1_LUT2_I1.XA1
1 1
.names $true b1_LUT2_I1.XA2
1 1
.names $false b1_LUT2_I1.XB1
1 1
.names $false b1_LUT2_I1.XB2
1 1
.names b1_prev b1_LUT2_I1.XSL
1 1
.names $false b2_LUT3_I1.I0
1 1
.names $false b2_LUT3_I1.I1
1 1
.names $false b2_LUT3_I1.I2
1 1
.names $false b2_LUT3_I1.O
1 1
.names pulse_active b2_LUT3_I1.XA1
1 1
.names pulse_active b2_LUT3_I1.XA2
1 1
.names b2_prev b2_LUT3_I1.XAB
1 1
.names $false b2_LUT3_I1.XB1
1 1
.names pulse_active b2_LUT3_I1.XB2
1 1
.names b2_LUT3_I1_O_LUT2_I0.XSL b2_LUT3_I1_O
1 1
.names $false b2_LUT3_I1_O_LUT2_I0.I0
1 1
.names $false b2_LUT3_I1_O_LUT2_I0.I1
1 1
.names $false b2_LUT3_I1_O_LUT2_I0.O
1 1
.names $true b2_LUT3_I1_O_LUT2_I0.XA1
1 1
.names $false b2_LUT3_I1_O_LUT2_I0.XA2
1 1
.names $false b2_LUT3_I1_O_LUT2_I0.XB1
1 1
.names $false b2_LUT3_I1_O_LUT2_I0.XB2
1 1
.names $false b3_LUT2_I1.I0
1 1
.names $false b3_LUT2_I1.I1
1 1
.names $false b3_LUT2_I1.O
1 1
.names $false b3_LUT2_I1.XA1
1 1
.names $true b3_LUT2_I1.XA2
1 1
.names $false b3_LUT2_I1.XB1
1 1
.names $false b3_LUT2_I1.XB2
1 1
.names b3_prev b3_LUT2_I1.XSL
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O
1 1
.names $false b3_LUT2_I1_O_LUT2_I0.I0
1 1
.names $false b3_LUT2_I1_O_LUT2_I0.I1
1 1
.names $false b3_LUT2_I1_O_LUT2_I0.O
1 1
.names $false b3_LUT2_I1_O_LUT2_I0.XA1
1 1
.names $true b3_LUT2_I1_O_LUT2_I0.XA2
1 1
.names b4_LUT2_I1_O b3_LUT2_I1_O_LUT2_I0.XAB
1 1
.names $true b3_LUT2_I1_O_LUT2_I0.XB1
1 1
.names $true b3_LUT2_I1_O_LUT2_I0.XB2
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT2_I0.XSL
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB b3_LUT2_I1_O_LUT2_I0_O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0.I2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0.XA1
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0.XA2
1 1
.names pulse_remain(11) b3_LUT2_I1_O_LUT3_I0.XAB
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0.XB1
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0.XB2
1 1
.names b4_LUT2_I1_O b3_LUT2_I1_O_LUT3_I0.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1.I2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1.XA1
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_1.XA2
1 1
.names pulse_remain(10) b3_LUT2_I1_O_LUT3_I0_1.XAB
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_1.XB1
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_1.XB2
1 1
.names b4_LUT2_I1_O b3_LUT2_I1_O_LUT3_I0_1.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.S1
1 1
.names b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XSL b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XB2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2.I2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2.XA1
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_2.XA2
1 1
.names pulse_remain(9) b3_LUT2_I1_O_LUT3_I0_2.XAB
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_2.XB1
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_2.XB2
1 1
.names b4_LUT2_I1_O b3_LUT2_I1_O_LUT3_I0_2.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.S1
1 1
.names b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XSL b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XB2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3.I2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3.O
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_3.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3.XA2
1 1
.names b4_LUT2_I1_O b3_LUT2_I1_O_LUT3_I0_3.XAB
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_3.XB1
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_3.XB2
1 1
.names pulse_remain(5) b3_LUT2_I1_O_LUT3_I0_3.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.S1
1 1
.names b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XSL b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XB2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4.I2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4.O
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_4.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4.XA2
1 1
.names b4_LUT2_I1_O b3_LUT2_I1_O_LUT3_I0_4.XAB
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_4.XB1
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_4.XB2
1 1
.names pulse_remain(3) b3_LUT2_I1_O_LUT3_I0_4.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.S1
1 1
.names b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XSL b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XB2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5.I2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5.O
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_5.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5.XA2
1 1
.names b4_LUT2_I1_O b3_LUT2_I1_O_LUT3_I0_5.XAB
1 1
.names b3_LUT2_I1_O_LUT3_I0_5.XB2 b3_LUT2_I1_O_LUT3_I0_5.XB1
1 1
.names pulse_remain(2) b3_LUT2_I1_O_LUT3_I0_5.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.S1
1 1
.names b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XSL b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XB2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.S1
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XSL b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XB2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XB2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XB2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.S1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XA2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XB2
1 1
.names pulse_remain(14) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XB2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.S1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XA2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XB2
1 1
.names pulse_remain(13) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XB2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.S1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XA2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XB2
1 1
.names pulse_remain(12) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XB2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.S1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XA2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XB2
1 1
.names pulse_remain(8) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XB2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.S1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XA2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XB2
1 1
.names pulse_remain(7) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XB2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.S1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XA2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XB2
1 1
.names pulse_remain(6) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XB2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.S1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XA2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XB2
1 1
.names pulse_remain(4) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XA2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XB2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.S1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XA2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XB2
1 1
.names pulse_remain(1) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XA1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XA2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XB1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XB2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.S1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XA2
1 1
.names b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XB2
1 1
.names pulse_remain(0) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1)
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C_LUT1_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C_LUT1_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.A
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.B
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.C
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.D
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.Q
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.S0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.S1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.O
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XA2
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $false b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XB2
1 1
.names pulse_remain(15) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false b4_LUT2_I1.I0
1 1
.names $false b4_LUT2_I1.I1
1 1
.names $false b4_LUT2_I1.O
1 1
.names $false b4_LUT2_I1.XA1
1 1
.names $true b4_LUT2_I1.XA2
1 1
.names $false b4_LUT2_I1.XB1
1 1
.names $false b4_LUT2_I1.XB2
1 1
.names b4_prev b4_LUT2_I1.XSL
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB mainclock.a(0)
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL mainclock.a(1)
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XAB mainclock.a(2)
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XSL mainclock.a(3)
1 1
.names $false mainclock.a_dff_Q_1_D_LUT2_O.I0
1 1
.names $false mainclock.a_dff_Q_1_D_LUT2_O.I1
1 1
.names $false mainclock.a_dff_Q_1_D_LUT2_O.O
1 1
.names $false mainclock.a_dff_Q_1_D_LUT2_O.XA1
1 1
.names $true mainclock.a_dff_Q_1_D_LUT2_O.XA2
1 1
.names mainclock.a_dff_Q_D_LUT3_O_I2 mainclock.a_dff_Q_1_D_LUT2_O.XAB
1 1
.names $true mainclock.a_dff_Q_1_D_LUT2_O.XB1
1 1
.names $false mainclock.a_dff_Q_1_D_LUT2_O.XB2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XAB mainclock.a_dff_Q_1_D_LUT2_O.XSL
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O.I0
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O.I1
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O.I2
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O.O
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.a_dff_Q_2_D_LUT3_O.XA1
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O.XA2
1 1
.names mainclock.a_dff_Q_2_D_LUT3_O_I2 mainclock.a_dff_Q_2_D_LUT3_O.XAB
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O.XB1
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O.XB2
1 1
.names mainclock.a_dff_Q_D_LUT3_O_I2 mainclock.a_dff_Q_2_D_LUT3_O.XSL
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.O
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XSL mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O.I0
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O.I1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O.I2
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O.O
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB mainclock.a_dff_Q_3_D_LUT3_O.XA1
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB mainclock.a_dff_Q_3_D_LUT3_O.XA2
1 1
.names mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL mainclock.a_dff_Q_3_D_LUT3_O.XAB
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB mainclock.a_dff_Q_3_D_LUT3_O.XB1
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB mainclock.a_dff_Q_3_D_LUT3_O.XB2
1 1
.names mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XSL mainclock.a_dff_Q_3_D_LUT3_O.XSL
1 1
.names mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XSL mainclock.a_dff_Q_3_D_LUT3_O_I1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.I0
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.I1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.I2
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.O
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XA1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XA2
1 1
.names mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XAB
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XB1
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XB2
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XSL mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XSL mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names mainclock.b_dff_Q_D_LUT3_O.XSL mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O.I0
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O.I1
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O.I2
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O.O
1 1
.names mainclock.a_dff_Q_D_LUT3_O_I0 mainclock.a_dff_Q_D_LUT3_O.XA1
1 1
.names mainclock.a_dff_Q_D_LUT3_O_I0 mainclock.a_dff_Q_D_LUT3_O.XA2
1 1
.names mainclock.a_dff_Q_D_LUT3_O_I2 mainclock.a_dff_Q_D_LUT3_O.XAB
1 1
.names mainclock.a_dff_Q_D_LUT3_O_I0 mainclock.a_dff_Q_D_LUT3_O.XB1
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XAB mainclock.a_dff_Q_D_LUT3_O.XSL
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XSL mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL mainclock.b(0)
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 mainclock.b(1)
1 1
.names mainclock.b_dff_Q_D_LUT3_O.XSL mainclock.b(2)
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 mainclock.b(3)
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.O
1 1
.names mainclock.b_dff_Q_D_LUT3_O.XSL mainclock.b_dff_Q_1_D_LUT3_O.XA1
1 1
.names mainclock.b_dff_Q_D_LUT3_O.XSL mainclock.b_dff_Q_1_D_LUT3_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.b_dff_Q_1_D_LUT3_O.XAB
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.XB1
1 1
.names $false mainclock.b_dff_Q_1_D_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2 mainclock.b_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O.I0
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O.I1
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O.O
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O.XA1
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O.XA2
1 1
.names mainclock.b_dff_Q_2_D_LUT2_O_I1 mainclock.b_dff_Q_2_D_LUT2_O.XAB
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O.XB1
1 1
.names $true mainclock.b_dff_Q_2_D_LUT2_O.XB2
1 1
.names mainclock.b_dff_Q_2_D_LUT2_O_I0 mainclock.b_dff_Q_2_D_LUT2_O.XSL
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.O
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1 mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.O
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.XA1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.XA2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL mainclock.b_dff_Q_3_D_LUT3_O.XAB
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.b_dff_Q_3_D_LUT3_O.XB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1 mainclock.b_dff_Q_3_D_LUT3_O.XSL
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XSL mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XSL mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O.XSL mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names mainclock.c_dff_Q_3_D_LUT3_O.XA2 mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA1
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XSL mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.I2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XA1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XA2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XB1
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0 mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XB2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.O
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0 mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XA1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XA2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XB2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XA1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XB1
1 1
.names $true mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XB2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XSL
1 1
.names mainclock.c_dff_Q_D_LUT2_O.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0_O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XSL mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB2 mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XB2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1 mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XSL
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XB2
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XSL mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BA1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BA2
1 1
.names mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BSL
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I3
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TA1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TA2
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TB1
1 1
.names mainclock.c_dff_Q_3_D_LUT3_O.XA2 mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TB2
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O.XSL mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TBS
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TSL
1 1
.names mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2_O
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.O
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O.XSL mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O.XAB mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O.O
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I0 mainclock.b_dff_Q_D_LUT3_O.XA1
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I0 mainclock.b_dff_Q_D_LUT3_O.XA2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2 mainclock.b_dff_Q_D_LUT3_O.XAB
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I0 mainclock.b_dff_Q_D_LUT3_O.XB1
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O.XB2
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.O
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XA1
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB2
1 1
.names mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.O
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2
1 1
.names $false mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2
1 1
.names mainclock.c_dff_Q_3_D_LUT3_O.XA2 mainclock.c(0)
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O.XSL mainclock.c(1)
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O.XAB mainclock.c(2)
1 1
.names mainclock.c_dff_Q_D_LUT2_O.XSL mainclock.c(3)
1 1
.names $false mainclock.c_dff_Q_1_D_LUT3_O.I0
1 1
.names $false mainclock.c_dff_Q_1_D_LUT3_O.I1
1 1
.names $false mainclock.c_dff_Q_1_D_LUT3_O.I2
1 1
.names $false mainclock.c_dff_Q_1_D_LUT3_O.O
1 1
.names $false mainclock.c_dff_Q_1_D_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_1_D_LUT3_O_I0 mainclock.c_dff_Q_1_D_LUT3_O.XA2
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O.XAB mainclock.c_dff_Q_1_D_LUT3_O.XAB
1 1
.names mainclock.c_dff_Q_1_D_LUT3_O_I0 mainclock.c_dff_Q_1_D_LUT3_O.XB1
1 1
.names mainclock.c_dff_Q_1_D_LUT3_O_I0 mainclock.c_dff_Q_1_D_LUT3_O.XB2
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O_I0 mainclock.c_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.O
1 1
.names $true mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O.I0
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O.I1
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O.I2
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O.O
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O_I0 mainclock.c_dff_Q_2_D_LUT3_O.XA1
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O_I0 mainclock.c_dff_Q_2_D_LUT3_O.XA2
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O.XB1
1 1
.names mainclock.c_dff_Q_2_D_LUT3_O_I0 mainclock.c_dff_Q_2_D_LUT3_O.XB2
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names mainclock.c_dff_Q_D_LUT2_O.XAB mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names mainclock.c_dff_Q_3_D_LUT3_O.XA2 mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.I0
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.I1
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.I2
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.O
1 1
.names mainclock.c_dff_Q_3_D_LUT3_O.XA2 mainclock.c_dff_Q_3_D_LUT3_O.XA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.c_dff_Q_3_D_LUT3_O.XAB
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.XB1
1 1
.names $false mainclock.c_dff_Q_3_D_LUT3_O.XB2
1 1
.names mainclock.c_dff_Q_D_LUT2_O.XAB mainclock.c_dff_Q_3_D_LUT3_O.XSL
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.I0
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.I1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.O
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.XA1
1 1
.names $true mainclock.c_dff_Q_D_LUT2_O.XA2
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.XB1
1 1
.names $false mainclock.c_dff_Q_D_LUT2_O.XB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XSL mainclock.d(0)
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB2 mainclock.d(1)
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL mainclock.d(2)
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XSL mainclock.d(3)
1 1
.names $false mainclock.d_dff_Q_1_D_LUT3_O.I0
1 1
.names $false mainclock.d_dff_Q_1_D_LUT3_O.I1
1 1
.names $false mainclock.d_dff_Q_1_D_LUT3_O.I2
1 1
.names $false mainclock.d_dff_Q_1_D_LUT3_O.O
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL mainclock.d_dff_Q_1_D_LUT3_O.XA1
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL mainclock.d_dff_Q_1_D_LUT3_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB mainclock.d_dff_Q_1_D_LUT3_O.XAB
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL mainclock.d_dff_Q_1_D_LUT3_O.XB1
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL mainclock.d_dff_Q_1_D_LUT3_O.XB2
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB2 mainclock.d_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.I0
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.I1
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.I2
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.O
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB mainclock.d_dff_Q_2_D_LUT3_O.XA1
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB mainclock.d_dff_Q_2_D_LUT3_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XSL mainclock.d_dff_Q_2_D_LUT3_O.XAB
1 1
.names $false mainclock.d_dff_Q_2_D_LUT3_O.XB1
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB mainclock.d_dff_Q_2_D_LUT3_O.XB2
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB2 mainclock.d_dff_Q_2_D_LUT3_O.XSL
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB mainclock.d_dff_Q_2_D_LUT3_O_I0
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.I0
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.I1
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.I2
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.O
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XSL mainclock.d_dff_Q_3_D_LUT3_O.XA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XSL mainclock.d_dff_Q_3_D_LUT3_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.d_dff_Q_3_D_LUT3_O.XAB
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.XB1
1 1
.names $false mainclock.d_dff_Q_3_D_LUT3_O.XB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB mainclock.d_dff_Q_3_D_LUT3_O.XSL
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O.I0
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O.I1
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O.I2
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O.O
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O.XA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.d_dff_Q_D_LUT3_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I2 mainclock.d_dff_Q_D_LUT3_O.XAB
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.d_dff_Q_D_LUT3_O.XB1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O mainclock.d_dff_Q_D_LUT3_O.XB2
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I1 mainclock.d_dff_Q_D_LUT3_O.XSL
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names mainclock.e_dff_Q_3_D_LUT2_O.XSL mainclock.e(0)
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XAB mainclock.e(1)
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XSL mainclock.e(2)
1 1
.names mainclock.e_dff_Q_D_LUT2_O.XSL mainclock.e(3)
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.I0
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.I1
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.I2
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.O
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.XA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB mainclock.e_dff_Q_1_D_LUT3_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XSL mainclock.e_dff_Q_1_D_LUT3_O.XAB
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB mainclock.e_dff_Q_1_D_LUT3_O.XB1
1 1
.names $false mainclock.e_dff_Q_1_D_LUT3_O.XB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XAB mainclock.e_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O.I2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O.O
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB mainclock.e_dff_Q_2_D_LUT3_O.XA1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB mainclock.e_dff_Q_2_D_LUT3_O.XA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XSL mainclock.e_dff_Q_2_D_LUT3_O.XAB
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O.XB1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB mainclock.e_dff_Q_2_D_LUT3_O.XB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XAB mainclock.e_dff_Q_2_D_LUT3_O.XSL
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB mainclock.e_dff_Q_2_D_LUT3_O_I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XA1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XA2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XB1
1 1
.names $true mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TAB mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XSL
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TAB mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XA1
1 1
.names $true mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XA2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XB1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XB2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BA1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BA2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TAB mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BAB
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BB1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BB2
1 1
.names mainclock.e_dff_Q_D_LUT2_O_I1 mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I3
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TA1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TA2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TB1
1 1
.names mainclock.e_dff_Q_3_D_LUT2_O.XSL mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TB2
1 1
.names mainclock.e_dff_Q_D_LUT2_O.XSL mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TBS
1 1
.names mainclock.e_dff_Q_D_LUT2_O_I1 mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TSL
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XA1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XA2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XB1
1 1
.names $true mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XB2
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XAB mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XA1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XA2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB1
1 1
.names mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_I0 mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB2
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names mainclock.e_dff_Q_D_LUT2_O_I1 mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names mainclock.e_dff_Q_3_D_LUT2_O.XSL mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false mainclock.e_dff_Q_3_D_LUT2_O.I0
1 1
.names $false mainclock.e_dff_Q_3_D_LUT2_O.I1
1 1
.names $false mainclock.e_dff_Q_3_D_LUT2_O.O
1 1
.names $false mainclock.e_dff_Q_3_D_LUT2_O.XA1
1 1
.names $true mainclock.e_dff_Q_3_D_LUT2_O.XA2
1 1
.names mainclock.e_dff_Q_D_LUT2_O_I1 mainclock.e_dff_Q_3_D_LUT2_O.XAB
1 1
.names $true mainclock.e_dff_Q_3_D_LUT2_O.XB1
1 1
.names $false mainclock.e_dff_Q_3_D_LUT2_O.XB2
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.I0
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.I1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.O
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.XA1
1 1
.names $true mainclock.e_dff_Q_D_LUT2_O.XA2
1 1
.names mainclock.e_dff_Q_D_LUT2_O_I1 mainclock.e_dff_Q_D_LUT2_O.XAB
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.XB1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O.XB2
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.I0
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.I1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.O
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XA1
1 1
.names $true mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XA2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XB1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XB2
1 1
.names mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0 mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I0
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I2
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.O
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1
1 1
.names mainclock.f_dff_Q_D_LUT3_O.XSL mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.f(0)
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 mainclock.f(1)
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.f(2)
1 1
.names mainclock.f_dff_Q_D_LUT3_O.XSL mainclock.f(3)
1 1
.names $false mainclock.f_dff_Q_1_D_LUT3_O.I0
1 1
.names $false mainclock.f_dff_Q_1_D_LUT3_O.I1
1 1
.names $false mainclock.f_dff_Q_1_D_LUT3_O.I2
1 1
.names $false mainclock.f_dff_Q_1_D_LUT3_O.O
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.f_dff_Q_1_D_LUT3_O.XA1
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.f_dff_Q_1_D_LUT3_O.XA2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.f_dff_Q_1_D_LUT3_O.XAB
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.f_dff_Q_1_D_LUT3_O.XB1
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB mainclock.f_dff_Q_1_D_LUT3_O.XB2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 mainclock.f_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false mainclock.f_dff_Q_2_D_LUT3_O.I0
1 1
.names $false mainclock.f_dff_Q_2_D_LUT3_O.I1
1 1
.names $false mainclock.f_dff_Q_2_D_LUT3_O.I2
1 1
.names $false mainclock.f_dff_Q_2_D_LUT3_O.O
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.f_dff_Q_2_D_LUT3_O.XA1
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.f_dff_Q_2_D_LUT3_O.XA2
1 1
.names mainclock.f_dff_Q_D_LUT3_O.XSL mainclock.f_dff_Q_2_D_LUT3_O.XAB
1 1
.names $false mainclock.f_dff_Q_2_D_LUT3_O.XB1
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.f_dff_Q_2_D_LUT3_O.XB2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 mainclock.f_dff_Q_2_D_LUT3_O.XSL
1 1
.names $false mainclock.f_dff_Q_3_D_LUT1_O.I0
1 1
.names $false mainclock.f_dff_Q_3_D_LUT1_O.O
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O.I0
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O.I1
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O.I2
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O.O
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0 mainclock.f_dff_Q_D_LUT3_O.XA1
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O.XA2
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL mainclock.f_dff_Q_D_LUT3_O.XAB
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0 mainclock.f_dff_Q_D_LUT3_O.XB1
1 1
.names mainclock.f_dff_Q_D_LUT3_O_I0 mainclock.f_dff_Q_D_LUT3_O.XB2
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.O
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false mainclock.s1_mux8x0_A.A
1 1
.names $false mainclock.s1_mux8x0_A.B
1 1
.names $false mainclock.s1_mux8x0_A.C
1 1
.names $false mainclock.s1_mux8x0_A.D
1 1
.names $false mainclock.s1_mux8x0_A.E
1 1
.names $false mainclock.s1_mux8x0_A.F
1 1
.names $false mainclock.s1_mux8x0_A.G
1 1
.names $false mainclock.s1_mux8x0_A.H
1 1
.names $false mainclock.s1_mux8x0_A.Q
1 1
.names $false mainclock.s1_mux8x0_A.S0
1 1
.names $false mainclock.s1_mux8x0_A.S1
1 1
.names $false mainclock.s1_mux8x0_A.S2
1 1
.names $false mainclock.s1_mux8x0_A_1.A
1 1
.names $false mainclock.s1_mux8x0_A_1.B
1 1
.names $false mainclock.s1_mux8x0_A_1.C
1 1
.names $false mainclock.s1_mux8x0_A_1.D
1 1
.names $false mainclock.s1_mux8x0_A_1.E
1 1
.names $false mainclock.s1_mux8x0_A_1.F
1 1
.names $false mainclock.s1_mux8x0_A_1.G
1 1
.names $false mainclock.s1_mux8x0_A_1.H
1 1
.names $false mainclock.s1_mux8x0_A_1.Q
1 1
.names $false mainclock.s1_mux8x0_A_1.S0
1 1
.names $false mainclock.s1_mux8x0_A_1.S1
1 1
.names $false mainclock.s1_mux8x0_A_1.S2
1 1
.names $false mainclock.s1_mux8x0_A_2.A
1 1
.names $false mainclock.s1_mux8x0_A_2.B
1 1
.names $false mainclock.s1_mux8x0_A_2.C
1 1
.names $false mainclock.s1_mux8x0_A_2.D
1 1
.names $false mainclock.s1_mux8x0_A_2.E
1 1
.names $false mainclock.s1_mux8x0_A_2.F
1 1
.names $false mainclock.s1_mux8x0_A_2.G
1 1
.names $false mainclock.s1_mux8x0_A_2.H
1 1
.names $false mainclock.s1_mux8x0_A_2.Q
1 1
.names $false mainclock.s1_mux8x0_A_2.S0
1 1
.names $false mainclock.s1_mux8x0_A_2.S1
1 1
.names $false mainclock.s1_mux8x0_A_2.S2
1 1
.names $false mainclock.s1_mux8x0_A_3.A
1 1
.names $false mainclock.s1_mux8x0_A_3.B
1 1
.names $false mainclock.s1_mux8x0_A_3.C
1 1
.names $false mainclock.s1_mux8x0_A_3.D
1 1
.names $false mainclock.s1_mux8x0_A_3.E
1 1
.names $false mainclock.s1_mux8x0_A_3.F
1 1
.names $false mainclock.s1_mux8x0_A_3.G
1 1
.names $false mainclock.s1_mux8x0_A_3.H
1 1
.names $false mainclock.s1_mux8x0_A_3.Q
1 1
.names $false mainclock.s1_mux8x0_A_3.S0
1 1
.names $false mainclock.s1_mux8x0_A_3.S1
1 1
.names $false mainclock.s1_mux8x0_A_3.S2
1 1
.names $false mainclock.s1_mux8x0_A_S0_LUT3_O.I0
1 1
.names $false mainclock.s1_mux8x0_A_S0_LUT3_O.I1
1 1
.names $false mainclock.s1_mux8x0_A_S0_LUT3_O.I2
1 1
.names $false mainclock.s1_mux8x0_A_S0_LUT3_O.O
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mainclock.s1_mux8x0_A_S0_LUT3_O.XA1
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mainclock.s1_mux8x0_A_S0_LUT3_O.XA2
1 1
.names power_dff_Q_D_LUT3_O_5.XAB mainclock.s1_mux8x0_A_S0_LUT3_O.XAB
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mainclock.s1_mux8x0_A_S0_LUT3_O.XB1
1 1
.names $false mainclock.s1_mux8x0_A_S0_LUT3_O.XB2
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 mainclock.s1_mux8x0_A_S0_LUT3_O.XSL
1 1
.names $false mainclock.s1_mux8x0_A_S1_LUT3_O.I0
1 1
.names $false mainclock.s1_mux8x0_A_S1_LUT3_O.I1
1 1
.names $false mainclock.s1_mux8x0_A_S1_LUT3_O.I2
1 1
.names $false mainclock.s1_mux8x0_A_S1_LUT3_O.O
1 1
.names power_dff_Q_D_LUT3_O_5.XAB mainclock.s1_mux8x0_A_S1_LUT3_O.XA1
1 1
.names power_dff_Q_D_LUT3_O_5.XAB mainclock.s1_mux8x0_A_S1_LUT3_O.XA2
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mainclock.s1_mux8x0_A_S1_LUT3_O.XAB
1 1
.names power_dff_Q_D_LUT3_O_5.XAB mainclock.s1_mux8x0_A_S1_LUT3_O.XB1
1 1
.names power_dff_Q_D_LUT3_O_5.XAB mainclock.s1_mux8x0_A_S1_LUT3_O.XB2
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 mainclock.s1_mux8x0_A_S1_LUT3_O.XSL
1 1
.names $false mainclock.s1_mux8x0_A_S2_LUT3_O.I0
1 1
.names $false mainclock.s1_mux8x0_A_S2_LUT3_O.I1
1 1
.names $false mainclock.s1_mux8x0_A_S2_LUT3_O.I2
1 1
.names $false mainclock.s1_mux8x0_A_S2_LUT3_O.O
1 1
.names $false mainclock.s1_mux8x0_A_S2_LUT3_O.XA1
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 mainclock.s1_mux8x0_A_S2_LUT3_O.XA2
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mainclock.s1_mux8x0_A_S2_LUT3_O.XAB
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 mainclock.s1_mux8x0_A_S2_LUT3_O.XB1
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 mainclock.s1_mux8x0_A_S2_LUT3_O.XB2
1 1
.names power_dff_Q_D_LUT3_O_5.XAB mainclock.s1_mux8x0_A_S2_LUT3_O.XSL
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB mux_counter(0)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL mux_counter(1)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB mux_counter(10)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL mux_counter(11)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 mux_counter(12)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB mux_counter(13)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB mux_counter(14)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL mux_counter(15)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL mux_counter(16)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB mux_counter(17)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB mux_counter(18)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL mux_counter(19)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 mux_counter(2)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL mux_counter(20)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 mux_counter(21)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB mux_counter(22)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TSL mux_counter(3)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB mux_counter(4)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB mux_counter(5)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL mux_counter(6)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL mux_counter(7)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL mux_counter(8)
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL mux_counter(9)
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mux_index(0)
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 mux_index(1)
1 1
.names power_dff_Q_D_LUT3_O_5.XAB mux_index(2)
1 1
.names $false mux_index_dffe_Q_D_LUT1_O.I0
1 1
.names $false mux_index_dffe_Q_D_LUT1_O.O
1 1
.names $false mux_index_dffe_Q_D_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_D_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_D_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_D_LUT3_O.O
1 1
.names $false mux_index_dffe_Q_D_LUT3_O.XA1
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mux_index_dffe_Q_D_LUT3_O.XA2
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 mux_index_dffe_Q_D_LUT3_O.XAB
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mux_index_dffe_Q_D_LUT3_O.XB1
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mux_index_dffe_Q_D_LUT3_O.XB2
1 1
.names power_dff_Q_D_LUT3_O_5.XAB mux_index_dffe_Q_D_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_D_LUT3_O_1.I0
1 1
.names $false mux_index_dffe_Q_D_LUT3_O_1.I1
1 1
.names $false mux_index_dffe_Q_D_LUT3_O_1.I2
1 1
.names $false mux_index_dffe_Q_D_LUT3_O_1.O
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mux_index_dffe_Q_D_LUT3_O_1.XA1
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mux_index_dffe_Q_D_LUT3_O_1.XA2
1 1
.names power_dff_Q_D_LUT3_O_5.XAB mux_index_dffe_Q_D_LUT3_O_1.XAB
1 1
.names $false mux_index_dffe_Q_D_LUT3_O_1.XB1
1 1
.names power_dff_Q_D_LUT3_O_5.XSL mux_index_dffe_Q_D_LUT3_O_1.XB2
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 mux_index_dffe_Q_D_LUT3_O_1.XSL
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2 mux_index_dffe_Q_EN_LUT3_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O.XB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0 mux_index_dffe_Q_EN_LUT3_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1 mux_index_dffe_Q_EN_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XB1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XSL
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_I1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XAB
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XA1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XAB
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.O
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1_I1 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XA1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XAB
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XSL
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XB1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XA1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XAB
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XSL
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XB1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XA1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XAB
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XA1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XAB
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XA1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XAB
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.O
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XAB
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XSL
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I3
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TB2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I3
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TBS
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XA2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XB1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I3
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TBS
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I3
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TBS
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TSL
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BAB
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I3
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TAB
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TBS
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TSL
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BAB
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I3
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TAB
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I3
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TA2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TSL
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XB1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XSL
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XAB
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XB2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XA1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XA2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TBS mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I3
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0 mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2 mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0 mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1 mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.I0
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.I1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.O
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XA2
1 1
.names $false mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XB2
1 1
.names pulse_active_dff_Q_D_LUT2_O.XAB paused
1 1
.names $false paused_dffe_Q_D_LUT1_O.I0
1 1
.names $false paused_dffe_Q_D_LUT1_O.O
1 1
.names $false power_dff_Q_D_LUT3_O.I0
1 1
.names $false power_dff_Q_D_LUT3_O.I1
1 1
.names $false power_dff_Q_D_LUT3_O.I2
1 1
.names $false power_dff_Q_D_LUT3_O.O
1 1
.names $false power_dff_Q_D_LUT3_O.XA1
1 1
.names power_dff_Q_D_LUT3_O_5.XAB power_dff_Q_D_LUT3_O.XA2
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 power_dff_Q_D_LUT3_O.XAB
1 1
.names $false power_dff_Q_D_LUT3_O.XB1
1 1
.names $false power_dff_Q_D_LUT3_O.XB2
1 1
.names power_dff_Q_D_LUT3_O_5.XSL power_dff_Q_D_LUT3_O.XSL
1 1
.names $false power_dff_Q_D_LUT3_O_1.I0
1 1
.names $false power_dff_Q_D_LUT3_O_1.I1
1 1
.names $false power_dff_Q_D_LUT3_O_1.I2
1 1
.names $false power_dff_Q_D_LUT3_O_1.O
1 1
.names power_dff_Q_D_LUT3_O_5.XAB power_dff_Q_D_LUT3_O_1.XA1
1 1
.names $false power_dff_Q_D_LUT3_O_1.XA2
1 1
.names power_dff_Q_D_LUT3_O_5.XSL power_dff_Q_D_LUT3_O_1.XAB
1 1
.names $false power_dff_Q_D_LUT3_O_1.XB1
1 1
.names $false power_dff_Q_D_LUT3_O_1.XB2
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 power_dff_Q_D_LUT3_O_1.XSL
1 1
.names $false power_dff_Q_D_LUT3_O_2.I0
1 1
.names $false power_dff_Q_D_LUT3_O_2.I1
1 1
.names $false power_dff_Q_D_LUT3_O_2.I2
1 1
.names $false power_dff_Q_D_LUT3_O_2.O
1 1
.names $false power_dff_Q_D_LUT3_O_2.XA1
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 power_dff_Q_D_LUT3_O_2.XA2
1 1
.names power_dff_Q_D_LUT3_O_5.XAB power_dff_Q_D_LUT3_O_2.XAB
1 1
.names $false power_dff_Q_D_LUT3_O_2.XB1
1 1
.names $false power_dff_Q_D_LUT3_O_2.XB2
1 1
.names power_dff_Q_D_LUT3_O_5.XSL power_dff_Q_D_LUT3_O_2.XSL
1 1
.names $false power_dff_Q_D_LUT3_O_3.I0
1 1
.names $false power_dff_Q_D_LUT3_O_3.I1
1 1
.names $false power_dff_Q_D_LUT3_O_3.I2
1 1
.names $false power_dff_Q_D_LUT3_O_3.O
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 power_dff_Q_D_LUT3_O_3.XA1
1 1
.names $false power_dff_Q_D_LUT3_O_3.XA2
1 1
.names power_dff_Q_D_LUT3_O_5.XAB power_dff_Q_D_LUT3_O_3.XAB
1 1
.names $false power_dff_Q_D_LUT3_O_3.XB1
1 1
.names $false power_dff_Q_D_LUT3_O_3.XB2
1 1
.names power_dff_Q_D_LUT3_O_5.XSL power_dff_Q_D_LUT3_O_3.XSL
1 1
.names $false power_dff_Q_D_LUT3_O_4.I0
1 1
.names $false power_dff_Q_D_LUT3_O_4.I1
1 1
.names $false power_dff_Q_D_LUT3_O_4.I2
1 1
.names $false power_dff_Q_D_LUT3_O_4.O
1 1
.names power_dff_Q_D_LUT3_O_5.XSL power_dff_Q_D_LUT3_O_4.XA1
1 1
.names $false power_dff_Q_D_LUT3_O_4.XA2
1 1
.names power_dff_Q_D_LUT3_O_5.XAB power_dff_Q_D_LUT3_O_4.XAB
1 1
.names $false power_dff_Q_D_LUT3_O_4.XB1
1 1
.names $false power_dff_Q_D_LUT3_O_4.XB2
1 1
.names power_dff_Q_D_LUT3_O_5.XA1 power_dff_Q_D_LUT3_O_4.XSL
1 1
.names $false power_dff_Q_D_LUT3_O_5.I0
1 1
.names $false power_dff_Q_D_LUT3_O_5.I1
1 1
.names $false power_dff_Q_D_LUT3_O_5.I2
1 1
.names $false power_dff_Q_D_LUT3_O_5.O
1 1
.names $false power_dff_Q_D_LUT3_O_5.XA2
1 1
.names $false power_dff_Q_D_LUT3_O_5.XB1
1 1
.names $false power_dff_Q_D_LUT3_O_5.XB2
1 1
.names $false pulse_active_dff_Q_D_LUT2_O.I0
1 1
.names $false pulse_active_dff_Q_D_LUT2_O.I1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O.O
1 1
.names $false pulse_active_dff_Q_D_LUT2_O.XA1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O.XA2
1 1
.names $false pulse_active_dff_Q_D_LUT2_O.XB1
1 1
.names $true pulse_active_dff_Q_D_LUT2_O.XB2
1 1
.names pulse_active_dff_Q_D_LUT2_O_I0 pulse_active_dff_Q_D_LUT2_O.XSL
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.A
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.B
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.C
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.D
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.Q
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.S0
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.S1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.I0
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.I1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.I2
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.O
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XA1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XA2
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XB1
1 1
.names pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0 pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XB2
1 1
.names pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1 pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XSL
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I0
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I2
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.O
1 1
.names pulse_remain(0) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XA2
1 1
.names pulse_remain(1) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XB2
1 1
.names pulse_remain(2) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I0
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I2
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.O
1 1
.names pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0 pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XA2
1 1
.names pulse_remain(3) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XB2
1 1
.names pulse_remain(4) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names pulse_remain(7) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names pulse_remain(5) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names pulse_remain(6) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.end
