Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 27 12:03:09 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Test_wrapper_timing_summary_routed.rpt -rpx Test_wrapper_timing_summary_routed.rpx
| Design       : Test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.921     -223.623                    157                 6108        0.049        0.000                      0                 6108        4.020        0.000                       0                  2240  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.921     -223.623                    157                 5845        0.049        0.000                      0                 5845        4.020        0.000                       0                  2240  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.404        0.000                      0                  263        0.444        0.000                      0                  263  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          157  Failing Endpoints,  Worst Slack       -1.921ns,  Total Violation     -223.623ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 6.815ns (65.459%)  route 3.596ns (34.541%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.664     2.972    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y27          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     3.490 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=97, routed)          0.810     4.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[5]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.424    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.956 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.956    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.070    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.184    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.298 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.298    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.611 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[3]
                         net (fo=2, routed)           0.610     6.221    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[27]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.306     6.527 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.480     7.007    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.527 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=104, routed)         0.855     8.382    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[15]_i_1/O
                         net (fo=6, routed)           0.839     9.345    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[0])
                                                      4.036    13.381 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[0]
                         net (fo=1, routed)           0.002    13.383    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_153
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.594    12.786    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.862    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.462    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 -1.921    

Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 6.815ns (65.459%)  route 3.596ns (34.541%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.664     2.972    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y27          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     3.490 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=97, routed)          0.810     4.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[5]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.424    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.956 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.956    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.070    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.184    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.298 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.298    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.611 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[3]
                         net (fo=2, routed)           0.610     6.221    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[27]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.306     6.527 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.480     7.007    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.527 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=104, routed)         0.855     8.382    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[15]_i_1/O
                         net (fo=6, routed)           0.839     9.345    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[10])
                                                      4.036    13.381 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[10]
                         net (fo=1, routed)           0.002    13.383    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_143
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.594    12.786    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.862    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.462    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 -1.921    

Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 6.815ns (65.459%)  route 3.596ns (34.541%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.664     2.972    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y27          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     3.490 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=97, routed)          0.810     4.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[5]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.424    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.956 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.956    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.070    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.184    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.298 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.298    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.611 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[3]
                         net (fo=2, routed)           0.610     6.221    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[27]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.306     6.527 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.480     7.007    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.527 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=104, routed)         0.855     8.382    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[15]_i_1/O
                         net (fo=6, routed)           0.839     9.345    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[11])
                                                      4.036    13.381 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[11]
                         net (fo=1, routed)           0.002    13.383    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_142
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.594    12.786    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.862    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.462    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 -1.921    

Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 6.815ns (65.459%)  route 3.596ns (34.541%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.664     2.972    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y27          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     3.490 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=97, routed)          0.810     4.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[5]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.424    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.956 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.956    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.070    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.184    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.298 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.298    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.611 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[3]
                         net (fo=2, routed)           0.610     6.221    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[27]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.306     6.527 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.480     7.007    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.527 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=104, routed)         0.855     8.382    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[15]_i_1/O
                         net (fo=6, routed)           0.839     9.345    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[12])
                                                      4.036    13.381 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[12]
                         net (fo=1, routed)           0.002    13.383    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_141
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.594    12.786    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.862    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.462    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 -1.921    

Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 6.815ns (65.459%)  route 3.596ns (34.541%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.664     2.972    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y27          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     3.490 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=97, routed)          0.810     4.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[5]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.424    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.956 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.956    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.070    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.184    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.298 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.298    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.611 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[3]
                         net (fo=2, routed)           0.610     6.221    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[27]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.306     6.527 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.480     7.007    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.527 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=104, routed)         0.855     8.382    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[15]_i_1/O
                         net (fo=6, routed)           0.839     9.345    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[13])
                                                      4.036    13.381 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[13]
                         net (fo=1, routed)           0.002    13.383    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_140
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.594    12.786    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.862    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.462    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 -1.921    

Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 6.815ns (65.459%)  route 3.596ns (34.541%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.664     2.972    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y27          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     3.490 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=97, routed)          0.810     4.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[5]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.424    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.956 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.956    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.070    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.184    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.298 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.298    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.611 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[3]
                         net (fo=2, routed)           0.610     6.221    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[27]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.306     6.527 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.480     7.007    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.527 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=104, routed)         0.855     8.382    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[15]_i_1/O
                         net (fo=6, routed)           0.839     9.345    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[14])
                                                      4.036    13.381 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[14]
                         net (fo=1, routed)           0.002    13.383    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_139
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.594    12.786    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.862    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.462    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 -1.921    

Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 6.815ns (65.459%)  route 3.596ns (34.541%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.664     2.972    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y27          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     3.490 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=97, routed)          0.810     4.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[5]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.424    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.956 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.956    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.070    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.184    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.298 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.298    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.611 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[3]
                         net (fo=2, routed)           0.610     6.221    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[27]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.306     6.527 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.480     7.007    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.527 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=104, routed)         0.855     8.382    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[15]_i_1/O
                         net (fo=6, routed)           0.839     9.345    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[15])
                                                      4.036    13.381 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[15]
                         net (fo=1, routed)           0.002    13.383    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_138
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.594    12.786    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.862    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.462    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 -1.921    

Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 6.815ns (65.459%)  route 3.596ns (34.541%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.664     2.972    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y27          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     3.490 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=97, routed)          0.810     4.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[5]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.424    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.956 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.956    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.070    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.184    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.298 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.298    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.611 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[3]
                         net (fo=2, routed)           0.610     6.221    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[27]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.306     6.527 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.480     7.007    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.527 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=104, routed)         0.855     8.382    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[15]_i_1/O
                         net (fo=6, routed)           0.839     9.345    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[16])
                                                      4.036    13.381 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[16]
                         net (fo=1, routed)           0.002    13.383    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_137
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.594    12.786    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.862    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.462    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 -1.921    

Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 6.815ns (65.459%)  route 3.596ns (34.541%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.664     2.972    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y27          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     3.490 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=97, routed)          0.810     4.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[5]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.424    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.956 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.956    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.070    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.184    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.298 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.298    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.611 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[3]
                         net (fo=2, routed)           0.610     6.221    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[27]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.306     6.527 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.480     7.007    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.527 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=104, routed)         0.855     8.382    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[15]_i_1/O
                         net (fo=6, routed)           0.839     9.345    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[17])
                                                      4.036    13.381 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[17]
                         net (fo=1, routed)           0.002    13.383    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_136
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.594    12.786    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.862    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.462    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 -1.921    

Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 6.815ns (65.459%)  route 3.596ns (34.541%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.664     2.972    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y27          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     3.490 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=97, routed)          0.810     4.300    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[5]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.424 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.424    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_i_4_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.956 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.956    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.070    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.184    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__3_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.298 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.298    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__4_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.611 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3_carry__5/O[3]
                         net (fo=2, routed)           0.610     6.221    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i3[27]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.306     6.527 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3/O
                         net (fo=1, routed)           0.480     7.007    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/i__carry__2_i_3_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.527 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2_inferred__0/i__carry__2/CO[3]
                         net (fo=104, routed)         0.855     8.382    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i2
    SLICE_X8Y34          LUT5 (Prop_lut5_I4_O)        0.124     8.506 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i[15]_i_1/O
                         net (fo=6, routed)           0.839     9.345    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/data8[15]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[18])
                                                      4.036    13.381 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/PCOUT[18]
                         net (fo=1, routed)           0.002    13.383    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0_n_135
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.594    12.786    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    DSP48_X0Y15          DSP48E1                                      r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.862    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.462    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                 -1.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.227ns (55.371%)  route 0.183ns (44.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.183     1.236    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.099     1.335 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.335    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X2Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.854     1.224    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.581     0.922    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y53          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.173    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y53          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.850     1.220    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y53          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.935    
    SLICE_X0Y53          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.118    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.568%)  route 0.213ns (50.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.559     0.900    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y50         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/Q
                         net (fo=11, routed)          0.213     1.276    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]
    SLICE_X21Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.321 r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.321    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_i_1_n_0
    SLICE_X21Y49         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.831     1.201    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y49         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.092     1.264    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.980%)  route 0.209ns (56.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X4Y52          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.209     1.297    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.117%)  route 0.266ns (58.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.564     0.905    Test_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y48         FDRE                                         r  Test_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  Test_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[0]/Q
                         net (fo=1, routed)           0.266     1.312    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_In_reg[0][3]
    SLICE_X28Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.357 r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.357    Test_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[0]
    SLICE_X28Y51         FDRE                                         r  Test_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.831     1.201    Test_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y51         FDRE                                         r  Test_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.121     1.293    Test_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.838%)  route 0.252ns (64.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.562     0.903    Test_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X27Y51         FDRE                                         r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Test_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.252     1.296    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[28][1]
    SLICE_X21Y50         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.830     1.200    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y50         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.066     1.232    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.226ns (52.721%)  route 0.203ns (47.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.559     0.900    Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg2_reg[7]/Q
                         net (fo=1, routed)           0.203     1.230    Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg2[7]
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.098     1.328 r  Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.328    Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X22Y41         FDRE                                         r  Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.827     1.197    Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y41         FDRE                                         r  Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.092     1.255    Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.609%)  route 0.191ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.582     0.923    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y52          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.191     1.262    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.922%)  route 0.252ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.583     0.924    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.252     1.316    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.592%)  route 0.261ns (58.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.261     1.327    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[17]
    SLICE_X3Y46          LUT4 (Prop_lut4_I3_O)        0.045     1.372 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[18]_i_1/O
                         net (fo=1, routed)           0.000     1.372    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[18]
    SLICE_X3Y46          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.853     1.223    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y46          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.091     1.285    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y14    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y11    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y11    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y9     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y15    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y13    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X20Y46   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X20Y46   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y46   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y40   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.580ns (11.835%)  route 4.321ns (88.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.652     2.960    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=3, routed)           1.102     4.518    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.642 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         3.218     7.861    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X9Y34          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.501    12.693    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y34          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.264    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.580ns (11.835%)  route 4.321ns (88.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.652     2.960    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=3, routed)           1.102     4.518    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.642 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         3.218     7.861    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X9Y34          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.501    12.693    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y34          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.264    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.580ns (11.835%)  route 4.321ns (88.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.652     2.960    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=3, routed)           1.102     4.518    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.642 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         3.218     7.861    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X9Y34          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.501    12.693    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y34          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.264    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.580ns (11.835%)  route 4.321ns (88.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.652     2.960    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=3, routed)           1.102     4.518    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.642 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         3.218     7.861    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X9Y34          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.501    12.693    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y34          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.264    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.580ns (11.835%)  route 4.321ns (88.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.652     2.960    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=3, routed)           1.102     4.518    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.642 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         3.218     7.861    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X8Y34          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.501    12.693    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y34          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X8Y34          FDCE (Recov_fdce_C_CLR)     -0.319    12.350    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.580ns (12.137%)  route 4.199ns (87.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.652     2.960    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=3, routed)           1.102     4.518    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.642 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         3.096     7.739    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X11Y38         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.504    12.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y38         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]__1/C
                         clock pessimism              0.130    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.267    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]__1
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.580ns (12.137%)  route 4.199ns (87.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.652     2.960    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=3, routed)           1.102     4.518    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.642 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         3.096     7.739    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y38         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.504    12.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y38         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]__1/C
                         clock pessimism              0.130    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.319    12.353    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]__1
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.580ns (12.137%)  route 4.199ns (87.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.652     2.960    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=3, routed)           1.102     4.518    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.642 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         3.096     7.739    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y38         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.504    12.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y38         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]__1/C
                         clock pessimism              0.130    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.319    12.353    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]__1
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.580ns (12.137%)  route 4.199ns (87.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.652     2.960    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=3, routed)           1.102     4.518    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.642 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         3.096     7.739    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y38         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.504    12.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y38         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]__1/C
                         clock pessimism              0.130    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.319    12.353    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]__1
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.580ns (12.137%)  route 4.199ns (87.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.652     2.960    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y22         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456     3.416 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=3, routed)           1.102     4.518    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.642 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         3.096     7.739    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y38         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        1.504    12.696    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y38         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]__1/C
                         clock pessimism              0.130    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.319    12.353    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]__1
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  4.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.539%)  route 0.433ns (67.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.548     0.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y23         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.221     1.274    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.319 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         0.212     1.531    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X16Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]__1/C
                         clock pessimism             -0.034     1.154    
    SLICE_X16Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]__1
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[11]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.539%)  route 0.433ns (67.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.548     0.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y23         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.221     1.274    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.319 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         0.212     1.531    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X16Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[11]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[11]__1/C
                         clock pessimism             -0.034     1.154    
    SLICE_X16Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[11]__1
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[4]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.539%)  route 0.433ns (67.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.548     0.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y23         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.221     1.274    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.319 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         0.212     1.531    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X16Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[4]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[4]__1/C
                         clock pessimism             -0.034     1.154    
    SLICE_X16Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[4]__1
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[5]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.539%)  route 0.433ns (67.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.548     0.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y23         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.221     1.274    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.319 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         0.212     1.531    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X16Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[5]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[5]__1/C
                         clock pessimism             -0.034     1.154    
    SLICE_X16Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[5]__1
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.539%)  route 0.433ns (67.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.548     0.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y23         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.221     1.274    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.319 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         0.212     1.531    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X16Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]__1/C
                         clock pessimism             -0.034     1.154    
    SLICE_X16Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]__1
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[8]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.539%)  route 0.433ns (67.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.548     0.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y23         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.221     1.274    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.319 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         0.212     1.531    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X16Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[8]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[8]__1/C
                         clock pessimism             -0.034     1.154    
    SLICE_X16Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[8]__1
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.539%)  route 0.433ns (67.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.548     0.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y23         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.221     1.274    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.319 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         0.212     1.531    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X16Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]__1/C
                         clock pessimism             -0.034     1.154    
    SLICE_X16Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]__1
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.539%)  route 0.433ns (67.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.548     0.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y23         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.221     1.274    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.319 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         0.212     1.531    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[4]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X17Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.539%)  route 0.433ns (67.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.548     0.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y23         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.221     1.274    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.319 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         0.212     1.531    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[5]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X17Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.539%)  route 0.433ns (67.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.548     0.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y23         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.221     1.274    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X23Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.319 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_2/O
                         net (fo=167, routed)         0.212     1.531    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y22         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2240, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y22         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[6]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X17Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.469    





