-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_sige is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    alpha : IN STD_LOGIC_VECTOR (31 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_float_sige is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv11_600 : STD_LOGIC_VECTOR (10 downto 0) := "11000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv23_AAB : STD_LOGIC_VECTOR (22 downto 0) := "00000000000101010101011";
    constant ap_const_lv11_300 : STD_LOGIC_VECTOR (10 downto 0) := "01100000000";
    constant ap_const_lv10_100 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln98_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln105_fu_1756_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln105_reg_1939_pp0_iter25_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_64_reg_1944 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_1944_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1772_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_1948 : STD_LOGIC_VECTOR (15 downto 0);
    signal f_x_fu_1799_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_reg_1953_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1414_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sig_reg_1990 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln110_1_fu_1813_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1546_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_2031 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1551_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_reg_2036 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1556_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_2041 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1561_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_2046 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1566_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_reg_2051 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1571_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_2056 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_reg_2061 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1581_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_reg_2066 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_reg_2071 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1591_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_reg_2076 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_reg_2081 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1601_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_reg_2086 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1606_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_reg_2091 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_reg_2096 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1616_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_reg_2101 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1621_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_reg_2106 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1626_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_reg_2111 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1631_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_reg_2116 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_reg_2121 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1641_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_reg_2126 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1646_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_reg_2131 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_reg_2136 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1656_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_reg_2141 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1661_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_reg_2146 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_reg_2151 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1671_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_reg_2156 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1676_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_reg_2161 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1681_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_54_reg_2166 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1686_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_reg_2171 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1691_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_reg_2176 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1696_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_reg_2181 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1701_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_reg_2186 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1254_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_reg_2191 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1259_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_1_reg_2196 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1264_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_2_reg_2201 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1269_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_3_reg_2206 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1274_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_4_reg_2211 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1279_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_5_reg_2216 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_6_reg_2221 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1289_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_7_reg_2226 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1294_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_8_reg_2231 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_9_reg_2236 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_s_reg_2241 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1309_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_10_reg_2246 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1314_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_11_reg_2251 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1319_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_12_reg_2256 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1324_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_13_reg_2261 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_14_reg_2266 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1334_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_15_reg_2271 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1339_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_16_reg_2276 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1344_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_17_reg_2281 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1349_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_18_reg_2286 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1354_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_19_reg_2291 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_20_reg_2296 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_21_reg_2301 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1369_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_22_reg_2306 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1374_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_23_reg_2311 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1379_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_24_reg_2316 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_25_reg_2321 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1389_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_26_reg_2326 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_27_reg_2331 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1399_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_28_reg_2336 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1404_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_29_reg_2341 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1409_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7_30_reg_2346 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1418_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_reg_2351 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1422_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_1_reg_2356 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1426_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_2_reg_2361 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1430_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_3_reg_2366 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1434_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_4_reg_2371 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1438_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_5_reg_2376 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1442_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_6_reg_2381 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1446_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_7_reg_2386 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1450_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_8_reg_2391 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1454_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_9_reg_2396 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1458_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_10_reg_2401 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1462_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_11_reg_2406 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1466_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_12_reg_2411 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_13_reg_2416 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1474_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_14_reg_2421 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1478_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_15_reg_2426 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_16_reg_2431 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_17_reg_2436 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1490_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_18_reg_2441 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1494_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_19_reg_2446 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1498_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_20_reg_2451 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1502_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_21_reg_2456 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1506_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_22_reg_2461 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1510_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_23_reg_2466 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1514_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_24_reg_2471 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1518_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_25_reg_2476 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1522_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_26_reg_2481 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1526_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_27_reg_2486 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1530_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_28_reg_2491 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1534_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_29_reg_2496 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1538_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_30_reg_2501 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xtrue_31_reg_2506 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_round_float32_to_bf16_ieee_fu_1030_ap_ready : STD_LOGIC;
    signal tmp_2_round_float32_to_bf16_ieee_fu_1030_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_round_float32_to_bf16_ieee_fu_1037_ap_ready : STD_LOGIC;
    signal tmp_4_round_float32_to_bf16_ieee_fu_1037_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_round_float32_to_bf16_ieee_fu_1044_ap_ready : STD_LOGIC;
    signal tmp_6_round_float32_to_bf16_ieee_fu_1044_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_round_float32_to_bf16_ieee_fu_1051_ap_ready : STD_LOGIC;
    signal tmp_8_round_float32_to_bf16_ieee_fu_1051_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_round_float32_to_bf16_ieee_fu_1058_ap_ready : STD_LOGIC;
    signal tmp_s_round_float32_to_bf16_ieee_fu_1058_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_round_float32_to_bf16_ieee_fu_1065_ap_ready : STD_LOGIC;
    signal tmp_11_round_float32_to_bf16_ieee_fu_1065_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_round_float32_to_bf16_ieee_fu_1072_ap_ready : STD_LOGIC;
    signal tmp_13_round_float32_to_bf16_ieee_fu_1072_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_round_float32_to_bf16_ieee_fu_1079_ap_ready : STD_LOGIC;
    signal tmp_15_round_float32_to_bf16_ieee_fu_1079_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_round_float32_to_bf16_ieee_fu_1086_ap_ready : STD_LOGIC;
    signal tmp_17_round_float32_to_bf16_ieee_fu_1086_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_round_float32_to_bf16_ieee_fu_1093_ap_ready : STD_LOGIC;
    signal tmp_19_round_float32_to_bf16_ieee_fu_1093_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_round_float32_to_bf16_ieee_fu_1100_ap_ready : STD_LOGIC;
    signal tmp_21_round_float32_to_bf16_ieee_fu_1100_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_round_float32_to_bf16_ieee_fu_1107_ap_ready : STD_LOGIC;
    signal tmp_23_round_float32_to_bf16_ieee_fu_1107_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_round_float32_to_bf16_ieee_fu_1114_ap_ready : STD_LOGIC;
    signal tmp_25_round_float32_to_bf16_ieee_fu_1114_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_round_float32_to_bf16_ieee_fu_1121_ap_ready : STD_LOGIC;
    signal tmp_27_round_float32_to_bf16_ieee_fu_1121_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_round_float32_to_bf16_ieee_fu_1128_ap_ready : STD_LOGIC;
    signal tmp_29_round_float32_to_bf16_ieee_fu_1128_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_round_float32_to_bf16_ieee_fu_1135_ap_ready : STD_LOGIC;
    signal tmp_31_round_float32_to_bf16_ieee_fu_1135_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_round_float32_to_bf16_ieee_fu_1142_ap_ready : STD_LOGIC;
    signal tmp_33_round_float32_to_bf16_ieee_fu_1142_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_round_float32_to_bf16_ieee_fu_1149_ap_ready : STD_LOGIC;
    signal tmp_35_round_float32_to_bf16_ieee_fu_1149_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_round_float32_to_bf16_ieee_fu_1156_ap_ready : STD_LOGIC;
    signal tmp_37_round_float32_to_bf16_ieee_fu_1156_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_round_float32_to_bf16_ieee_fu_1163_ap_ready : STD_LOGIC;
    signal tmp_39_round_float32_to_bf16_ieee_fu_1163_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_round_float32_to_bf16_ieee_fu_1170_ap_ready : STD_LOGIC;
    signal tmp_41_round_float32_to_bf16_ieee_fu_1170_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_round_float32_to_bf16_ieee_fu_1177_ap_ready : STD_LOGIC;
    signal tmp_43_round_float32_to_bf16_ieee_fu_1177_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_round_float32_to_bf16_ieee_fu_1184_ap_ready : STD_LOGIC;
    signal tmp_45_round_float32_to_bf16_ieee_fu_1184_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_round_float32_to_bf16_ieee_fu_1191_ap_ready : STD_LOGIC;
    signal tmp_47_round_float32_to_bf16_ieee_fu_1191_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_round_float32_to_bf16_ieee_fu_1198_ap_ready : STD_LOGIC;
    signal tmp_49_round_float32_to_bf16_ieee_fu_1198_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_round_float32_to_bf16_ieee_fu_1205_ap_ready : STD_LOGIC;
    signal tmp_51_round_float32_to_bf16_ieee_fu_1205_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_round_float32_to_bf16_ieee_fu_1212_ap_ready : STD_LOGIC;
    signal tmp_53_round_float32_to_bf16_ieee_fu_1212_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_round_float32_to_bf16_ieee_fu_1219_ap_ready : STD_LOGIC;
    signal tmp_55_round_float32_to_bf16_ieee_fu_1219_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_round_float32_to_bf16_ieee_fu_1226_ap_ready : STD_LOGIC;
    signal tmp_57_round_float32_to_bf16_ieee_fu_1226_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_round_float32_to_bf16_ieee_fu_1233_ap_ready : STD_LOGIC;
    signal tmp_59_round_float32_to_bf16_ieee_fu_1233_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_61_round_float32_to_bf16_ieee_fu_1240_ap_ready : STD_LOGIC;
    signal tmp_61_round_float32_to_bf16_ieee_fu_1240_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_63_round_float32_to_bf16_ieee_fu_1247_ap_ready : STD_LOGIC;
    signal tmp_63_round_float32_to_bf16_ieee_fu_1247_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln105_fu_1849_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_mul_fu_184 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln105_1_fu_1738_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal idx_fu_188 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln98_fu_1729_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1414_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_1719_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln105_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln105_fu_1750_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_1772_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_f32_fu_1792_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln110_fu_1804_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln110_fu_1807_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_round_float32_to_bf16_ieee IS
    port (
        ap_ready : OUT STD_LOGIC;
        x_in : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_21_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    tmp_2_round_float32_to_bf16_ieee_fu_1030 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_2_round_float32_to_bf16_ieee_fu_1030_ap_ready,
        x_in => xtrue_reg_2351,
        ap_return => tmp_2_round_float32_to_bf16_ieee_fu_1030_ap_return);

    tmp_4_round_float32_to_bf16_ieee_fu_1037 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_4_round_float32_to_bf16_ieee_fu_1037_ap_ready,
        x_in => xtrue_1_reg_2356,
        ap_return => tmp_4_round_float32_to_bf16_ieee_fu_1037_ap_return);

    tmp_6_round_float32_to_bf16_ieee_fu_1044 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_6_round_float32_to_bf16_ieee_fu_1044_ap_ready,
        x_in => xtrue_2_reg_2361,
        ap_return => tmp_6_round_float32_to_bf16_ieee_fu_1044_ap_return);

    tmp_8_round_float32_to_bf16_ieee_fu_1051 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_8_round_float32_to_bf16_ieee_fu_1051_ap_ready,
        x_in => xtrue_3_reg_2366,
        ap_return => tmp_8_round_float32_to_bf16_ieee_fu_1051_ap_return);

    tmp_s_round_float32_to_bf16_ieee_fu_1058 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_s_round_float32_to_bf16_ieee_fu_1058_ap_ready,
        x_in => xtrue_4_reg_2371,
        ap_return => tmp_s_round_float32_to_bf16_ieee_fu_1058_ap_return);

    tmp_11_round_float32_to_bf16_ieee_fu_1065 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_11_round_float32_to_bf16_ieee_fu_1065_ap_ready,
        x_in => xtrue_5_reg_2376,
        ap_return => tmp_11_round_float32_to_bf16_ieee_fu_1065_ap_return);

    tmp_13_round_float32_to_bf16_ieee_fu_1072 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_13_round_float32_to_bf16_ieee_fu_1072_ap_ready,
        x_in => xtrue_6_reg_2381,
        ap_return => tmp_13_round_float32_to_bf16_ieee_fu_1072_ap_return);

    tmp_15_round_float32_to_bf16_ieee_fu_1079 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_15_round_float32_to_bf16_ieee_fu_1079_ap_ready,
        x_in => xtrue_7_reg_2386,
        ap_return => tmp_15_round_float32_to_bf16_ieee_fu_1079_ap_return);

    tmp_17_round_float32_to_bf16_ieee_fu_1086 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_17_round_float32_to_bf16_ieee_fu_1086_ap_ready,
        x_in => xtrue_8_reg_2391,
        ap_return => tmp_17_round_float32_to_bf16_ieee_fu_1086_ap_return);

    tmp_19_round_float32_to_bf16_ieee_fu_1093 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_19_round_float32_to_bf16_ieee_fu_1093_ap_ready,
        x_in => xtrue_9_reg_2396,
        ap_return => tmp_19_round_float32_to_bf16_ieee_fu_1093_ap_return);

    tmp_21_round_float32_to_bf16_ieee_fu_1100 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_21_round_float32_to_bf16_ieee_fu_1100_ap_ready,
        x_in => xtrue_10_reg_2401,
        ap_return => tmp_21_round_float32_to_bf16_ieee_fu_1100_ap_return);

    tmp_23_round_float32_to_bf16_ieee_fu_1107 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_23_round_float32_to_bf16_ieee_fu_1107_ap_ready,
        x_in => xtrue_11_reg_2406,
        ap_return => tmp_23_round_float32_to_bf16_ieee_fu_1107_ap_return);

    tmp_25_round_float32_to_bf16_ieee_fu_1114 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_25_round_float32_to_bf16_ieee_fu_1114_ap_ready,
        x_in => xtrue_12_reg_2411,
        ap_return => tmp_25_round_float32_to_bf16_ieee_fu_1114_ap_return);

    tmp_27_round_float32_to_bf16_ieee_fu_1121 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_27_round_float32_to_bf16_ieee_fu_1121_ap_ready,
        x_in => xtrue_13_reg_2416,
        ap_return => tmp_27_round_float32_to_bf16_ieee_fu_1121_ap_return);

    tmp_29_round_float32_to_bf16_ieee_fu_1128 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_29_round_float32_to_bf16_ieee_fu_1128_ap_ready,
        x_in => xtrue_14_reg_2421,
        ap_return => tmp_29_round_float32_to_bf16_ieee_fu_1128_ap_return);

    tmp_31_round_float32_to_bf16_ieee_fu_1135 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_31_round_float32_to_bf16_ieee_fu_1135_ap_ready,
        x_in => xtrue_15_reg_2426,
        ap_return => tmp_31_round_float32_to_bf16_ieee_fu_1135_ap_return);

    tmp_33_round_float32_to_bf16_ieee_fu_1142 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_33_round_float32_to_bf16_ieee_fu_1142_ap_ready,
        x_in => xtrue_16_reg_2431,
        ap_return => tmp_33_round_float32_to_bf16_ieee_fu_1142_ap_return);

    tmp_35_round_float32_to_bf16_ieee_fu_1149 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_35_round_float32_to_bf16_ieee_fu_1149_ap_ready,
        x_in => xtrue_17_reg_2436,
        ap_return => tmp_35_round_float32_to_bf16_ieee_fu_1149_ap_return);

    tmp_37_round_float32_to_bf16_ieee_fu_1156 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_37_round_float32_to_bf16_ieee_fu_1156_ap_ready,
        x_in => xtrue_18_reg_2441,
        ap_return => tmp_37_round_float32_to_bf16_ieee_fu_1156_ap_return);

    tmp_39_round_float32_to_bf16_ieee_fu_1163 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_39_round_float32_to_bf16_ieee_fu_1163_ap_ready,
        x_in => xtrue_19_reg_2446,
        ap_return => tmp_39_round_float32_to_bf16_ieee_fu_1163_ap_return);

    tmp_41_round_float32_to_bf16_ieee_fu_1170 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_41_round_float32_to_bf16_ieee_fu_1170_ap_ready,
        x_in => xtrue_20_reg_2451,
        ap_return => tmp_41_round_float32_to_bf16_ieee_fu_1170_ap_return);

    tmp_43_round_float32_to_bf16_ieee_fu_1177 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_43_round_float32_to_bf16_ieee_fu_1177_ap_ready,
        x_in => xtrue_21_reg_2456,
        ap_return => tmp_43_round_float32_to_bf16_ieee_fu_1177_ap_return);

    tmp_45_round_float32_to_bf16_ieee_fu_1184 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_45_round_float32_to_bf16_ieee_fu_1184_ap_ready,
        x_in => xtrue_22_reg_2461,
        ap_return => tmp_45_round_float32_to_bf16_ieee_fu_1184_ap_return);

    tmp_47_round_float32_to_bf16_ieee_fu_1191 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_47_round_float32_to_bf16_ieee_fu_1191_ap_ready,
        x_in => xtrue_23_reg_2466,
        ap_return => tmp_47_round_float32_to_bf16_ieee_fu_1191_ap_return);

    tmp_49_round_float32_to_bf16_ieee_fu_1198 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_49_round_float32_to_bf16_ieee_fu_1198_ap_ready,
        x_in => xtrue_24_reg_2471,
        ap_return => tmp_49_round_float32_to_bf16_ieee_fu_1198_ap_return);

    tmp_51_round_float32_to_bf16_ieee_fu_1205 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_51_round_float32_to_bf16_ieee_fu_1205_ap_ready,
        x_in => xtrue_25_reg_2476,
        ap_return => tmp_51_round_float32_to_bf16_ieee_fu_1205_ap_return);

    tmp_53_round_float32_to_bf16_ieee_fu_1212 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_53_round_float32_to_bf16_ieee_fu_1212_ap_ready,
        x_in => xtrue_26_reg_2481,
        ap_return => tmp_53_round_float32_to_bf16_ieee_fu_1212_ap_return);

    tmp_55_round_float32_to_bf16_ieee_fu_1219 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_55_round_float32_to_bf16_ieee_fu_1219_ap_ready,
        x_in => xtrue_27_reg_2486,
        ap_return => tmp_55_round_float32_to_bf16_ieee_fu_1219_ap_return);

    tmp_57_round_float32_to_bf16_ieee_fu_1226 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_57_round_float32_to_bf16_ieee_fu_1226_ap_ready,
        x_in => xtrue_28_reg_2491,
        ap_return => tmp_57_round_float32_to_bf16_ieee_fu_1226_ap_return);

    tmp_59_round_float32_to_bf16_ieee_fu_1233 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_59_round_float32_to_bf16_ieee_fu_1233_ap_ready,
        x_in => xtrue_29_reg_2496,
        ap_return => tmp_59_round_float32_to_bf16_ieee_fu_1233_ap_return);

    tmp_61_round_float32_to_bf16_ieee_fu_1240 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_61_round_float32_to_bf16_ieee_fu_1240_ap_ready,
        x_in => xtrue_30_reg_2501,
        ap_return => tmp_61_round_float32_to_bf16_ieee_fu_1240_ap_return);

    tmp_63_round_float32_to_bf16_ieee_fu_1247 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_63_round_float32_to_bf16_ieee_fu_1247_ap_ready,
        x_in => xtrue_31_reg_2506,
        ap_return => tmp_63_round_float32_to_bf16_ieee_fu_1247_ap_return);

    fadd_32ns_32ns_32_4_full_dsp_1_U70 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_1_reg_2031,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1254_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U71 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_3_reg_2036,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1259_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U72 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_5_reg_2041,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1264_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U73 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_7_reg_2046,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1269_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U74 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_9_reg_2051,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1274_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U75 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_10_reg_2056,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1279_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U76 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_12_reg_2061,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1284_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U77 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_14_reg_2066,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1289_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U78 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_16_reg_2071,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1294_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U79 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_18_reg_2076,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1299_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U80 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_20_reg_2081,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1304_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U81 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_22_reg_2086,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1309_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U82 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_24_reg_2091,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1314_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U83 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_26_reg_2096,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1319_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U84 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_28_reg_2101,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1324_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U85 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_30_reg_2106,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1329_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U86 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_32_reg_2111,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1334_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U87 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_34_reg_2116,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1339_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U88 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_36_reg_2121,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1344_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U89 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_38_reg_2126,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1349_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U90 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_40_reg_2131,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1354_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U91 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_42_reg_2136,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1359_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U92 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_44_reg_2141,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1364_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U93 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_46_reg_2146,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1369_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U94 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_48_reg_2151,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1374_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U95 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_50_reg_2156,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1379_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U96 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_52_reg_2161,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1384_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U97 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_54_reg_2166,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1389_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U98 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_56_reg_2171,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1394_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U99 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_58_reg_2176,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1399_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U100 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_60_reg_2181,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1404_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U101 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_62_reg_2186,
        din1 => ap_const_lv32_3F800000,
        ce => ap_const_logic_1,
        dout => grp_fu_1409_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U102 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1414_p0,
        din1 => alpha,
        ce => ap_const_logic_1,
        dout => grp_fu_1414_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U103 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_reg_2191,
        ce => ap_const_logic_1,
        dout => grp_fu_1418_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U104 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_1_reg_2196,
        ce => ap_const_logic_1,
        dout => grp_fu_1422_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U105 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_2_reg_2201,
        ce => ap_const_logic_1,
        dout => grp_fu_1426_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U106 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_3_reg_2206,
        ce => ap_const_logic_1,
        dout => grp_fu_1430_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U107 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_4_reg_2211,
        ce => ap_const_logic_1,
        dout => grp_fu_1434_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U108 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_5_reg_2216,
        ce => ap_const_logic_1,
        dout => grp_fu_1438_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U109 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_6_reg_2221,
        ce => ap_const_logic_1,
        dout => grp_fu_1442_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U110 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_7_reg_2226,
        ce => ap_const_logic_1,
        dout => grp_fu_1446_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U111 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_8_reg_2231,
        ce => ap_const_logic_1,
        dout => grp_fu_1450_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U112 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_9_reg_2236,
        ce => ap_const_logic_1,
        dout => grp_fu_1454_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U113 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_s_reg_2241,
        ce => ap_const_logic_1,
        dout => grp_fu_1458_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U114 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_10_reg_2246,
        ce => ap_const_logic_1,
        dout => grp_fu_1462_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U115 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_11_reg_2251,
        ce => ap_const_logic_1,
        dout => grp_fu_1466_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U116 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_12_reg_2256,
        ce => ap_const_logic_1,
        dout => grp_fu_1470_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U117 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_13_reg_2261,
        ce => ap_const_logic_1,
        dout => grp_fu_1474_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U118 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_14_reg_2266,
        ce => ap_const_logic_1,
        dout => grp_fu_1478_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U119 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_15_reg_2271,
        ce => ap_const_logic_1,
        dout => grp_fu_1482_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U120 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_16_reg_2276,
        ce => ap_const_logic_1,
        dout => grp_fu_1486_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U121 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_17_reg_2281,
        ce => ap_const_logic_1,
        dout => grp_fu_1490_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U122 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_18_reg_2286,
        ce => ap_const_logic_1,
        dout => grp_fu_1494_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U123 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_19_reg_2291,
        ce => ap_const_logic_1,
        dout => grp_fu_1498_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U124 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_20_reg_2296,
        ce => ap_const_logic_1,
        dout => grp_fu_1502_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U125 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_21_reg_2301,
        ce => ap_const_logic_1,
        dout => grp_fu_1506_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U126 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_22_reg_2306,
        ce => ap_const_logic_1,
        dout => grp_fu_1510_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U127 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_23_reg_2311,
        ce => ap_const_logic_1,
        dout => grp_fu_1514_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U128 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_24_reg_2316,
        ce => ap_const_logic_1,
        dout => grp_fu_1518_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U129 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_25_reg_2321,
        ce => ap_const_logic_1,
        dout => grp_fu_1522_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U130 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_26_reg_2326,
        ce => ap_const_logic_1,
        dout => grp_fu_1526_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U131 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_27_reg_2331,
        ce => ap_const_logic_1,
        dout => grp_fu_1530_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U132 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_28_reg_2336,
        ce => ap_const_logic_1,
        dout => grp_fu_1534_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U133 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_29_reg_2341,
        ce => ap_const_logic_1,
        dout => grp_fu_1538_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U134 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => f_x_reg_1953_pp0_iter16_reg,
        din1 => add7_30_reg_2346,
        ce => ap_const_logic_1,
        dout => grp_fu_1542_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U135 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1546_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U136 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1551_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U137 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1556_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U138 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1561_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U139 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1566_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U140 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1571_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U141 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1576_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U142 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1581_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U143 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1586_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U144 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1591_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U145 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1596_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U146 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1601_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U147 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1606_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U148 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1611_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U149 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1616_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U150 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1621_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U151 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1626_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U152 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1631_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U153 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1636_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U154 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1641_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U155 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1646_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U156 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1651_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U157 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1656_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U158 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1661_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U159 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1666_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U160 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1671_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U161 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1676_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U162 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1681_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U163 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1686_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U164 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1691_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U165 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1696_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U166 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => bitcast_ln110_1_fu_1813_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1701_p2);

    mux_21_16_1_1_U167 : component activation_accelerator_mux_21_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv16_0,
        din1 => ap_const_lv16_0,
        din2 => tmp_fu_1772_p3,
        dout => tmp_fu_1772_p4);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter25_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_188 <= ap_const_lv11_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln98_fu_1723_p2 = ap_const_lv1_0))) then 
                    idx_fu_188 <= add_ln98_fu_1729_p2;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    phi_mul_fu_184 <= ap_const_lv23_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln98_fu_1723_p2 = ap_const_lv1_0))) then 
                    phi_mul_fu_184 <= add_ln105_1_fu_1738_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add7_10_reg_2246 <= grp_fu_1309_p2;
                add7_11_reg_2251 <= grp_fu_1314_p2;
                add7_12_reg_2256 <= grp_fu_1319_p2;
                add7_13_reg_2261 <= grp_fu_1324_p2;
                add7_14_reg_2266 <= grp_fu_1329_p2;
                add7_15_reg_2271 <= grp_fu_1334_p2;
                add7_16_reg_2276 <= grp_fu_1339_p2;
                add7_17_reg_2281 <= grp_fu_1344_p2;
                add7_18_reg_2286 <= grp_fu_1349_p2;
                add7_19_reg_2291 <= grp_fu_1354_p2;
                add7_1_reg_2196 <= grp_fu_1259_p2;
                add7_20_reg_2296 <= grp_fu_1359_p2;
                add7_21_reg_2301 <= grp_fu_1364_p2;
                add7_22_reg_2306 <= grp_fu_1369_p2;
                add7_23_reg_2311 <= grp_fu_1374_p2;
                add7_24_reg_2316 <= grp_fu_1379_p2;
                add7_25_reg_2321 <= grp_fu_1384_p2;
                add7_26_reg_2326 <= grp_fu_1389_p2;
                add7_27_reg_2331 <= grp_fu_1394_p2;
                add7_28_reg_2336 <= grp_fu_1399_p2;
                add7_29_reg_2341 <= grp_fu_1404_p2;
                add7_2_reg_2201 <= grp_fu_1264_p2;
                add7_30_reg_2346 <= grp_fu_1409_p2;
                add7_3_reg_2206 <= grp_fu_1269_p2;
                add7_4_reg_2211 <= grp_fu_1274_p2;
                add7_5_reg_2216 <= grp_fu_1279_p2;
                add7_6_reg_2221 <= grp_fu_1284_p2;
                add7_7_reg_2226 <= grp_fu_1289_p2;
                add7_8_reg_2231 <= grp_fu_1294_p2;
                add7_9_reg_2236 <= grp_fu_1299_p2;
                add7_reg_2191 <= grp_fu_1254_p2;
                add7_s_reg_2241 <= grp_fu_1304_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    f_x_reg_1953(31 downto 16) <= f_x_fu_1799_p1(31 downto 16);
                    f_x_reg_1953_pp0_iter10_reg(31 downto 16) <= f_x_reg_1953_pp0_iter9_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter11_reg(31 downto 16) <= f_x_reg_1953_pp0_iter10_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter12_reg(31 downto 16) <= f_x_reg_1953_pp0_iter11_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter13_reg(31 downto 16) <= f_x_reg_1953_pp0_iter12_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter14_reg(31 downto 16) <= f_x_reg_1953_pp0_iter13_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter15_reg(31 downto 16) <= f_x_reg_1953_pp0_iter14_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter16_reg(31 downto 16) <= f_x_reg_1953_pp0_iter15_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter3_reg(31 downto 16) <= f_x_reg_1953(31 downto 16);
                    f_x_reg_1953_pp0_iter4_reg(31 downto 16) <= f_x_reg_1953_pp0_iter3_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter5_reg(31 downto 16) <= f_x_reg_1953_pp0_iter4_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter6_reg(31 downto 16) <= f_x_reg_1953_pp0_iter5_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter7_reg(31 downto 16) <= f_x_reg_1953_pp0_iter6_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter8_reg(31 downto 16) <= f_x_reg_1953_pp0_iter7_reg(31 downto 16);
                    f_x_reg_1953_pp0_iter9_reg(31 downto 16) <= f_x_reg_1953_pp0_iter8_reg(31 downto 16);
                select_ln105_reg_1939_pp0_iter10_reg <= select_ln105_reg_1939_pp0_iter9_reg;
                select_ln105_reg_1939_pp0_iter11_reg <= select_ln105_reg_1939_pp0_iter10_reg;
                select_ln105_reg_1939_pp0_iter12_reg <= select_ln105_reg_1939_pp0_iter11_reg;
                select_ln105_reg_1939_pp0_iter13_reg <= select_ln105_reg_1939_pp0_iter12_reg;
                select_ln105_reg_1939_pp0_iter14_reg <= select_ln105_reg_1939_pp0_iter13_reg;
                select_ln105_reg_1939_pp0_iter15_reg <= select_ln105_reg_1939_pp0_iter14_reg;
                select_ln105_reg_1939_pp0_iter16_reg <= select_ln105_reg_1939_pp0_iter15_reg;
                select_ln105_reg_1939_pp0_iter17_reg <= select_ln105_reg_1939_pp0_iter16_reg;
                select_ln105_reg_1939_pp0_iter18_reg <= select_ln105_reg_1939_pp0_iter17_reg;
                select_ln105_reg_1939_pp0_iter19_reg <= select_ln105_reg_1939_pp0_iter18_reg;
                select_ln105_reg_1939_pp0_iter20_reg <= select_ln105_reg_1939_pp0_iter19_reg;
                select_ln105_reg_1939_pp0_iter21_reg <= select_ln105_reg_1939_pp0_iter20_reg;
                select_ln105_reg_1939_pp0_iter22_reg <= select_ln105_reg_1939_pp0_iter21_reg;
                select_ln105_reg_1939_pp0_iter23_reg <= select_ln105_reg_1939_pp0_iter22_reg;
                select_ln105_reg_1939_pp0_iter24_reg <= select_ln105_reg_1939_pp0_iter23_reg;
                select_ln105_reg_1939_pp0_iter25_reg <= select_ln105_reg_1939_pp0_iter24_reg;
                select_ln105_reg_1939_pp0_iter2_reg <= select_ln105_reg_1939;
                select_ln105_reg_1939_pp0_iter3_reg <= select_ln105_reg_1939_pp0_iter2_reg;
                select_ln105_reg_1939_pp0_iter4_reg <= select_ln105_reg_1939_pp0_iter3_reg;
                select_ln105_reg_1939_pp0_iter5_reg <= select_ln105_reg_1939_pp0_iter4_reg;
                select_ln105_reg_1939_pp0_iter6_reg <= select_ln105_reg_1939_pp0_iter5_reg;
                select_ln105_reg_1939_pp0_iter7_reg <= select_ln105_reg_1939_pp0_iter6_reg;
                select_ln105_reg_1939_pp0_iter8_reg <= select_ln105_reg_1939_pp0_iter7_reg;
                select_ln105_reg_1939_pp0_iter9_reg <= select_ln105_reg_1939_pp0_iter8_reg;
                sig_reg_1990 <= grp_fu_1414_p2;
                tmp_10_reg_2056 <= grp_fu_1571_p2;
                tmp_12_reg_2061 <= grp_fu_1576_p2;
                tmp_14_reg_2066 <= grp_fu_1581_p2;
                tmp_16_reg_2071 <= grp_fu_1586_p2;
                tmp_18_reg_2076 <= grp_fu_1591_p2;
                tmp_1_reg_2031 <= grp_fu_1546_p2;
                tmp_20_reg_2081 <= grp_fu_1596_p2;
                tmp_22_reg_2086 <= grp_fu_1601_p2;
                tmp_24_reg_2091 <= grp_fu_1606_p2;
                tmp_26_reg_2096 <= grp_fu_1611_p2;
                tmp_28_reg_2101 <= grp_fu_1616_p2;
                tmp_30_reg_2106 <= grp_fu_1621_p2;
                tmp_32_reg_2111 <= grp_fu_1626_p2;
                tmp_34_reg_2116 <= grp_fu_1631_p2;
                tmp_36_reg_2121 <= grp_fu_1636_p2;
                tmp_38_reg_2126 <= grp_fu_1641_p2;
                tmp_3_reg_2036 <= grp_fu_1551_p2;
                tmp_40_reg_2131 <= grp_fu_1646_p2;
                tmp_42_reg_2136 <= grp_fu_1651_p2;
                tmp_44_reg_2141 <= grp_fu_1656_p2;
                tmp_46_reg_2146 <= grp_fu_1661_p2;
                tmp_48_reg_2151 <= grp_fu_1666_p2;
                tmp_50_reg_2156 <= grp_fu_1671_p2;
                tmp_52_reg_2161 <= grp_fu_1676_p2;
                tmp_54_reg_2166 <= grp_fu_1681_p2;
                tmp_56_reg_2171 <= grp_fu_1686_p2;
                tmp_58_reg_2176 <= grp_fu_1691_p2;
                tmp_5_reg_2041 <= grp_fu_1556_p2;
                tmp_60_reg_2181 <= grp_fu_1696_p2;
                tmp_62_reg_2186 <= grp_fu_1701_p2;
                tmp_64_reg_1944_pp0_iter10_reg <= tmp_64_reg_1944_pp0_iter9_reg;
                tmp_64_reg_1944_pp0_iter11_reg <= tmp_64_reg_1944_pp0_iter10_reg;
                tmp_64_reg_1944_pp0_iter12_reg <= tmp_64_reg_1944_pp0_iter11_reg;
                tmp_64_reg_1944_pp0_iter13_reg <= tmp_64_reg_1944_pp0_iter12_reg;
                tmp_64_reg_1944_pp0_iter14_reg <= tmp_64_reg_1944_pp0_iter13_reg;
                tmp_64_reg_1944_pp0_iter15_reg <= tmp_64_reg_1944_pp0_iter14_reg;
                tmp_64_reg_1944_pp0_iter16_reg <= tmp_64_reg_1944_pp0_iter15_reg;
                tmp_64_reg_1944_pp0_iter17_reg <= tmp_64_reg_1944_pp0_iter16_reg;
                tmp_64_reg_1944_pp0_iter18_reg <= tmp_64_reg_1944_pp0_iter17_reg;
                tmp_64_reg_1944_pp0_iter19_reg <= tmp_64_reg_1944_pp0_iter18_reg;
                tmp_64_reg_1944_pp0_iter20_reg <= tmp_64_reg_1944_pp0_iter19_reg;
                tmp_64_reg_1944_pp0_iter21_reg <= tmp_64_reg_1944_pp0_iter20_reg;
                tmp_64_reg_1944_pp0_iter22_reg <= tmp_64_reg_1944_pp0_iter21_reg;
                tmp_64_reg_1944_pp0_iter23_reg <= tmp_64_reg_1944_pp0_iter22_reg;
                tmp_64_reg_1944_pp0_iter24_reg <= tmp_64_reg_1944_pp0_iter23_reg;
                tmp_64_reg_1944_pp0_iter25_reg <= tmp_64_reg_1944_pp0_iter24_reg;
                tmp_64_reg_1944_pp0_iter2_reg <= tmp_64_reg_1944;
                tmp_64_reg_1944_pp0_iter3_reg <= tmp_64_reg_1944_pp0_iter2_reg;
                tmp_64_reg_1944_pp0_iter4_reg <= tmp_64_reg_1944_pp0_iter3_reg;
                tmp_64_reg_1944_pp0_iter5_reg <= tmp_64_reg_1944_pp0_iter4_reg;
                tmp_64_reg_1944_pp0_iter6_reg <= tmp_64_reg_1944_pp0_iter5_reg;
                tmp_64_reg_1944_pp0_iter7_reg <= tmp_64_reg_1944_pp0_iter6_reg;
                tmp_64_reg_1944_pp0_iter8_reg <= tmp_64_reg_1944_pp0_iter7_reg;
                tmp_64_reg_1944_pp0_iter9_reg <= tmp_64_reg_1944_pp0_iter8_reg;
                tmp_7_reg_2046 <= grp_fu_1561_p2;
                tmp_9_reg_2051 <= grp_fu_1566_p2;
                xtrue_10_reg_2401 <= grp_fu_1458_p2;
                xtrue_11_reg_2406 <= grp_fu_1462_p2;
                xtrue_12_reg_2411 <= grp_fu_1466_p2;
                xtrue_13_reg_2416 <= grp_fu_1470_p2;
                xtrue_14_reg_2421 <= grp_fu_1474_p2;
                xtrue_15_reg_2426 <= grp_fu_1478_p2;
                xtrue_16_reg_2431 <= grp_fu_1482_p2;
                xtrue_17_reg_2436 <= grp_fu_1486_p2;
                xtrue_18_reg_2441 <= grp_fu_1490_p2;
                xtrue_19_reg_2446 <= grp_fu_1494_p2;
                xtrue_1_reg_2356 <= grp_fu_1422_p2;
                xtrue_20_reg_2451 <= grp_fu_1498_p2;
                xtrue_21_reg_2456 <= grp_fu_1502_p2;
                xtrue_22_reg_2461 <= grp_fu_1506_p2;
                xtrue_23_reg_2466 <= grp_fu_1510_p2;
                xtrue_24_reg_2471 <= grp_fu_1514_p2;
                xtrue_25_reg_2476 <= grp_fu_1518_p2;
                xtrue_26_reg_2481 <= grp_fu_1522_p2;
                xtrue_27_reg_2486 <= grp_fu_1526_p2;
                xtrue_28_reg_2491 <= grp_fu_1530_p2;
                xtrue_29_reg_2496 <= grp_fu_1534_p2;
                xtrue_2_reg_2361 <= grp_fu_1426_p2;
                xtrue_30_reg_2501 <= grp_fu_1538_p2;
                xtrue_31_reg_2506 <= grp_fu_1542_p2;
                xtrue_3_reg_2366 <= grp_fu_1430_p2;
                xtrue_4_reg_2371 <= grp_fu_1434_p2;
                xtrue_5_reg_2376 <= grp_fu_1438_p2;
                xtrue_6_reg_2381 <= grp_fu_1442_p2;
                xtrue_7_reg_2386 <= grp_fu_1446_p2;
                xtrue_8_reg_2391 <= grp_fu_1450_p2;
                xtrue_9_reg_2396 <= grp_fu_1454_p2;
                xtrue_reg_2351 <= grp_fu_1418_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln98_fu_1723_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln105_reg_1939 <= select_ln105_fu_1756_p3;
                tmp_64_reg_1944 <= phi_mul_fu_184(21 downto 21);
                tmp_reg_1948 <= tmp_fu_1772_p4;
            end if;
        end if;
    end process;
    f_x_reg_1953(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter3_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter4_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter5_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter6_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter7_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter8_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter9_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter10_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter11_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter12_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter13_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter14_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter15_reg(15 downto 0) <= "0000000000000000";
    f_x_reg_1953_pp0_iter16_reg(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= tmp_s_round_float32_to_bf16_ieee_fu_1058_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= tmp_8_round_float32_to_bf16_ieee_fu_1051_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= tmp_8_round_float32_to_bf16_ieee_fu_1051_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= tmp_6_round_float32_to_bf16_ieee_fu_1044_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= tmp_6_round_float32_to_bf16_ieee_fu_1044_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= tmp_4_round_float32_to_bf16_ieee_fu_1037_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= tmp_4_round_float32_to_bf16_ieee_fu_1037_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= tmp_2_round_float32_to_bf16_ieee_fu_1030_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= tmp_2_round_float32_to_bf16_ieee_fu_1030_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= tmp_s_round_float32_to_bf16_ieee_fu_1058_ap_return;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln105_1_fu_1738_p2 <= std_logic_vector(unsigned(phi_mul_fu_184) + unsigned(ap_const_lv23_AAB));
    add_ln105_fu_1750_p2 <= std_logic_vector(unsigned(empty_fu_1719_p1) + unsigned(ap_const_lv10_100));
    add_ln98_fu_1729_p2 <= std_logic_vector(unsigned(idx_fu_188) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln98_fu_1723_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln98_fu_1723_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter25_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter25_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln110_1_fu_1813_p1 <= xor_ln110_fu_1807_p2;
    bitcast_ln110_fu_1804_p1 <= sig_reg_1990;
    empty_fu_1719_p1 <= idx_fu_188(10 - 1 downto 0);
    f_x_fu_1799_p1 <= x_f32_fu_1792_p3;
    grp_fu_1414_p0 <= x_f32_fu_1792_p3;
    icmp_ln105_fu_1744_p2 <= "1" when (unsigned(idx_fu_188) < unsigned(ap_const_lv11_300)) else "0";
    icmp_ln98_fu_1723_p2 <= "1" when (idx_fu_188 = ap_const_lv11_600) else "0";
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 <= tmp_11_round_float32_to_bf16_ieee_fu_1065_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 <= tmp_11_round_float32_to_bf16_ieee_fu_1065_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 <= tmp_13_round_float32_to_bf16_ieee_fu_1072_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 <= tmp_13_round_float32_to_bf16_ieee_fu_1072_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 <= tmp_15_round_float32_to_bf16_ieee_fu_1079_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 <= tmp_15_round_float32_to_bf16_ieee_fu_1079_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 <= tmp_17_round_float32_to_bf16_ieee_fu_1086_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 <= tmp_17_round_float32_to_bf16_ieee_fu_1086_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 <= tmp_19_round_float32_to_bf16_ieee_fu_1093_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 <= tmp_19_round_float32_to_bf16_ieee_fu_1093_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 <= tmp_21_round_float32_to_bf16_ieee_fu_1100_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 <= tmp_21_round_float32_to_bf16_ieee_fu_1100_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 <= tmp_23_round_float32_to_bf16_ieee_fu_1107_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 <= tmp_23_round_float32_to_bf16_ieee_fu_1107_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 <= tmp_25_round_float32_to_bf16_ieee_fu_1114_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 <= tmp_25_round_float32_to_bf16_ieee_fu_1114_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 <= tmp_27_round_float32_to_bf16_ieee_fu_1121_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 <= tmp_27_round_float32_to_bf16_ieee_fu_1121_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 <= tmp_29_round_float32_to_bf16_ieee_fu_1128_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 <= tmp_29_round_float32_to_bf16_ieee_fu_1128_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 <= tmp_31_round_float32_to_bf16_ieee_fu_1135_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 <= tmp_31_round_float32_to_bf16_ieee_fu_1135_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 <= tmp_33_round_float32_to_bf16_ieee_fu_1142_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 <= tmp_33_round_float32_to_bf16_ieee_fu_1142_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 <= tmp_35_round_float32_to_bf16_ieee_fu_1149_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 <= tmp_35_round_float32_to_bf16_ieee_fu_1149_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 <= tmp_37_round_float32_to_bf16_ieee_fu_1156_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 <= tmp_37_round_float32_to_bf16_ieee_fu_1156_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 <= tmp_39_round_float32_to_bf16_ieee_fu_1163_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 <= tmp_39_round_float32_to_bf16_ieee_fu_1163_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 <= tmp_41_round_float32_to_bf16_ieee_fu_1170_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 <= tmp_41_round_float32_to_bf16_ieee_fu_1170_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 <= tmp_43_round_float32_to_bf16_ieee_fu_1177_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 <= tmp_43_round_float32_to_bf16_ieee_fu_1177_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 <= tmp_45_round_float32_to_bf16_ieee_fu_1184_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 <= tmp_45_round_float32_to_bf16_ieee_fu_1184_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 <= tmp_47_round_float32_to_bf16_ieee_fu_1191_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 <= tmp_47_round_float32_to_bf16_ieee_fu_1191_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 <= tmp_49_round_float32_to_bf16_ieee_fu_1198_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 <= tmp_49_round_float32_to_bf16_ieee_fu_1198_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 <= tmp_51_round_float32_to_bf16_ieee_fu_1205_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 <= tmp_51_round_float32_to_bf16_ieee_fu_1205_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 <= tmp_53_round_float32_to_bf16_ieee_fu_1212_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 <= tmp_53_round_float32_to_bf16_ieee_fu_1212_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 <= tmp_55_round_float32_to_bf16_ieee_fu_1219_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 <= tmp_55_round_float32_to_bf16_ieee_fu_1219_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 <= tmp_57_round_float32_to_bf16_ieee_fu_1226_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 <= tmp_57_round_float32_to_bf16_ieee_fu_1226_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 <= tmp_59_round_float32_to_bf16_ieee_fu_1233_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 <= tmp_59_round_float32_to_bf16_ieee_fu_1233_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 <= tmp_61_round_float32_to_bf16_ieee_fu_1240_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 <= tmp_61_round_float32_to_bf16_ieee_fu_1240_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 <= tmp_63_round_float32_to_bf16_ieee_fu_1247_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 <= zext_ln105_fu_1849_p1(10 - 1 downto 0);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 <= tmp_63_round_float32_to_bf16_ieee_fu_1247_ap_return;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001, tmp_64_reg_1944_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (tmp_64_reg_1944_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln105_fu_1756_p3 <= 
        empty_fu_1719_p1 when (icmp_ln105_fu_1744_p2(0) = '1') else 
        add_ln105_fu_1750_p2;
    tmp_fu_1772_p3 <= phi_mul_fu_184(21 downto 21);
    x_f32_fu_1792_p3 <= (tmp_reg_1948 & ap_const_lv16_0);
    xor_ln110_fu_1807_p2 <= (bitcast_ln110_fu_1804_p1 xor ap_const_lv32_80000000);
    zext_ln105_fu_1849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln105_reg_1939_pp0_iter25_reg),64));
end behav;
