// Seed: 3466416264
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
  module_2 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  inout wire id_2;
  output wire id_1;
  logic id_5;
  ;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_3 (
    output tri0 id_0,
    input  wand id_1
);
  assign id_0 = 1'b0;
  assign id_0 = id_1;
  assign id_0 = -1;
endmodule
module module_4 (
    input uwire id_0,
    output tri id_1,
    input supply0 id_2,
    input tri id_3,
    output tri id_4
);
  assign id_1 = -1;
  module_3 modCall_1 (
      id_4,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
