Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 02:51:46 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file nexys4fpga_v2_timing_summary_postroute_physopted.rpt -pb nexys4fpga_v2_timing_summary_postroute_physopted.pb -rpx nexys4fpga_v2_timing_summary_postroute_physopted.rpx
| Design       : nexys4fpga_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1327 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.171        0.000                      0                 2556        0.010        0.000                      0                 2556        1.318        0.000                       0                  1333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_275_clk_wiz_0     {0.000 1.818}        3.636           275.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_275_clk_wiz_0_1   {0.000 1.818}        3.636           275.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_275_clk_wiz_0           0.171        0.000                      0                 2556        0.072        0.000                      0                 2556        1.318        0.000                       0                  1329  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_275_clk_wiz_0_1         0.171        0.000                      0                 2556        0.072        0.000                      0                 2556        1.318        0.000                       0                  1329  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_275_clk_wiz_0_1  clk_275_clk_wiz_0          0.171        0.000                      0                 2556        0.010        0.000                      0                 2556  
clk_275_clk_wiz_0    clk_275_clk_wiz_0_1        0.171        0.000                      0                 2556        0.010        0.000                      0                 2556  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_275_clk_wiz_0
  To Clock:  clk_275_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            OUTMUX/bcd_converter_in_delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.096ns (33.019%)  route 2.223ns (66.981%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 2.138 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.716    -0.824    JA_OBUF[4]
    SLICE_X7Y83          FDRE                                         r  position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  position_reg[1]/Q
                         net (fo=81, routed)          1.203     0.835    OUTMUX/position_reg[3][1]
    SLICE_X5Y91          LUT6 (Prop_lut6_I2_O)        0.124     0.959 r  OUTMUX/bcd_converter_in_delay[14]_i_7/O
                         net (fo=1, routed)           0.000     0.959    OUTMUX/bcd_converter_in_delay[14]_i_7_n_0
    SLICE_X5Y91          MUXF7 (Prop_muxf7_I1_O)      0.217     1.176 r  OUTMUX/bcd_converter_in_delay_reg[14]_i_3/O
                         net (fo=1, routed)           1.020     2.197    CTL/position_reg[2]_28
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.299     2.496 r  CTL/control_unit_LUT6_7/O
                         net (fo=1, routed)           0.000     2.496    OUTMUX/D[14]
    SLICE_X15Y89         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.522     2.138    OUTMUX/JA_OBUF[0]
    SLICE_X15Y89         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[14]/C
                         clock pessimism              0.559     2.698    
                         clock uncertainty           -0.062     2.635    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.031     2.666    OUTMUX/bcd_converter_in_delay_reg[14]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.090ns (33.247%)  route 2.188ns (66.753%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.701     2.323    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.447 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.447    SSB/clk_cnt[2]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.032     2.670    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.090ns (33.298%)  route 2.183ns (66.702%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.696     2.318    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.442 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.442    SSB/clk_cnt[6]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.031     2.669    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -2.442    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.828ns (26.477%)  route 2.299ns (73.523%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.725    -0.815    SSB/JA_OBUF[1]
    SLICE_X7Y98          FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.654     0.295    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.419 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.632     1.051    SSB/clk_cnt[29]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.175 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.474    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.598 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.715     2.313    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.081     2.541    SSB/clk_cnt_reg[31]_bret__0
  -------------------------------------------------------------------
                         required time                          2.541    
                         arrival time                          -2.313    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.090ns (33.375%)  route 2.176ns (66.625%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.688     2.311    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.435 r  SSB/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.435    SSB/clk_cnt[7]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[7]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.031     2.669    SSB/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.090ns (33.386%)  route 2.175ns (66.614%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.687     2.310    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.434 r  SSB/clk_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.434    SSB/clk_cnt[27]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[27]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.032     2.670    SSB/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.090ns (33.541%)  route 2.160ns (66.459%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.672     2.295    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.419 r  SSB/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.419    SSB/clk_cnt[9]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.029     2.667    SSB/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.667    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 2.192ns (67.083%)  route 1.076ns (32.917%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.726    -0.814    SSB/JA_OBUF[1]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  SSB/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.766     0.408    SSB/clk_cnt_reg_n_0_[1]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.045 r  SSB/clk_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.045    SSB/clk_cnt_reg[4]_i_2_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  SSB/clk_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.162    SSB/clk_cnt_reg[8]_i_2_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  SSB/clk_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.279    SSB/clk_cnt_reg[12]_i_2_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.396 r  SSB/clk_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.396    SSB/clk_cnt_reg[16]_i_2_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.513 r  SSB/clk_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.513    SSB/clk_cnt_reg[20]_i_2_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.630 r  SSB/clk_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.630    SSB/clk_cnt_reg[24]_i_2_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.849 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.310     2.159    SSB/clk_cnt_reg[28]_bret__3_i_1_n_7
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.295     2.454 r  SSB/clk_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.454    SSB/clk_cnt[25]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.081     2.703    SSB/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          2.703    
                         arrival time                          -2.454    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[28]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.828ns (26.394%)  route 2.309ns (73.606%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.725    -0.815    SSB/JA_OBUF[1]
    SLICE_X7Y98          FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.654     0.295    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.419 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.632     1.051    SSB/clk_cnt[29]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.175 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.474    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.598 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.725     2.322    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.047     2.575    SSB/clk_cnt_reg[28]_bret__0
  -------------------------------------------------------------------
                         required time                          2.575    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            OUTMUX/leds_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.828ns (30.076%)  route 1.925ns (69.924%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 2.143 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.647    -0.893    CTL/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.437 f  CTL/state_reg[3]/Q
                         net (fo=4, routed)           0.646     0.209    CTL/Q[2]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.124     0.333 r  CTL/control_unit_LUT3/O
                         net (fo=1, routed)           0.404     0.737    CTL/control_unit_net
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     0.861 r  CTL/control_unit_LUT6_1/O
                         net (fo=29, routed)          0.313     1.174    CTL/control_unit_net_3
    SLICE_X9Y95          LUT3 (Prop_lut3_I2_O)        0.124     1.298 r  CTL/control_unit_LUT3_1/O
                         net (fo=16, routed)          0.563     1.860    OUTMUX/SS[0]
    SLICE_X10Y94         FDSE                                         r  OUTMUX/leds_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.527     2.143    OUTMUX/JA_OBUF[0]
    SLICE_X10Y94         FDSE                                         r  OUTMUX/leds_reg[0]/C
                         clock pessimism              0.559     2.703    
                         clock uncertainty           -0.062     2.640    
    SLICE_X10Y94         FDSE (Setup_fdse_C_S)       -0.524     2.116    OUTMUX/leds_reg[0]
  -------------------------------------------------------------------
                         required time                          2.116    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[29]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.348ns (73.917%)  route 0.123ns (26.083%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.089 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    SSB/clk_cnt_reg[31]_bret__3_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    SSB/clk_cnt_reg[29]_bret__3
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.361ns (74.618%)  route 0.123ns (25.382%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.076 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.076    SSB/clk_cnt_reg[31]_bret__3_i_1_n_5
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    SSB/clk_cnt_reg[31]_bret__3
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[30]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.384ns (75.770%)  route 0.123ns (24.230%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.053 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.053    SSB/clk_cnt_reg[31]_bret__3_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    SSB/clk_cnt_reg[30]_bret__3
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 OUTMUX/dig7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/Digit7/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.698%)  route 0.063ns (25.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    OUTMUX/JA_OBUF[0]
    SLICE_X15Y96         FDRE                                         r  OUTMUX/dig7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  OUTMUX/dig7_reg[0]/Q
                         net (fo=7, routed)           0.063    -0.385    SSB/Digit7/dig7[0]
    SLICE_X14Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.340 r  SSB/Digit7/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    SSB/Digit7/seg[3]
    SLICE_X14Y96         FDRE                                         r  SSB/Digit7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    SSB/Digit7/JA_OBUF[0]
    SLICE_X14Y96         FDRE                                         r  SSB/Digit7/seg_reg[3]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.455    SSB/Digit7/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.599    -0.565    SSB/Digit0/JA_OBUF[0]
    SLICE_X1Y101         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.368    SSB/Digit0_n_0
    SLICE_X1Y101         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y101         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.075    -0.490    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[26]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.314ns (58.606%)  route 0.222ns (41.394%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  SSB/clk_cnt_reg[25]/Q
                         net (fo=3, routed)           0.222    -0.180    SSB/clk_cnt_reg_n_0_[25]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.030 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.030    SSB/clk_cnt_reg[28]_bret__3_i_1_n_6
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[26]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.875    -0.798    SSB/JA_OBUF[1]
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[26]_bret__3/C
                         clock pessimism              0.509    -0.289    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.134    -0.155    SSB/clk_cnt_reg[26]_bret__3
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            CTL/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.576    -0.588    CTL/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  CTL/state_reg[4]/Q
                         net (fo=4, routed)           0.077    -0.370    CTL/Q[3]
    SLICE_X8Y97          LUT5 (Prop_lut5_I3_O)        0.045    -0.325 r  CTL/control_unit_LUT5_11/O
                         net (fo=1, routed)           0.000    -0.325    CTL/p_1_in[6]
    SLICE_X8Y97          FDRE                                         r  CTL/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.847    -0.826    CTL/JA_OBUF[0]
    SLICE_X8Y97          FDRE                                         r  CTL/state_reg[6]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.454    CTL/state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    DB/clk_275
    SLICE_X0Y97          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.364    DB/shift_pb3[3]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.878    -0.795    DB/clk_275
    SLICE_X1Y97          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091    -0.455    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[28]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.291ns (51.688%)  route 0.272ns (48.312%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.272    -0.166    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.099    -0.067 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.067    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.003 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.003    SSB/clk_cnt_reg[28]_bret__3_i_1_n_4
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.875    -0.798    SSB/JA_OBUF[1]
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__3/C
                         clock pessimism              0.509    -0.289    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.134    -0.155    SSB/clk_cnt_reg[28]_bret__3
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            u_mean/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.572    -0.592    u_mean/clk_275
    SLICE_X10Y87         FDRE                                         r  u_mean/sums_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_mean/sums_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.372    u_mean/sums_reg[0]_14[6]
    SLICE_X10Y87         FDRE                                         r  u_mean/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.842    -0.831    u_mean/clk_275
    SLICE_X10Y87         FDRE                                         r  u_mean/result_reg[2]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.064    -0.528    u_mean/result_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_275_clk_wiz_0
Waveform(ns):       { 0.000 1.818 }
Period(ns):         3.636
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.636       1.481      BUFGCTRL_X0Y16   generated_clock/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         3.636       2.387      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y82      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X11Y97     DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X0Y93      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X0Y93      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y97      DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X0Y93      DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X11Y97     DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X0Y99      DB/shift_pb0_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       3.636       209.724    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X0Y93      DB/pbtn_db_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X0Y93      DB/pbtn_db_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y97      DB/pbtn_db_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X0Y93      DB/pbtn_db_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X0Y99      DB/shift_pb0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X4Y82      OUTMUX/bcd_converter_in_delay_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X3Y78      OUTMUX/bcd_converter_in_delay_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X4Y82      OUTMUX/bcd_converter_in_delay_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X8Y77      OUTMUX/operands_dly_reg[10][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X8Y77      OUTMUX/operands_dly_reg[10][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X11Y92     OUTMUX/BINBCD/bin_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X13Y92     OUTMUX/BINBCD/bin_reg_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X13Y92     OUTMUX/BINBCD/bin_reg_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_275_clk_wiz_0_1
  To Clock:  clk_275_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            OUTMUX/bcd_converter_in_delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.096ns (33.019%)  route 2.223ns (66.981%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 2.138 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.716    -0.824    JA_OBUF[4]
    SLICE_X7Y83          FDRE                                         r  position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  position_reg[1]/Q
                         net (fo=81, routed)          1.203     0.835    OUTMUX/position_reg[3][1]
    SLICE_X5Y91          LUT6 (Prop_lut6_I2_O)        0.124     0.959 r  OUTMUX/bcd_converter_in_delay[14]_i_7/O
                         net (fo=1, routed)           0.000     0.959    OUTMUX/bcd_converter_in_delay[14]_i_7_n_0
    SLICE_X5Y91          MUXF7 (Prop_muxf7_I1_O)      0.217     1.176 r  OUTMUX/bcd_converter_in_delay_reg[14]_i_3/O
                         net (fo=1, routed)           1.020     2.197    CTL/position_reg[2]_28
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.299     2.496 r  CTL/control_unit_LUT6_7/O
                         net (fo=1, routed)           0.000     2.496    OUTMUX/D[14]
    SLICE_X15Y89         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.522     2.138    OUTMUX/JA_OBUF[0]
    SLICE_X15Y89         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[14]/C
                         clock pessimism              0.559     2.698    
                         clock uncertainty           -0.062     2.636    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.031     2.667    OUTMUX/bcd_converter_in_delay_reg[14]
  -------------------------------------------------------------------
                         required time                          2.667    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.090ns (33.247%)  route 2.188ns (66.753%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.701     2.323    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.447 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.447    SSB/clk_cnt[2]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.639    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.032     2.671    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.090ns (33.298%)  route 2.183ns (66.702%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.696     2.318    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.442 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.442    SSB/clk_cnt[6]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.639    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.031     2.670    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.442    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.828ns (26.477%)  route 2.299ns (73.523%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.725    -0.815    SSB/JA_OBUF[1]
    SLICE_X7Y98          FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.654     0.295    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.419 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.632     1.051    SSB/clk_cnt[29]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.175 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.474    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.598 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.715     2.313    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.081     2.541    SSB/clk_cnt_reg[31]_bret__0
  -------------------------------------------------------------------
                         required time                          2.541    
                         arrival time                          -2.313    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.090ns (33.375%)  route 2.176ns (66.625%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.688     2.311    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.435 r  SSB/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.435    SSB/clk_cnt[7]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[7]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.639    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.031     2.670    SSB/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.090ns (33.386%)  route 2.175ns (66.614%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.687     2.310    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.434 r  SSB/clk_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.434    SSB/clk_cnt[27]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[27]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.639    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.032     2.671    SSB/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.090ns (33.541%)  route 2.160ns (66.459%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.672     2.295    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.419 r  SSB/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.419    SSB/clk_cnt[9]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.639    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.029     2.668    SSB/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.668    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 2.192ns (67.083%)  route 1.076ns (32.917%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.726    -0.814    SSB/JA_OBUF[1]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  SSB/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.766     0.408    SSB/clk_cnt_reg_n_0_[1]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.045 r  SSB/clk_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.045    SSB/clk_cnt_reg[4]_i_2_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  SSB/clk_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.162    SSB/clk_cnt_reg[8]_i_2_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  SSB/clk_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.279    SSB/clk_cnt_reg[12]_i_2_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.396 r  SSB/clk_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.396    SSB/clk_cnt_reg[16]_i_2_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.513 r  SSB/clk_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.513    SSB/clk_cnt_reg[20]_i_2_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.630 r  SSB/clk_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.630    SSB/clk_cnt_reg[24]_i_2_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.849 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.310     2.159    SSB/clk_cnt_reg[28]_bret__3_i_1_n_7
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.295     2.454 r  SSB/clk_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.454    SSB/clk_cnt[25]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.081     2.703    SSB/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          2.703    
                         arrival time                          -2.454    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[28]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.828ns (26.394%)  route 2.309ns (73.606%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.725    -0.815    SSB/JA_OBUF[1]
    SLICE_X7Y98          FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.654     0.295    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.419 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.632     1.051    SSB/clk_cnt[29]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.175 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.474    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.598 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.725     2.322    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.047     2.575    SSB/clk_cnt_reg[28]_bret__0
  -------------------------------------------------------------------
                         required time                          2.575    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            OUTMUX/leds_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.828ns (30.076%)  route 1.925ns (69.924%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 2.143 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.647    -0.893    CTL/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.437 f  CTL/state_reg[3]/Q
                         net (fo=4, routed)           0.646     0.209    CTL/Q[2]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.124     0.333 r  CTL/control_unit_LUT3/O
                         net (fo=1, routed)           0.404     0.737    CTL/control_unit_net
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     0.861 r  CTL/control_unit_LUT6_1/O
                         net (fo=29, routed)          0.313     1.174    CTL/control_unit_net_3
    SLICE_X9Y95          LUT3 (Prop_lut3_I2_O)        0.124     1.298 r  CTL/control_unit_LUT3_1/O
                         net (fo=16, routed)          0.563     1.860    OUTMUX/SS[0]
    SLICE_X10Y94         FDSE                                         r  OUTMUX/leds_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.527     2.143    OUTMUX/JA_OBUF[0]
    SLICE_X10Y94         FDSE                                         r  OUTMUX/leds_reg[0]/C
                         clock pessimism              0.559     2.703    
                         clock uncertainty           -0.062     2.641    
    SLICE_X10Y94         FDSE (Setup_fdse_C_S)       -0.524     2.117    OUTMUX/leds_reg[0]
  -------------------------------------------------------------------
                         required time                          2.117    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[29]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.348ns (73.917%)  route 0.123ns (26.083%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.089 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    SSB/clk_cnt_reg[31]_bret__3_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    SSB/clk_cnt_reg[29]_bret__3
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.361ns (74.618%)  route 0.123ns (25.382%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.076 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.076    SSB/clk_cnt_reg[31]_bret__3_i_1_n_5
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    SSB/clk_cnt_reg[31]_bret__3
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[30]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.384ns (75.770%)  route 0.123ns (24.230%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.053 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.053    SSB/clk_cnt_reg[31]_bret__3_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    SSB/clk_cnt_reg[30]_bret__3
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 OUTMUX/dig7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/Digit7/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.698%)  route 0.063ns (25.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    OUTMUX/JA_OBUF[0]
    SLICE_X15Y96         FDRE                                         r  OUTMUX/dig7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  OUTMUX/dig7_reg[0]/Q
                         net (fo=7, routed)           0.063    -0.385    SSB/Digit7/dig7[0]
    SLICE_X14Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.340 r  SSB/Digit7/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    SSB/Digit7/seg[3]
    SLICE_X14Y96         FDRE                                         r  SSB/Digit7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    SSB/Digit7/JA_OBUF[0]
    SLICE_X14Y96         FDRE                                         r  SSB/Digit7/seg_reg[3]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.455    SSB/Digit7/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.599    -0.565    SSB/Digit0/JA_OBUF[0]
    SLICE_X1Y101         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.368    SSB/Digit0_n_0
    SLICE_X1Y101         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y101         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.075    -0.490    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[26]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.314ns (58.606%)  route 0.222ns (41.394%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  SSB/clk_cnt_reg[25]/Q
                         net (fo=3, routed)           0.222    -0.180    SSB/clk_cnt_reg_n_0_[25]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.030 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.030    SSB/clk_cnt_reg[28]_bret__3_i_1_n_6
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[26]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.875    -0.798    SSB/JA_OBUF[1]
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[26]_bret__3/C
                         clock pessimism              0.509    -0.289    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.134    -0.155    SSB/clk_cnt_reg[26]_bret__3
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            CTL/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.576    -0.588    CTL/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  CTL/state_reg[4]/Q
                         net (fo=4, routed)           0.077    -0.370    CTL/Q[3]
    SLICE_X8Y97          LUT5 (Prop_lut5_I3_O)        0.045    -0.325 r  CTL/control_unit_LUT5_11/O
                         net (fo=1, routed)           0.000    -0.325    CTL/p_1_in[6]
    SLICE_X8Y97          FDRE                                         r  CTL/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.847    -0.826    CTL/JA_OBUF[0]
    SLICE_X8Y97          FDRE                                         r  CTL/state_reg[6]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.454    CTL/state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    DB/clk_275
    SLICE_X0Y97          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.364    DB/shift_pb3[3]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.878    -0.795    DB/clk_275
    SLICE_X1Y97          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091    -0.455    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[28]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.291ns (51.688%)  route 0.272ns (48.312%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.272    -0.166    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.099    -0.067 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.067    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.003 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.003    SSB/clk_cnt_reg[28]_bret__3_i_1_n_4
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.875    -0.798    SSB/JA_OBUF[1]
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__3/C
                         clock pessimism              0.509    -0.289    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.134    -0.155    SSB/clk_cnt_reg[28]_bret__3
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            u_mean/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.572    -0.592    u_mean/clk_275
    SLICE_X10Y87         FDRE                                         r  u_mean/sums_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_mean/sums_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.372    u_mean/sums_reg[0]_14[6]
    SLICE_X10Y87         FDRE                                         r  u_mean/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.842    -0.831    u_mean/clk_275
    SLICE_X10Y87         FDRE                                         r  u_mean/result_reg[2]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.064    -0.528    u_mean/result_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_275_clk_wiz_0_1
Waveform(ns):       { 0.000 1.818 }
Period(ns):         3.636
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.636       1.481      BUFGCTRL_X0Y16   generated_clock/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         3.636       2.387      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y82      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X11Y97     DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X0Y93      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X0Y93      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y97      DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X0Y93      DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X11Y97     DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X0Y99      DB/shift_pb0_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       3.636       209.724    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X0Y93      DB/pbtn_db_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X0Y93      DB/pbtn_db_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y97      DB/pbtn_db_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X0Y93      DB/pbtn_db_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X0Y99      DB/shift_pb0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X4Y82      OUTMUX/bcd_converter_in_delay_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X3Y78      OUTMUX/bcd_converter_in_delay_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X4Y82      OUTMUX/bcd_converter_in_delay_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X8Y77      OUTMUX/operands_dly_reg[10][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X8Y77      OUTMUX/operands_dly_reg[10][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X11Y92     OUTMUX/BINBCD/bin_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X12Y91     OUTMUX/BINBCD/bin_reg_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X13Y92     OUTMUX/BINBCD/bin_reg_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X13Y92     OUTMUX/BINBCD/bin_reg_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_275_clk_wiz_0_1
  To Clock:  clk_275_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            OUTMUX/bcd_converter_in_delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.096ns (33.019%)  route 2.223ns (66.981%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 2.138 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.716    -0.824    JA_OBUF[4]
    SLICE_X7Y83          FDRE                                         r  position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  position_reg[1]/Q
                         net (fo=81, routed)          1.203     0.835    OUTMUX/position_reg[3][1]
    SLICE_X5Y91          LUT6 (Prop_lut6_I2_O)        0.124     0.959 r  OUTMUX/bcd_converter_in_delay[14]_i_7/O
                         net (fo=1, routed)           0.000     0.959    OUTMUX/bcd_converter_in_delay[14]_i_7_n_0
    SLICE_X5Y91          MUXF7 (Prop_muxf7_I1_O)      0.217     1.176 r  OUTMUX/bcd_converter_in_delay_reg[14]_i_3/O
                         net (fo=1, routed)           1.020     2.197    CTL/position_reg[2]_28
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.299     2.496 r  CTL/control_unit_LUT6_7/O
                         net (fo=1, routed)           0.000     2.496    OUTMUX/D[14]
    SLICE_X15Y89         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.522     2.138    OUTMUX/JA_OBUF[0]
    SLICE_X15Y89         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[14]/C
                         clock pessimism              0.559     2.698    
                         clock uncertainty           -0.062     2.635    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.031     2.666    OUTMUX/bcd_converter_in_delay_reg[14]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.090ns (33.247%)  route 2.188ns (66.753%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.701     2.323    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.447 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.447    SSB/clk_cnt[2]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.032     2.670    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.090ns (33.298%)  route 2.183ns (66.702%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.696     2.318    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.442 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.442    SSB/clk_cnt[6]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.031     2.669    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -2.442    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.828ns (26.477%)  route 2.299ns (73.523%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.725    -0.815    SSB/JA_OBUF[1]
    SLICE_X7Y98          FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.654     0.295    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.419 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.632     1.051    SSB/clk_cnt[29]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.175 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.474    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.598 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.715     2.313    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.081     2.541    SSB/clk_cnt_reg[31]_bret__0
  -------------------------------------------------------------------
                         required time                          2.541    
                         arrival time                          -2.313    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.090ns (33.375%)  route 2.176ns (66.625%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.688     2.311    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.435 r  SSB/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.435    SSB/clk_cnt[7]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[7]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.031     2.669    SSB/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.090ns (33.386%)  route 2.175ns (66.614%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.687     2.310    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.434 r  SSB/clk_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.434    SSB/clk_cnt[27]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[27]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.032     2.670    SSB/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.090ns (33.541%)  route 2.160ns (66.459%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.672     2.295    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.419 r  SSB/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.419    SSB/clk_cnt[9]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.029     2.667    SSB/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.667    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 2.192ns (67.083%)  route 1.076ns (32.917%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.726    -0.814    SSB/JA_OBUF[1]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  SSB/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.766     0.408    SSB/clk_cnt_reg_n_0_[1]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.045 r  SSB/clk_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.045    SSB/clk_cnt_reg[4]_i_2_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  SSB/clk_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.162    SSB/clk_cnt_reg[8]_i_2_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  SSB/clk_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.279    SSB/clk_cnt_reg[12]_i_2_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.396 r  SSB/clk_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.396    SSB/clk_cnt_reg[16]_i_2_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.513 r  SSB/clk_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.513    SSB/clk_cnt_reg[20]_i_2_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.630 r  SSB/clk_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.630    SSB/clk_cnt_reg[24]_i_2_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.849 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.310     2.159    SSB/clk_cnt_reg[28]_bret__3_i_1_n_7
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.295     2.454 r  SSB/clk_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.454    SSB/clk_cnt[25]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.081     2.703    SSB/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          2.703    
                         arrival time                          -2.454    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[28]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.828ns (26.394%)  route 2.309ns (73.606%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.725    -0.815    SSB/JA_OBUF[1]
    SLICE_X7Y98          FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.654     0.295    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.419 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.632     1.051    SSB/clk_cnt[29]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.175 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.474    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.598 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.725     2.322    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.047     2.575    SSB/clk_cnt_reg[28]_bret__0
  -------------------------------------------------------------------
                         required time                          2.575    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            OUTMUX/leds_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.828ns (30.076%)  route 1.925ns (69.924%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 2.143 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.647    -0.893    CTL/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.437 f  CTL/state_reg[3]/Q
                         net (fo=4, routed)           0.646     0.209    CTL/Q[2]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.124     0.333 r  CTL/control_unit_LUT3/O
                         net (fo=1, routed)           0.404     0.737    CTL/control_unit_net
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     0.861 r  CTL/control_unit_LUT6_1/O
                         net (fo=29, routed)          0.313     1.174    CTL/control_unit_net_3
    SLICE_X9Y95          LUT3 (Prop_lut3_I2_O)        0.124     1.298 r  CTL/control_unit_LUT3_1/O
                         net (fo=16, routed)          0.563     1.860    OUTMUX/SS[0]
    SLICE_X10Y94         FDSE                                         r  OUTMUX/leds_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.527     2.143    OUTMUX/JA_OBUF[0]
    SLICE_X10Y94         FDSE                                         r  OUTMUX/leds_reg[0]/C
                         clock pessimism              0.559     2.703    
                         clock uncertainty           -0.062     2.640    
    SLICE_X10Y94         FDSE (Setup_fdse_C_S)       -0.524     2.116    OUTMUX/leds_reg[0]
  -------------------------------------------------------------------
                         required time                          2.116    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[29]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.348ns (73.917%)  route 0.123ns (26.083%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.089 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    SSB/clk_cnt_reg[31]_bret__3_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.062    -0.233    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.099    SSB/clk_cnt_reg[29]_bret__3
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.361ns (74.618%)  route 0.123ns (25.382%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.076 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.076    SSB/clk_cnt_reg[31]_bret__3_i_1_n_5
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.062    -0.233    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.099    SSB/clk_cnt_reg[31]_bret__3
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[30]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.384ns (75.770%)  route 0.123ns (24.230%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.053 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.053    SSB/clk_cnt_reg[31]_bret__3_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.062    -0.233    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.099    SSB/clk_cnt_reg[30]_bret__3
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 OUTMUX/dig7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/Digit7/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.698%)  route 0.063ns (25.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    OUTMUX/JA_OBUF[0]
    SLICE_X15Y96         FDRE                                         r  OUTMUX/dig7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  OUTMUX/dig7_reg[0]/Q
                         net (fo=7, routed)           0.063    -0.385    SSB/Digit7/dig7[0]
    SLICE_X14Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.340 r  SSB/Digit7/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    SSB/Digit7/seg[3]
    SLICE_X14Y96         FDRE                                         r  SSB/Digit7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    SSB/Digit7/JA_OBUF[0]
    SLICE_X14Y96         FDRE                                         r  SSB/Digit7/seg_reg[3]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.062    -0.514    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.393    SSB/Digit7/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.599    -0.565    SSB/Digit0/JA_OBUF[0]
    SLICE_X1Y101         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.368    SSB/Digit0_n_0
    SLICE_X1Y101         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y101         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.062    -0.503    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.075    -0.428    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[26]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.314ns (58.606%)  route 0.222ns (41.394%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  SSB/clk_cnt_reg[25]/Q
                         net (fo=3, routed)           0.222    -0.180    SSB/clk_cnt_reg_n_0_[25]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.030 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.030    SSB/clk_cnt_reg[28]_bret__3_i_1_n_6
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[26]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.875    -0.798    SSB/JA_OBUF[1]
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[26]_bret__3/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.062    -0.227    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.134    -0.093    SSB/clk_cnt_reg[26]_bret__3
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            CTL/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.576    -0.588    CTL/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  CTL/state_reg[4]/Q
                         net (fo=4, routed)           0.077    -0.370    CTL/Q[3]
    SLICE_X8Y97          LUT5 (Prop_lut5_I3_O)        0.045    -0.325 r  CTL/control_unit_LUT5_11/O
                         net (fo=1, routed)           0.000    -0.325    CTL/p_1_in[6]
    SLICE_X8Y97          FDRE                                         r  CTL/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.847    -0.826    CTL/JA_OBUF[0]
    SLICE_X8Y97          FDRE                                         r  CTL/state_reg[6]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.062    -0.513    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.392    CTL/state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    DB/clk_275
    SLICE_X0Y97          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.364    DB/shift_pb3[3]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.878    -0.795    DB/clk_275
    SLICE_X1Y97          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.062    -0.484    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091    -0.393    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[28]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.291ns (51.688%)  route 0.272ns (48.312%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.272    -0.166    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.099    -0.067 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.067    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.003 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.003    SSB/clk_cnt_reg[28]_bret__3_i_1_n_4
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.875    -0.798    SSB/JA_OBUF[1]
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__3/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.062    -0.227    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.134    -0.093    SSB/clk_cnt_reg[28]_bret__3
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            u_mean/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.572    -0.592    u_mean/clk_275
    SLICE_X10Y87         FDRE                                         r  u_mean/sums_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_mean/sums_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.372    u_mean/sums_reg[0]_14[6]
    SLICE_X10Y87         FDRE                                         r  u_mean/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.842    -0.831    u_mean/clk_275
    SLICE_X10Y87         FDRE                                         r  u_mean/result_reg[2]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.062    -0.530    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.064    -0.466    u_mean/result_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_275_clk_wiz_0
  To Clock:  clk_275_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            OUTMUX/bcd_converter_in_delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.096ns (33.019%)  route 2.223ns (66.981%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 2.138 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.716    -0.824    JA_OBUF[4]
    SLICE_X7Y83          FDRE                                         r  position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  position_reg[1]/Q
                         net (fo=81, routed)          1.203     0.835    OUTMUX/position_reg[3][1]
    SLICE_X5Y91          LUT6 (Prop_lut6_I2_O)        0.124     0.959 r  OUTMUX/bcd_converter_in_delay[14]_i_7/O
                         net (fo=1, routed)           0.000     0.959    OUTMUX/bcd_converter_in_delay[14]_i_7_n_0
    SLICE_X5Y91          MUXF7 (Prop_muxf7_I1_O)      0.217     1.176 r  OUTMUX/bcd_converter_in_delay_reg[14]_i_3/O
                         net (fo=1, routed)           1.020     2.197    CTL/position_reg[2]_28
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.299     2.496 r  CTL/control_unit_LUT6_7/O
                         net (fo=1, routed)           0.000     2.496    OUTMUX/D[14]
    SLICE_X15Y89         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.522     2.138    OUTMUX/JA_OBUF[0]
    SLICE_X15Y89         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[14]/C
                         clock pessimism              0.559     2.698    
                         clock uncertainty           -0.062     2.635    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.031     2.666    OUTMUX/bcd_converter_in_delay_reg[14]
  -------------------------------------------------------------------
                         required time                          2.666    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.090ns (33.247%)  route 2.188ns (66.753%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.701     2.323    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.447 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.447    SSB/clk_cnt[2]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.032     2.670    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.090ns (33.298%)  route 2.183ns (66.702%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.696     2.318    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.442 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.442    SSB/clk_cnt[6]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.031     2.669    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -2.442    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.828ns (26.477%)  route 2.299ns (73.523%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.725    -0.815    SSB/JA_OBUF[1]
    SLICE_X7Y98          FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.654     0.295    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.419 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.632     1.051    SSB/clk_cnt[29]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.175 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.474    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.598 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.715     2.313    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.081     2.541    SSB/clk_cnt_reg[31]_bret__0
  -------------------------------------------------------------------
                         required time                          2.541    
                         arrival time                          -2.313    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.090ns (33.375%)  route 2.176ns (66.625%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.688     2.311    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.435 r  SSB/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.435    SSB/clk_cnt[7]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[7]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.031     2.669    SSB/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.090ns (33.386%)  route 2.175ns (66.614%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.687     2.310    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.434 r  SSB/clk_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.434    SSB/clk_cnt[27]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X5Y99          FDRE                                         r  SSB/clk_cnt_reg[27]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.032     2.670    SSB/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.090ns (33.541%)  route 2.160ns (66.459%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.709    -0.831    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.777     0.365    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.299     0.664 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.411     1.075    SSB/clk_cnt[28]
    SLICE_X4Y99          LUT4 (Prop_lut4_I1_O)        0.124     1.199 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.498    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.622 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.672     2.295    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.419 r  SSB/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.419    SSB/clk_cnt[9]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X7Y97          FDRE                                         r  SSB/clk_cnt_reg[9]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.029     2.667    SSB/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.667    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 2.192ns (67.083%)  route 1.076ns (32.917%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.726    -0.814    SSB/JA_OBUF[1]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  SSB/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.766     0.408    SSB/clk_cnt_reg_n_0_[1]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.045 r  SSB/clk_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.045    SSB/clk_cnt_reg[4]_i_2_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  SSB/clk_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.162    SSB/clk_cnt_reg[8]_i_2_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  SSB/clk_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.279    SSB/clk_cnt_reg[12]_i_2_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.396 r  SSB/clk_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.396    SSB/clk_cnt_reg[16]_i_2_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.513 r  SSB/clk_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.513    SSB/clk_cnt_reg[20]_i_2_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.630 r  SSB/clk_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.630    SSB/clk_cnt_reg[24]_i_2_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.849 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.310     2.159    SSB/clk_cnt_reg[28]_bret__3_i_1_n_7
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.295     2.454 r  SSB/clk_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.454    SSB/clk_cnt[25]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.081     2.703    SSB/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          2.703    
                         arrival time                          -2.454    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[28]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.828ns (26.394%)  route 2.309ns (73.606%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 2.203 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.725    -0.815    SSB/JA_OBUF[1]
    SLICE_X7Y98          FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.654     0.295    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.419 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.632     1.051    SSB/clk_cnt[29]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.175 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.299     1.474    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X7Y99          LUT5 (Prop_lut5_I4_O)        0.124     1.598 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.725     2.322    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.588     2.203    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
                         clock pessimism              0.480     2.684    
                         clock uncertainty           -0.062     2.622    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)       -0.047     2.575    SSB/clk_cnt_reg[28]_bret__0
  -------------------------------------------------------------------
                         required time                          2.575    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 CTL/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            OUTMUX/leds_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.828ns (30.076%)  route 1.925ns (69.924%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 2.143 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.647    -0.893    CTL/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  CTL/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.437 f  CTL/state_reg[3]/Q
                         net (fo=4, routed)           0.646     0.209    CTL/Q[2]
    SLICE_X9Y97          LUT3 (Prop_lut3_I0_O)        0.124     0.333 r  CTL/control_unit_LUT3/O
                         net (fo=1, routed)           0.404     0.737    CTL/control_unit_net
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124     0.861 r  CTL/control_unit_LUT6_1/O
                         net (fo=29, routed)          0.313     1.174    CTL/control_unit_net_3
    SLICE_X9Y95          LUT3 (Prop_lut3_I2_O)        0.124     1.298 r  CTL/control_unit_LUT3_1/O
                         net (fo=16, routed)          0.563     1.860    OUTMUX/SS[0]
    SLICE_X10Y94         FDSE                                         r  OUTMUX/leds_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.527     2.143    OUTMUX/JA_OBUF[0]
    SLICE_X10Y94         FDSE                                         r  OUTMUX/leds_reg[0]/C
                         clock pessimism              0.559     2.703    
                         clock uncertainty           -0.062     2.640    
    SLICE_X10Y94         FDSE (Setup_fdse_C_S)       -0.524     2.116    OUTMUX/leds_reg[0]
  -------------------------------------------------------------------
                         required time                          2.116    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[29]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.348ns (73.917%)  route 0.123ns (26.083%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.089 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    SSB/clk_cnt_reg[31]_bret__3_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.062    -0.233    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.099    SSB/clk_cnt_reg[29]_bret__3
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.361ns (74.618%)  route 0.123ns (25.382%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.076 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.076    SSB/clk_cnt_reg[31]_bret__3_i_1_n_5
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.062    -0.233    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.099    SSB/clk_cnt_reg[31]_bret__3
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[30]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.384ns (75.770%)  route 0.123ns (24.230%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    SSB/JA_OBUF[1]
    SLICE_X7Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.122    -0.297    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.252    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.053 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.053    SSB/clk_cnt_reg[31]_bret__3_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.868    -0.804    SSB/JA_OBUF[1]
    SLICE_X6Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.062    -0.233    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.099    SSB/clk_cnt_reg[30]_bret__3
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 OUTMUX/dig7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/Digit7/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.698%)  route 0.063ns (25.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    OUTMUX/JA_OBUF[0]
    SLICE_X15Y96         FDRE                                         r  OUTMUX/dig7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  OUTMUX/dig7_reg[0]/Q
                         net (fo=7, routed)           0.063    -0.385    SSB/Digit7/dig7[0]
    SLICE_X14Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.340 r  SSB/Digit7/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    SSB/Digit7/seg[3]
    SLICE_X14Y96         FDRE                                         r  SSB/Digit7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    SSB/Digit7/JA_OBUF[0]
    SLICE_X14Y96         FDRE                                         r  SSB/Digit7/seg_reg[3]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.062    -0.514    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.393    SSB/Digit7/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.599    -0.565    SSB/Digit0/JA_OBUF[0]
    SLICE_X1Y101         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.368    SSB/Digit0_n_0
    SLICE_X1Y101         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y101         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.062    -0.503    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.075    -0.428    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[26]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.314ns (58.606%)  route 0.222ns (41.394%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X6Y101         FDRE                                         r  SSB/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  SSB/clk_cnt_reg[25]/Q
                         net (fo=3, routed)           0.222    -0.180    SSB/clk_cnt_reg_n_0_[25]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.030 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.030    SSB/clk_cnt_reg[28]_bret__3_i_1_n_6
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[26]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.875    -0.798    SSB/JA_OBUF[1]
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[26]_bret__3/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.062    -0.227    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.134    -0.093    SSB/clk_cnt_reg[26]_bret__3
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CTL/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            CTL/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.576    -0.588    CTL/JA_OBUF[0]
    SLICE_X9Y97          FDRE                                         r  CTL/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  CTL/state_reg[4]/Q
                         net (fo=4, routed)           0.077    -0.370    CTL/Q[3]
    SLICE_X8Y97          LUT5 (Prop_lut5_I3_O)        0.045    -0.325 r  CTL/control_unit_LUT5_11/O
                         net (fo=1, routed)           0.000    -0.325    CTL/p_1_in[6]
    SLICE_X8Y97          FDRE                                         r  CTL/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.847    -0.826    CTL/JA_OBUF[0]
    SLICE_X8Y97          FDRE                                         r  CTL/state_reg[6]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.062    -0.513    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121    -0.392    CTL/state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    DB/clk_275
    SLICE_X0Y97          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.364    DB/shift_pb3[3]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.878    -0.795    DB/clk_275
    SLICE_X1Y97          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.062    -0.484    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091    -0.393    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[28]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.291ns (51.688%)  route 0.272ns (48.312%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.598    -0.566    SSB/JA_OBUF[1]
    SLICE_X5Y100         FDRE                                         r  SSB/clk_cnt_reg[28]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  SSB/clk_cnt_reg[28]_bret__0/Q
                         net (fo=1, routed)           0.272    -0.166    SSB/clk_cnt_reg[28]_bret__0_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I1_O)        0.099    -0.067 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.067    SSB/clk_cnt[28]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.003 r  SSB/clk_cnt_reg[28]_bret__3_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.003    SSB/clk_cnt_reg[28]_bret__3_i_1_n_4
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.875    -0.798    SSB/JA_OBUF[1]
    SLICE_X6Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__3/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.062    -0.227    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.134    -0.093    SSB/clk_cnt_reg[28]_bret__3
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            u_mean/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.572    -0.592    u_mean/clk_275
    SLICE_X10Y87         FDRE                                         r  u_mean/sums_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_mean/sums_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.372    u_mean/sums_reg[0]_14[6]
    SLICE_X10Y87         FDRE                                         r  u_mean/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.842    -0.831    u_mean/clk_275
    SLICE_X10Y87         FDRE                                         r  u_mean/result_reg[2]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.062    -0.530    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.064    -0.466    u_mean/result_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.094    





