systemgraph {
  vertex "tile_0"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "micro_blaze_0"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 50000000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.01538461538_64
      },
      "default": {
        "all":      0.07692307692_64
      }
    }
  }
  vertex "micro_blaze_mem0"
  [platform::GenericMemoryModule, visualization::Visualizable]
  (instructionsAndData, networkInterface)
  {
    "spaceInBits": 8388608_l,
    "operatingFrequencyInHertz": 50000000_l
  }
  vertex "micro_blaze_ni0"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (router, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 4_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 4_i
  }
  vertex "router0"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (from_0_1, from_1_0, tileNI, to_0_1, to_1_0)
  {
    "maxCyclesPerFlit": 4_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 4_i
  }
  vertex "micro_blaze_os0"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler, visualization::Visualizable]
  (allocationHosts)
  {}
  vertex "micro_blaze_ni_slots0"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {}
  vertex "micro_blaze_router_slots0"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {}
  vertex "tile_1"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "micro_blaze_1"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 50000000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.01538461538_64
      },
      "default": {
        "all":      0.07692307692_64
      }
    }
  }
  vertex "micro_blaze_mem1"
  [platform::GenericMemoryModule, visualization::Visualizable]
  (instructionsAndData, networkInterface)
  {
    "spaceInBits": 8388608_l,
    "operatingFrequencyInHertz": 50000000_l
  }
  vertex "micro_blaze_ni1"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (router, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 4_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 4_i
  }
  vertex "router1"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (from_0_0, from_1_1, tileNI, to_0_0, to_1_1)
  {
    "maxCyclesPerFlit": 4_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 4_i
  }
  vertex "micro_blaze_os1"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler, visualization::Visualizable]
  (allocationHosts)
  {}
  vertex "micro_blaze_ni_slots1"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {}
  vertex "micro_blaze_router_slots1"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {}
  vertex "tile_2"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "micro_blaze_2"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 50000000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.01538461538_64
      },
      "default": {
        "all":      0.07692307692_64
      }
    }
  }
  vertex "micro_blaze_mem2"
  [platform::GenericMemoryModule, visualization::Visualizable]
  (instructionsAndData, networkInterface)
  {
    "spaceInBits": 8388608_l,
    "operatingFrequencyInHertz": 50000000_l
  }
  vertex "micro_blaze_ni2"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (router, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 4_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 4_i
  }
  vertex "router2"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (from_0_0, from_1_1, tileNI, to_0_0, to_1_1)
  {
    "maxCyclesPerFlit": 4_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 4_i
  }
  vertex "micro_blaze_os2"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler, visualization::Visualizable]
  (allocationHosts)
  {}
  vertex "micro_blaze_ni_slots2"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {}
  vertex "micro_blaze_router_slots2"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {}
  vertex "arm_tile"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "arm_cpu"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 666667000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.10000000000_64
      },
      "default": {
        "all":      1.00000000000_64
      }
    }
  }
  vertex "arm_mem"
  [platform::GenericMemoryModule, visualization::Visualizable]
  (instructionsAndData, networkInterface)
  {
    "spaceInBits": 34359738368_l,
    "operatingFrequencyInHertz": 666667000_l
  }
  vertex "arm_ni"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (router, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 4_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 666667000_l,
    "maxConcurrentFlits": 4_i
  }
  vertex "arm_os"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler, visualization::Visualizable]
  (allocationHosts)
  {}
  vertex "arm_router"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (from_0_1, from_1_0, tileNI, to_0_1, to_1_0)
  {
    "maxCyclesPerFlit": 4_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 666667000_l,
    "maxConcurrentFlits": 4_i
  }
  vertex "arm_ni_slots"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {}
  vertex "arm_router_slots"
  [decision::Allocated, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {}
  edge [] from "tile_0" port "submodules" to "micro_blaze_0" 
  edge [visualization::VisualContainment] from "tile_0" port "contained" to "micro_blaze_0" 
  edge [] from "tile_0" port "submodules" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "tile_0" port "contained" to "micro_blaze_mem0" 
  edge [] from "tile_0" port "submodules" to "micro_blaze_ni0" 
  edge [visualization::VisualContainment] from "tile_0" port "contained" to "micro_blaze_ni0" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_0" port "networkInterface" to "micro_blaze_ni0" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni0" port "tileProcessor" to "micro_blaze_0" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_0" port "defaultMemory" to "micro_blaze_mem0" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem0" port "instructionsAndData" to "micro_blaze_0" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem0" port "networkInterface" to "micro_blaze_ni0" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni0" port "tileMemory" to "micro_blaze_mem0" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "router0" port "tileNI" to "micro_blaze_ni0" port "router"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni0" port "router" to "router0" port "tileNI"
  edge [visualization::VisualContainment] from "micro_blaze_0" port "contained" to "micro_blaze_os0" 
  edge [decision::AbstractAllocation] from "micro_blaze_os0" port "allocationHosts" to "micro_blaze_0" 
  edge [decision::AbstractAllocation] from "micro_blaze_ni_slots0" port "allocationHosts" to "micro_blaze_ni0" 
  edge [decision::AbstractAllocation] from "micro_blaze_router_slots0" port "allocationHosts" to "router0" 
  edge [] from "tile_1" port "submodules" to "micro_blaze_1" 
  edge [visualization::VisualContainment] from "tile_1" port "contained" to "micro_blaze_1" 
  edge [] from "tile_1" port "submodules" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "tile_1" port "contained" to "micro_blaze_mem1" 
  edge [] from "tile_1" port "submodules" to "micro_blaze_ni1" 
  edge [visualization::VisualContainment] from "tile_1" port "contained" to "micro_blaze_ni1" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_1" port "networkInterface" to "micro_blaze_ni1" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni1" port "tileProcessor" to "micro_blaze_1" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_1" port "defaultMemory" to "micro_blaze_mem1" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem1" port "instructionsAndData" to "micro_blaze_1" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem1" port "networkInterface" to "micro_blaze_ni1" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni1" port "tileMemory" to "micro_blaze_mem1" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "router1" port "tileNI" to "micro_blaze_ni1" port "router"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni1" port "router" to "router1" port "tileNI"
  edge [visualization::VisualContainment] from "micro_blaze_1" port "contained" to "micro_blaze_os1" 
  edge [decision::AbstractAllocation] from "micro_blaze_os1" port "allocationHosts" to "micro_blaze_1" 
  edge [decision::AbstractAllocation] from "micro_blaze_ni_slots1" port "allocationHosts" to "micro_blaze_ni1" 
  edge [decision::AbstractAllocation] from "micro_blaze_router_slots1" port "allocationHosts" to "router1" 
  edge [] from "tile_2" port "submodules" to "micro_blaze_2" 
  edge [visualization::VisualContainment] from "tile_2" port "contained" to "micro_blaze_2" 
  edge [] from "tile_2" port "submodules" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "tile_2" port "contained" to "micro_blaze_mem2" 
  edge [] from "tile_2" port "submodules" to "micro_blaze_ni2" 
  edge [visualization::VisualContainment] from "tile_2" port "contained" to "micro_blaze_ni2" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_2" port "networkInterface" to "micro_blaze_ni2" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni2" port "tileProcessor" to "micro_blaze_2" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_2" port "defaultMemory" to "micro_blaze_mem2" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem2" port "instructionsAndData" to "micro_blaze_2" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem2" port "networkInterface" to "micro_blaze_ni2" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni2" port "tileMemory" to "micro_blaze_mem2" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "router2" port "tileNI" to "micro_blaze_ni2" port "router"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni2" port "router" to "router2" port "tileNI"
  edge [visualization::VisualContainment] from "micro_blaze_2" port "contained" to "micro_blaze_os2" 
  edge [decision::AbstractAllocation] from "micro_blaze_os2" port "allocationHosts" to "micro_blaze_2" 
  edge [decision::AbstractAllocation] from "micro_blaze_ni_slots2" port "allocationHosts" to "micro_blaze_ni2" 
  edge [decision::AbstractAllocation] from "micro_blaze_router_slots2" port "allocationHosts" to "router2" 
  edge [] from "arm_tile" port "submodules" to "arm_cpu" 
  edge [visualization::VisualContainment] from "arm_tile" port "contained" to "arm_cpu" 
  edge [] from "arm_tile" port "submodules" to "arm_mem" 
  edge [visualization::VisualContainment] from "arm_tile" port "contained" to "arm_mem" 
  edge [] from "arm_tile" port "submodules" to "arm_ni" 
  edge [visualization::VisualContainment] from "arm_tile" port "contained" to "arm_ni" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "arm_cpu" port "networkInterface" to "arm_ni" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "arm_ni" port "tileProcessor" to "arm_cpu" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "arm_cpu" port "defaultMemory" to "arm_mem" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "arm_mem" port "instructionsAndData" to "arm_cpu" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "arm_mem" port "networkInterface" to "arm_ni" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "arm_ni" port "tileMemory" to "arm_mem" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "arm_router" port "tileNI" to "arm_ni" port "router"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "arm_ni" port "router" to "arm_router" port "tileNI"
  edge [visualization::VisualContainment] from "arm_cpu" port "contained" to "arm_os" 
  edge [decision::AbstractAllocation] from "arm_os" port "allocationHosts" to "arm_cpu" 
  edge [decision::AbstractAllocation] from "arm_ni_slots" port "allocationHosts" to "arm_ni" 
  edge [decision::AbstractAllocation] from "arm_router_slots" port "allocationHosts" to "arm_router" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "router0" port "to_1_0" to "router1" port "from_0_0"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "router1" port "to_0_0" to "router0" port "from_1_0"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "router0" port "to_0_1" to "router2" port "from_0_0"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "router2" port "to_0_0" to "router0" port "from_1_0"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "router1" port "to_1_1" to "arm_router" port "from_1_0"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "arm_router" port "to_1_0" to "router1" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "router2" port "to_1_1" to "arm_router" port "from_0_1"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "arm_router" port "to_0_1" to "router2" port "from_1_1"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "router2" port "to_0_0" to "router0" port "from_0_1"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "arm_router" port "to_1_0" to "router1" port "from_1_1"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "router1" port "to_1_1" to "arm_router" port "from_0_1"
}