set clock_constraint { \
    name clk \
    module sep_convolution_filter \
    port ap_clk \
    period 41.6667 \
    uncertainty 5.20833 \
}

set all_path {}

set false_path {}

