## Specification
### Pipeline CPU
### L1 Cache
### L2 Cache
### Compressor

## Usage
### RTL  

    ncverilog Final_tb.v CHIP.v slow_memory.v +define+noHazard+access+r