--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml core_top.twx core_top.ncd -o core_top.twr core_top.pcf
-ucf Aaron_Nexys3_Master.ucf

Design file:              core_top.ncd
Physical constraint file: core_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 858629 paths analyzed, 2982 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.869ns.
--------------------------------------------------------------------------------

Paths for end point mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y26.ADDRB13), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.815ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.371 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB0    Trcko_DOB             1.850   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X24Y35.A6      net (fanout=1)        1.710   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<0>
    SLICE_X24Y35.A       Tilo                  0.205   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux284
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux285
    SLICE_X24Y33.B6      net (fanout=1)        0.308   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux284
    SLICE_X24Y33.B       Tilo                  0.205   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux288
    SLICE_X20Y29.D5      net (fanout=2)        0.664   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
    SLICE_X20Y29.COUT    Topcyd                0.260   vga/vpg/Mmux_ADDRA3_rs_cy<9>
                                                       vga/vpg/Mmux_ADDRA3_A121
                                                       vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X20Y30.AMUX    Tcina                 0.177   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       vga/vpg/Mmux_ADDRA3_rs_xor<13>
    RAMB16_X0Y26.ADDRB13 net (fanout=33)       4.083   vga_mem_addr<10>
    RAMB16_X0Y26.CLKB    Trcck_ADDRB           0.350   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.815ns (3.047ns logic, 6.768ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.685ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.458 - 0.490)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOB0    Trcko_DOB             1.850   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X27Y33.A5      net (fanout=1)        1.323   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<0>
    SLICE_X27Y33.A       Tilo                  0.259   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux285
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux286
    SLICE_X24Y33.B3      net (fanout=1)        0.511   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux285
    SLICE_X24Y33.B       Tilo                  0.205   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux288
    SLICE_X20Y29.D5      net (fanout=2)        0.664   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
    SLICE_X20Y29.COUT    Topcyd                0.260   vga/vpg/Mmux_ADDRA3_rs_cy<9>
                                                       vga/vpg/Mmux_ADDRA3_A121
                                                       vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X20Y30.AMUX    Tcina                 0.177   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       vga/vpg/Mmux_ADDRA3_rs_xor<13>
    RAMB16_X0Y26.ADDRB13 net (fanout=33)       4.083   vga_mem_addr<10>
    RAMB16_X0Y26.CLKB    Trcck_ADDRB           0.350   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.685ns (3.101ns logic, 6.584ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.658ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.371 - 0.398)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOB0    Trcko_DOB             1.850   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X28Y34.A6      net (fanout=1)        1.173   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<0>
    SLICE_X28Y34.A       Tilo                  0.205   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux106
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
    SLICE_X24Y33.B5      net (fanout=1)        0.688   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux286
    SLICE_X24Y33.B       Tilo                  0.205   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux288
    SLICE_X20Y29.D5      net (fanout=2)        0.664   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
    SLICE_X20Y29.COUT    Topcyd                0.260   vga/vpg/Mmux_ADDRA3_rs_cy<9>
                                                       vga/vpg/Mmux_ADDRA3_A121
                                                       vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X20Y30.CIN     net (fanout=1)        0.003   vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X20Y30.AMUX    Tcina                 0.177   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       vga/vpg/Mmux_ADDRA3_rs_xor<13>
    RAMB16_X0Y26.ADDRB13 net (fanout=33)       4.083   vga_mem_addr<10>
    RAMB16_X0Y26.CLKB    Trcck_ADDRB           0.350   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.658ns (3.047ns logic, 6.611ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y2.DIA0), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.615ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.460 - 0.459)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.BMUX    Tshcko                0.455   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_1
    SLICE_X13Y44.B2      net (fanout=160)      1.268   core1/reg_ndx_2<1>
    SLICE_X13Y44.B       Tilo                  0.259   core1/rm/r31<7>
                                                       core1/rm/mux27_9
    SLICE_X14Y43.C3      net (fanout=1)        1.617   core1/rm/mux27_9
    SLICE_X14Y43.CMUX    Tilo                  0.361   core1/rm/mux27_7
                                                       core1/rm/mux27_3
                                                       core1/rm/mux27_2_f7
    SLICE_X15Y39.A3      net (fanout=4)        0.861   core1/reg_right_data<5>
    SLICE_X15Y39.AMUX    Tilo                  0.313   core1/rm/r11<7>
                                                       mem_manager1/Mmux_block_data_in1121
    RAMB16_X1Y2.DIA0     net (fanout=3)        4.181   mem_manager1/block_data_in1<5>
    RAMB16_X1Y2.CLKA     Trdck_DIA             0.300   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.615ns (1.688ns logic, 7.927ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.311ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.460 - 0.459)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.BQ      Tcko                  0.408   core1/reg_ndx_2<3>
                                                       core1/reg_ndx_2_0
    SLICE_X13Y44.B5      net (fanout=160)      1.011   core1/reg_ndx_2<0>
    SLICE_X13Y44.B       Tilo                  0.259   core1/rm/r31<7>
                                                       core1/rm/mux27_9
    SLICE_X14Y43.C3      net (fanout=1)        1.617   core1/rm/mux27_9
    SLICE_X14Y43.CMUX    Tilo                  0.361   core1/rm/mux27_7
                                                       core1/rm/mux27_3
                                                       core1/rm/mux27_2_f7
    SLICE_X15Y39.A3      net (fanout=4)        0.861   core1/reg_right_data<5>
    SLICE_X15Y39.AMUX    Tilo                  0.313   core1/rm/r11<7>
                                                       mem_manager1/Mmux_block_data_in1121
    RAMB16_X1Y2.DIA0     net (fanout=3)        4.181   mem_manager1/block_data_in1<5>
    RAMB16_X1Y2.CLKA     Trdck_DIA             0.300   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.311ns (1.641ns logic, 7.670ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/rm/r30_5 (FF)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.870ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.460 - 0.453)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/rm/r30_5 to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.BQ      Tcko                  0.391   core1/rm/r30<7>
                                                       core1/rm/r30_5
    SLICE_X13Y44.B1      net (fanout=2)        0.587   core1/rm/r30<5>
    SLICE_X13Y44.B       Tilo                  0.259   core1/rm/r31<7>
                                                       core1/rm/mux27_9
    SLICE_X14Y43.C3      net (fanout=1)        1.617   core1/rm/mux27_9
    SLICE_X14Y43.CMUX    Tilo                  0.361   core1/rm/mux27_7
                                                       core1/rm/mux27_3
                                                       core1/rm/mux27_2_f7
    SLICE_X15Y39.A3      net (fanout=4)        0.861   core1/reg_right_data<5>
    SLICE_X15Y39.AMUX    Tilo                  0.313   core1/rm/r11<7>
                                                       mem_manager1/Mmux_block_data_in1121
    RAMB16_X1Y2.DIA0     net (fanout=3)        4.181   mem_manager1/block_data_in1<5>
    RAMB16_X1Y2.CLKA     Trdck_DIA             0.300   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.870ns (1.624ns logic, 7.246ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point core1/rm/r0_0 (SLICE_X15Y31.AX), 1269 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_1_1 (FF)
  Destination:          core1/rm/r0_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.546ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.428 - 0.456)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_1_1 to core1/rm/r0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.BQ      Tcko                  0.408   core1/reg_ndx_1<2>
                                                       core1/reg_ndx_1_1
    SLICE_X21Y54.D2      net (fanout=128)      1.773   core1/reg_ndx_1<1>
    SLICE_X21Y54.D       Tilo                  0.259   core1/rm/r24<15>
                                                       core1/rm/mux4_81
    SLICE_X18Y58.C1      net (fanout=1)        1.484   core1/rm/mux4_81
    SLICE_X18Y58.CMUX    Tilo                  0.361   core1/rm/r6<15>
                                                       core1/rm/mux4_3
                                                       core1/rm/mux4_2_f7
    SLICE_X12Y35.B2      net (fanout=4)        2.579   core1/reg_left_data<13>
    SLICE_X12Y35.B       Tilo                  0.205   core1/rm/r6<0>
                                                       core1/Mmux_w_data115_SW0
    SLICE_X12Y35.A5      net (fanout=1)        0.169   N36
    SLICE_X12Y35.A       Tilo                  0.205   core1/rm/r6<0>
                                                       core1/Mmux_w_data115
    SLICE_X12Y35.CX      net (fanout=1)        0.915   core1/Mmux_w_data19
    SLICE_X12Y35.CMUX    Tcxc                  0.163   core1/rm/r6<0>
                                                       core1/Mmux_w_data116
    SLICE_X15Y31.AX      net (fanout=32)       0.962   core1/w_data<0>
    SLICE_X15Y31.CLK     Tdick                 0.063   core1/rm/r0<3>
                                                       core1/rm/r0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.546ns (1.664ns logic, 7.882ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_1_0 (FF)
  Destination:          core1/rm/r0_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.495ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.428 - 0.456)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_1_0 to core1/rm/r0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.408   core1/reg_ndx_1<2>
                                                       core1/reg_ndx_1_0
    SLICE_X21Y54.D6      net (fanout=128)      1.722   core1/reg_ndx_1<0>
    SLICE_X21Y54.D       Tilo                  0.259   core1/rm/r24<15>
                                                       core1/rm/mux4_81
    SLICE_X18Y58.C1      net (fanout=1)        1.484   core1/rm/mux4_81
    SLICE_X18Y58.CMUX    Tilo                  0.361   core1/rm/r6<15>
                                                       core1/rm/mux4_3
                                                       core1/rm/mux4_2_f7
    SLICE_X12Y35.B2      net (fanout=4)        2.579   core1/reg_left_data<13>
    SLICE_X12Y35.B       Tilo                  0.205   core1/rm/r6<0>
                                                       core1/Mmux_w_data115_SW0
    SLICE_X12Y35.A5      net (fanout=1)        0.169   N36
    SLICE_X12Y35.A       Tilo                  0.205   core1/rm/r6<0>
                                                       core1/Mmux_w_data115
    SLICE_X12Y35.CX      net (fanout=1)        0.915   core1/Mmux_w_data19
    SLICE_X12Y35.CMUX    Tcxc                  0.163   core1/rm/r6<0>
                                                       core1/Mmux_w_data116
    SLICE_X15Y31.AX      net (fanout=32)       0.962   core1/w_data<0>
    SLICE_X15Y31.CLK     Tdick                 0.063   core1/rm/r0<3>
                                                       core1/rm/r0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.495ns (1.664ns logic, 7.831ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/rm/r25_13 (FF)
  Destination:          core1/rm/r0_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.211ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.428 - 0.448)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/rm/r25_13 to core1/rm/r0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.BQ      Tcko                  0.408   core1/rm/r25<15>
                                                       core1/rm/r25_13
    SLICE_X21Y54.D5      net (fanout=2)        1.438   core1/rm/r25<13>
    SLICE_X21Y54.D       Tilo                  0.259   core1/rm/r24<15>
                                                       core1/rm/mux4_81
    SLICE_X18Y58.C1      net (fanout=1)        1.484   core1/rm/mux4_81
    SLICE_X18Y58.CMUX    Tilo                  0.361   core1/rm/r6<15>
                                                       core1/rm/mux4_3
                                                       core1/rm/mux4_2_f7
    SLICE_X12Y35.B2      net (fanout=4)        2.579   core1/reg_left_data<13>
    SLICE_X12Y35.B       Tilo                  0.205   core1/rm/r6<0>
                                                       core1/Mmux_w_data115_SW0
    SLICE_X12Y35.A5      net (fanout=1)        0.169   N36
    SLICE_X12Y35.A       Tilo                  0.205   core1/rm/r6<0>
                                                       core1/Mmux_w_data115
    SLICE_X12Y35.CX      net (fanout=1)        0.915   core1/Mmux_w_data19
    SLICE_X12Y35.CMUX    Tcxc                  0.163   core1/rm/r6<0>
                                                       core1/Mmux_w_data116
    SLICE_X15Y31.AX      net (fanout=32)       0.962   core1/w_data<0>
    SLICE_X15Y31.CLK     Tdick                 0.063   core1/rm/r0<3>
                                                       core1/rm/r0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.211ns (1.664ns logic, 7.547ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga/vpg/Mshreg_seed_27 (SLICE_X18Y21.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/seed_7 (FF)
  Destination:          vga/vpg/Mshreg_seed_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.071 - 0.072)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/seed_7 to vga/vpg/Mshreg_seed_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.DQ      Tcko                  0.200   vga/vpg/seed<7>
                                                       vga/vpg/seed_7
    SLICE_X18Y21.AI      net (fanout=2)        0.132   vga/vpg/seed<7>
    SLICE_X18Y21.CLK     Tdh         (-Th)    -0.030   vga/vpg/seed<30>
                                                       vga/vpg/Mshreg_seed_27
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.230ns logic, 0.132ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point vga/vpg/seed_4 (SLICE_X20Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/seed_2 (FF)
  Destination:          vga/vpg/seed_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.076 - 0.067)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/seed_2 to vga/vpg/seed_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.CQ      Tcko                  0.198   vga/vpg/seed<3>
                                                       vga/vpg/seed_2
    SLICE_X20Y21.AX      net (fanout=2)        0.214   vga/vpg/seed<2>
    SLICE_X20Y21.CLK     Tckdi       (-Th)    -0.048   vga/vpg/seed<7>
                                                       vga/vpg/seed_4
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.246ns logic, 0.214ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point vga/vpg/seed_3 (SLICE_X19Y21.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/seed_1 (FF)
  Destination:          vga/vpg/seed_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/seed_1 to vga/vpg/seed_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y21.BQ      Tcko                  0.198   vga/vpg/seed<3>
                                                       vga/vpg/seed_1
    SLICE_X19Y21.DX      net (fanout=2)        0.195   vga/vpg/seed<1>
    SLICE_X19Y21.CLK     Tckdi       (-Th)    -0.059   vga/vpg/seed<3>
                                                       vga/vpg/seed_3
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.257ns logic, 0.195ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.869|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 858629 paths, 0 nets, and 6078 connections

Design statistics:
   Minimum period:   9.869ns{1}   (Maximum frequency: 101.327MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 07 09:50:48 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



