

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Oct  9 15:13:29 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  4928038945|  4928038972|  49.280 sec|  49.280 sec|  4928038946|  4928038973|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |                  |       |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |     Instance     | Module|     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |grp_conv1_fu_353  |conv1  |  3240298141|  3240298168|  32.403 sec|  32.403 sec|  3240298141|  3240298168|       no|
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                          |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1         |  1215203616|  1215203616|  37975113|          -|          -|    32|        no|
        | + VITIS_LOOP_21_2        |    37975110|    37975110|    148922|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_22_3      |      148920|      148920|       584|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_33_6    |         576|         576|         9|          -|          -|    64|        no|
        |- VITIS_LOOP_21_2         |   472537185|   472537185|   1853087|          -|          -|   255|        no|
        | + VITIS_LOOP_22_3        |     1853085|     1853085|      7267|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_25_4      |        7260|        7260|      1452|          -|          -|     5|        no|
        |   +++ VITIS_LOOP_26_5    |        1450|        1450|       290|          -|          -|     5|        no|
        |    ++++ VITIS_LOOP_33_6  |         288|         288|         9|          -|          -|    32|        no|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 22 
4 --> 5 
5 --> 6 3 
6 --> 7 5 
7 --> 8 
8 --> 9 17 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 8 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 6 
22 --> 23 
23 --> 24 22 
24 --> 25 
25 --> 36 26 
26 --> 27 25 
27 --> 28 26 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 27 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 40 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln19 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %conv1_output_ftmap" [src/srcnn.cpp:19]   --->   Operation 41 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln17 = store i6 0, i6 %n2" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 42 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/srcnn.cpp:4]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln19 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %conv1_output_ftmap" [src/srcnn.cpp:19]   --->   Operation 60 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_21_2.i" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 61 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%n2_2 = load i6 %n2" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 62 'load' 'n2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i6 %n2_2" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 63 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %n2_2" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 64 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%n2_cast = zext i6 %n2_2" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 65 'zext' 'n2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %n2_2, i8 0" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 66 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i14 %tmp_3" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 67 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.83ns)   --->   "%empty = sub i15 %tmp_3_cast, i15 %n2_cast" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 68 'sub' 'empty' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i15 %empty" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 69 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln17, i6 0" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 70 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.78ns)   --->   "%icmp_ln17 = icmp_eq  i6 %n2_2, i6 32" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 71 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln17 = add i6 %n2_2, i6 1" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 72 'add' 'add_ln17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %VITIS_LOOP_21_2.i.split, void %_Z5conv2PA255_A255_fPA64_A1_A1_fPfS1_.exit" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 73 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln17" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 74 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 75 'load' 'conv2_biases_load' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 76 'alloca' 'h' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 77 'read' 'conv3_biases_read' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_28 = bitcast i32 %conv3_biases_read"   --->   Operation 78 'bitcast' 'empty_28' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln21 = store i8 0, i8 %h" [src/conv3.cpp:21->src/srcnn.cpp:27]   --->   Operation 79 'store' 'store_ln21' <Predicate = (icmp_ln17)> <Delay = 0.42>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i2" [src/conv3.cpp:21->src/srcnn.cpp:27]   --->   Operation 80 'br' 'br_ln21' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 82 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 83 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_23 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 84 'bitcast' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i" [src/conv2.cpp:21->src/srcnn.cpp:24]   --->   Operation 85 'br' 'br_ln21' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.74>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%h_3 = phi i8 %add_ln21_1, void %for.inc80.i, i8 0, void %VITIS_LOOP_21_2.i.split" [src/conv2.cpp:21->src/srcnn.cpp:24]   --->   Operation 86 'phi' 'h_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%h_2_cast11 = zext i8 %h_3" [src/conv2.cpp:21->src/srcnn.cpp:24]   --->   Operation 87 'zext' 'h_2_cast11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%h_2_cast = zext i8 %h_3" [src/conv2.cpp:21->src/srcnn.cpp:24]   --->   Operation 88 'zext' 'h_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.84ns)   --->   "%empty_24 = add i16 %sext_ln34, i16 %h_2_cast" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 89 'add' 'empty_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast10 = sext i16 %empty_24" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 90 'sext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_25 = trunc i16 %empty_24" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 91 'trunc' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %empty_25, i8 0" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 92 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.90ns)   --->   "%empty_26 = sub i21 %p_shl1, i21 %p_cast10" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 93 'sub' 'empty_26' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.76ns)   --->   "%icmp_ln21_1 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:21->src/srcnn.cpp:24]   --->   Operation 94 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.76ns)   --->   "%add_ln21_1 = add i8 %h_3, i8 1" [src/conv2.cpp:21->src/srcnn.cpp:24]   --->   Operation 95 'add' 'add_ln21_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21_1, void %VITIS_LOOP_22_3.i.split, void %for.inc83.i" [src/conv2.cpp:21->src/srcnn.cpp:24]   --->   Operation 96 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:21->src/srcnn.cpp:24]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv2.cpp:21->src/srcnn.cpp:24]   --->   Operation 98 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.42ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i" [src/conv2.cpp:22->src/srcnn.cpp:24]   --->   Operation 99 'br' 'br_ln22' <Predicate = (!icmp_ln21_1)> <Delay = 0.42>
ST_5 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln17 = store i6 %add_ln17, i6 %n2" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 100 'store' 'store_ln17' <Predicate = (icmp_ln21_1)> <Delay = 0.42>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_21_2.i" [src/conv2.cpp:17->src/srcnn.cpp:24]   --->   Operation 101 'br' 'br_ln17' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.14>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%w_2 = phi i8 %add_ln22_1, void %for.end48.i, i8 0, void %VITIS_LOOP_22_3.i.split" [src/conv2.cpp:22->src/srcnn.cpp:24]   --->   Operation 102 'phi' 'w_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%w_2_cast12 = zext i8 %w_2" [src/conv2.cpp:22->src/srcnn.cpp:24]   --->   Operation 103 'zext' 'w_2_cast12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%w_2_cast = zext i8 %w_2" [src/conv2.cpp:22->src/srcnn.cpp:24]   --->   Operation 104 'zext' 'w_2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.90ns)   --->   "%empty_27 = add i21 %empty_26, i21 %w_2_cast" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 105 'add' 'empty_27' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_cast19 = zext i21 %empty_27" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 106 'zext' 'p_cast19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%conv2_output_ftmap_addr = getelementptr i32 %conv2_output_ftmap, i64 0, i64 %p_cast19" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 107 'getelementptr' 'conv2_output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.76ns)   --->   "%icmp_ln22_1 = icmp_eq  i8 %w_2, i8 255" [src/conv2.cpp:22->src/srcnn.cpp:24]   --->   Operation 108 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.76ns)   --->   "%add_ln22_1 = add i8 %w_2, i8 1" [src/conv2.cpp:22->src/srcnn.cpp:24]   --->   Operation 109 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %VITIS_LOOP_25_4.i.split, void %for.inc80.i" [src/conv2.cpp:22->src/srcnn.cpp:24]   --->   Operation 110 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (1.23ns)   --->   "%conv2_output_ftmap_load = load i21 %conv2_output_ftmap_addr" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 111 'load' 'conv2_output_ftmap_load' <Predicate = (!icmp_ln22_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i" [src/conv2.cpp:21->src/srcnn.cpp:24]   --->   Operation 112 'br' 'br_ln21' <Predicate = (icmp_ln22_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:22->src/srcnn.cpp:24]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv2.cpp:22->src/srcnn.cpp:24]   --->   Operation 114 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/2] (1.23ns)   --->   "%conv2_output_ftmap_load = load i21 %conv2_output_ftmap_addr" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 115 'load' 'conv2_output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_7 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln33 = br void %for.inc.i" [src/conv2.cpp:33->src/srcnn.cpp:24]   --->   Operation 116 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%n1 = phi i7 %add_ln33, void %for.inc.i.split, i7 0, void %VITIS_LOOP_25_4.i.split" [src/conv2.cpp:33->src/srcnn.cpp:24]   --->   Operation 117 'phi' 'n1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%add4227_i = phi i32 %add42_i, void %for.inc.i.split, i32 %conv2_output_ftmap_load, void %VITIS_LOOP_25_4.i.split" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 118 'phi' 'add4227_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i7 %n1" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 119 'zext' 'zext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i7 %n1" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 120 'zext' 'zext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1, i8 0" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 121 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i15 %tmp_7" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 122 'zext' 'zext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.84ns)   --->   "%sub_ln34_1 = sub i16 %zext_ln34_5, i16 %zext_ln34_4" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 123 'sub' 'sub_ln34_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i16 %sub_ln34_1" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 124 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.85ns)   --->   "%add_ln34_1 = add i17 %sext_ln34_1, i17 %h_2_cast11" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 125 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i17 %add_ln34_1" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 126 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i17 %add_ln34_1" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 127 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln34, i8 0" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 128 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34_2 = sub i22 %p_shl2, i22 %sext_ln34_2" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 129 'sub' 'sub_ln34_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 130 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln34_2 = add i22 %sub_ln34_2, i22 %w_2_cast12" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 130 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln34_6 = zext i22 %add_ln34_2" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 131 'zext' 'zext_ln34_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %zext_ln34_6" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 132 'getelementptr' 'conv1_output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.79ns)   --->   "%add_ln34_3 = add i11 %tmp_4, i11 %zext_ln34_3" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 133 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln34_7 = zext i11 %add_ln34_3" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 134 'zext' 'zext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%conv2_weights_addr = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln34_7" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 135 'getelementptr' 'conv2_weights_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.77ns)   --->   "%icmp_ln33 = icmp_eq  i7 %n1, i7 64" [src/conv2.cpp:33->src/srcnn.cpp:24]   --->   Operation 136 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.77ns)   --->   "%add_ln33 = add i7 %n1, i7 1" [src/conv2.cpp:33->src/srcnn.cpp:24]   --->   Operation 137 'add' 'add_ln33' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc.i.split, void %for.end48.i" [src/conv2.cpp:33->src/srcnn.cpp:24]   --->   Operation 138 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 139 'load' 'conv2_weights_load' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 140 [2/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 140 'load' 'conv1_output_ftmap_load' <Predicate = (!icmp_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_8 : [1/1] (0.75ns)   --->   Input mux for Operation 141 '%add57_i = fadd i32 %add4227_i, i32 %empty_23'
ST_8 : Operation 141 [4/4] (5.68ns)   --->   "%add57_i = fadd i32 %add4227_i, i32 %empty_23" [src/conv2.cpp:40->src/srcnn.cpp:24]   --->   Operation 141 'fadd' 'add57_i' <Predicate = (icmp_ln33)> <Delay = 5.68> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 142 [1/2] (1.23ns)   --->   "%conv2_weights_load = load i11 %conv2_weights_addr" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 142 'load' 'conv2_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 143 [1/2] (1.23ns)   --->   "%conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 143 'load' 'conv1_output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast i32 %conv2_weights_load" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 144 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (0.57ns)   --->   Input mux for Operation 145 '%mul_i = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load'
ST_10 : Operation 145 [3/3] (6.44ns)   --->   "%mul_i = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 145 'fmul' 'mul_i' <Predicate = true> <Delay = 6.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 146 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 146 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 147 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %bitcast_ln34_1, i32 %conv1_output_ftmap_load" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 147 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : [1/1] (0.75ns)   --->   Input mux for Operation 148 '%add42_i = fadd i32 %add4227_i, i32 %mul_i'
ST_13 : Operation 148 [4/4] (5.68ns)   --->   "%add42_i = fadd i32 %add4227_i, i32 %mul_i" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 148 'fadd' 'add42_i' <Predicate = true> <Delay = 5.68> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 149 [3/4] (6.43ns)   --->   "%add42_i = fadd i32 %add4227_i, i32 %mul_i" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 149 'fadd' 'add42_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 150 [2/4] (6.43ns)   --->   "%add42_i = fadd i32 %add4227_i, i32 %mul_i" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 150 'fadd' 'add42_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:33->src/srcnn.cpp:24]   --->   Operation 151 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv2.cpp:33->src/srcnn.cpp:24]   --->   Operation 152 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/4] (6.43ns)   --->   "%add42_i = fadd i32 %add4227_i, i32 %mul_i" [src/conv2.cpp:34->src/srcnn.cpp:24]   --->   Operation 153 'fadd' 'add42_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc.i" [src/conv2.cpp:33->src/srcnn.cpp:24]   --->   Operation 154 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 17 <SV = 8> <Delay = 6.43>
ST_17 : Operation 155 [3/4] (6.43ns)   --->   "%add57_i = fadd i32 %add4227_i, i32 %empty_23" [src/conv2.cpp:40->src/srcnn.cpp:24]   --->   Operation 155 'fadd' 'add57_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.43>
ST_18 : Operation 156 [2/4] (6.43ns)   --->   "%add57_i = fadd i32 %add4227_i, i32 %empty_23" [src/conv2.cpp:40->src/srcnn.cpp:24]   --->   Operation 156 'fadd' 'add57_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 6.43>
ST_19 : Operation 157 [1/4] (6.43ns)   --->   "%add57_i = fadd i32 %add4227_i, i32 %empty_23" [src/conv2.cpp:40->src/srcnn.cpp:24]   --->   Operation 157 'fadd' 'add57_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 2.78>
ST_20 : [1/1] (0.52ns)   --->   Input mux for Operation 158 '%tmp_2 = fcmp_olt  i32 %add57_i, i32 0'
ST_20 : Operation 158 [2/2] (2.25ns)   --->   "%tmp_2 = fcmp_olt  i32 %add57_i, i32 0" [src/conv2.cpp:41->src/srcnn.cpp:24]   --->   Operation 158 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.25> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 4.46>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %add57_i" [src/conv2.cpp:41->src/srcnn.cpp:24]   --->   Operation 159 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln41, i32 23, i32 30" [src/conv2.cpp:41->src/srcnn.cpp:24]   --->   Operation 160 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %bitcast_ln41" [src/conv2.cpp:41->src/srcnn.cpp:24]   --->   Operation 161 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.76ns)   --->   "%icmp_ln41 = icmp_ne  i8 %tmp_1, i8 255" [src/conv2.cpp:41->src/srcnn.cpp:24]   --->   Operation 162 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.92ns)   --->   "%icmp_ln41_1 = icmp_eq  i23 %trunc_ln41, i23 0" [src/conv2.cpp:41->src/srcnn.cpp:24]   --->   Operation 163 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %icmp_ln41_1, i1 %icmp_ln41" [src/conv2.cpp:41->src/srcnn.cpp:24]   --->   Operation 164 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %add57_i, i32 0" [src/conv2.cpp:41->src/srcnn.cpp:24]   --->   Operation 165 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%and_ln41 = and i1 %or_ln41, i1 %tmp_2" [src/conv2.cpp:41->src/srcnn.cpp:24]   --->   Operation 166 'and' 'and_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %and_ln41, i32 0, i32 %add57_i" [src/conv2.cpp:41->src/srcnn.cpp:24]   --->   Operation 167 'select' 'select_ln41' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 168 [1/1] (1.23ns)   --->   "%store_ln40 = store i32 %select_ln41, i21 %conv2_output_ftmap_addr" [src/conv2.cpp:40->src/srcnn.cpp:24]   --->   Operation 168 'store' 'store_ln40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i" [src/conv2.cpp:22->src/srcnn.cpp:24]   --->   Operation 169 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 22 <SV = 3> <Delay = 0.85>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%h_1 = load i8 %h" [src/conv3.cpp:21->src/srcnn.cpp:27]   --->   Operation 170 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %h_1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 171 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %h_1, i8 0" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 172 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.85ns)   --->   "%sub_ln34 = sub i16 %tmp_5, i16 %zext_ln34" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 173 'sub' 'sub_ln34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %h_1" [src/conv3.cpp:21->src/srcnn.cpp:27]   --->   Operation 174 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.76ns)   --->   "%icmp_ln21 = icmp_eq  i8 %h_1, i8 255" [src/conv3.cpp:21->src/srcnn.cpp:27]   --->   Operation 175 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 176 [1/1] (0.76ns)   --->   "%add_ln21 = add i8 %h_1, i8 1" [src/conv3.cpp:21->src/srcnn.cpp:27]   --->   Operation 176 'add' 'add_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %VITIS_LOOP_22_3.i2.split, void %_Z5conv3PA255_A255_fPA32_A5_A5_fPfS1_.exit" [src/conv3.cpp:21->src/srcnn.cpp:27]   --->   Operation 177 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:21->src/srcnn.cpp:27]   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv3.cpp:21->src/srcnn.cpp:27]   --->   Operation 179 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i4" [src/conv3.cpp:22->src/srcnn.cpp:27]   --->   Operation 180 'br' 'br_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [src/srcnn.cpp:29]   --->   Operation 181 'ret' 'ret_ln29' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 2.09>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%w = phi i8 %add_ln22, void %for.inc64.i, i8 0, void %VITIS_LOOP_22_3.i2.split" [src/conv3.cpp:30->src/srcnn.cpp:27]   --->   Operation 182 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i8 %w" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 183 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.85ns)   --->   "%add_ln34 = add i16 %sub_ln34, i16 %zext_ln34_1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 184 'add' 'add_ln34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i16 %add_ln34" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 185 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln34_2" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 186 'getelementptr' 'output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %w" [src/conv3.cpp:22->src/srcnn.cpp:27]   --->   Operation 187 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.76ns)   --->   "%icmp_ln22 = icmp_eq  i8 %w, i8 255" [src/conv3.cpp:22->src/srcnn.cpp:27]   --->   Operation 188 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.76ns)   --->   "%add_ln22 = add i8 %w, i8 1" [src/conv3.cpp:22->src/srcnn.cpp:27]   --->   Operation 189 'add' 'add_ln22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %VITIS_LOOP_25_4.i4.split, void %for.inc67.i" [src/conv3.cpp:22->src/srcnn.cpp:27]   --->   Operation 190 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [2/2] (1.23ns)   --->   "%output_ftmap_load = load i16 %output_ftmap_addr" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 191 'load' 'output_ftmap_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_23 : Operation 192 [1/1] (0.42ns)   --->   "%store_ln21 = store i8 %add_ln21, i8 %h" [src/conv3.cpp:21->src/srcnn.cpp:27]   --->   Operation 192 'store' 'store_ln21' <Predicate = (icmp_ln22)> <Delay = 0.42>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_22_3.i2" [src/conv3.cpp:21->src/srcnn.cpp:27]   --->   Operation 193 'br' 'br_ln21' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 1.23>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:22->src/srcnn.cpp:27]   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:22->src/srcnn.cpp:27]   --->   Operation 195 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 196 [1/2] (1.23ns)   --->   "%output_ftmap_load = load i16 %output_ftmap_addr" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 196 'load' 'output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %output_ftmap_load" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 197 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (0.42ns)   --->   "%br_ln25 = br void %VITIS_LOOP_26_5.i" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 198 'br' 'br_ln25' <Predicate = true> <Delay = 0.42>

State 25 <SV = 6> <Delay = 6.43>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%f3h = phi i3 %add_ln25, void %for.inc46.i, i3 0, void %VITIS_LOOP_25_4.i4.split" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 199 'phi' 'f3h' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%add42_lcssa_lcssa21_i = phi i32 %add42_lcssa20_i, void %for.inc46.i, i32 %bitcast_ln34, void %VITIS_LOOP_25_4.i4.split" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 200 'phi' 'add42_lcssa_lcssa21_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %f3h" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 201 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.67ns)   --->   "%icmp_ln25 = icmp_eq  i3 %f3h, i3 5" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 202 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.67ns)   --->   "%add_ln25 = add i3 %f3h, i3 1" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 203 'add' 'add_ln25' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %VITIS_LOOP_26_5.i.split, void %for.inc64.i" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 204 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 205 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 206 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (0.67ns)   --->   "%tmp = add i3 %f3h, i3 6" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 207 'add' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_cast = sext i3 %tmp" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 208 'sext' 'tmp_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.76ns)   --->   "%empty_29 = add i10 %tmp_cast, i10 %zext_ln21" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 209 'add' 'empty_29' <Predicate = (!icmp_ln25)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_29, i32 9" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:27]   --->   Operation 210 'bitselect' 'tmp_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.78ns)   --->   "%icmp_ln84 = icmp_sgt  i10 %empty_29, i10 254" [src/util.cpp:84->src/conv3.cpp:29->src/srcnn.cpp:27]   --->   Operation 211 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_29, i32 9" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:27]   --->   Operation 212 'bitselect' 'tmp_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_1)   --->   "%select_ln83 = select i1 %tmp_8, i10 0, i10 254" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:27]   --->   Operation 213 'select' 'select_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node yPixelClamped_1)   --->   "%or_ln83 = or i1 %tmp_6, i1 %icmp_ln84" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:27]   --->   Operation 214 'or' 'or_ln83' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 215 [1/1] (0.40ns) (out node of the LUT)   --->   "%yPixelClamped_1 = select i1 %or_ln83, i10 %select_ln83, i10 %empty_29" [src/util.cpp:83->src/conv3.cpp:29->src/srcnn.cpp:27]   --->   Operation 215 'select' 'yPixelClamped_1' <Predicate = (!icmp_ln25)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i10 %yPixelClamped_1" [src/conv3.cpp:26->src/srcnn.cpp:27]   --->   Operation 216 'sext' 'sext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (0.42ns)   --->   "%br_ln26 = br void %VITIS_LOOP_33_6.i" [src/conv3.cpp:26->src/srcnn.cpp:27]   --->   Operation 217 'br' 'br_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_25 : [1/1] (0.75ns)   --->   Input mux for Operation 218 '%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_28'
ST_25 : Operation 218 [4/4] (5.68ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_28" [src/conv3.cpp:40->src/srcnn.cpp:27]   --->   Operation 218 'fadd' 'add57_i1' <Predicate = (icmp_ln25)> <Delay = 5.68> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 7> <Delay = 2.62>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%f3w = phi i3 %add_ln26, void %for.inc43.i, i3 0, void %VITIS_LOOP_26_5.i.split" [src/conv3.cpp:30->src/srcnn.cpp:27]   --->   Operation 219 'phi' 'f3w' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%add42_lcssa20_i = phi i32 %empty_30, void %for.inc43.i, i32 %add42_lcssa_lcssa21_i, void %VITIS_LOOP_26_5.i.split" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 220 'phi' 'add42_lcssa20_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %f3w" [src/conv3.cpp:26->src/srcnn.cpp:27]   --->   Operation 221 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.67ns)   --->   "%icmp_ln26 = icmp_eq  i3 %f3w, i3 5" [src/conv3.cpp:26->src/srcnn.cpp:27]   --->   Operation 222 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 223 [1/1] (0.67ns)   --->   "%add_ln26 = add i3 %f3w, i3 1" [src/conv3.cpp:26->src/srcnn.cpp:27]   --->   Operation 223 'add' 'add_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %VITIS_LOOP_33_6.i.split, void %for.inc46.i" [src/conv3.cpp:26->src/srcnn.cpp:27]   --->   Operation 224 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:26->src/srcnn.cpp:27]   --->   Operation 225 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:26->src/srcnn.cpp:27]   --->   Operation 226 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.67ns)   --->   "%add_ln30 = add i3 %f3w, i3 6" [src/conv3.cpp:30->src/srcnn.cpp:27]   --->   Operation 227 'add' 'add_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i3 %add_ln30" [src/conv3.cpp:30->src/srcnn.cpp:27]   --->   Operation 228 'sext' 'sext_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 229 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i10 %sext_ln30, i10 %zext_ln22" [src/conv3.cpp:30->src/srcnn.cpp:27]   --->   Operation 229 'add' 'add_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:27]   --->   Operation 230 'bitselect' 'tmp_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.78ns)   --->   "%icmp_ln84_1 = icmp_sgt  i10 %add_ln30_1, i10 254" [src/util.cpp:84->src/conv3.cpp:30->src/srcnn.cpp:27]   --->   Operation 231 'icmp' 'icmp_ln84_1' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:27]   --->   Operation 232 'bitselect' 'tmp_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_1)   --->   "%select_ln83_2 = select i1 %tmp_12, i10 0, i10 254" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:27]   --->   Operation 233 'select' 'select_ln83_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node xPixelClamped_1)   --->   "%or_ln83_1 = or i1 %tmp_10, i1 %icmp_ln84_1" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:27]   --->   Operation 234 'or' 'or_ln83_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.40ns) (out node of the LUT)   --->   "%xPixelClamped_1 = select i1 %or_ln83_1, i10 %select_ln83_2, i10 %add_ln30_1" [src/util.cpp:83->src/conv3.cpp:30->src/srcnn.cpp:27]   --->   Operation 235 'select' 'xPixelClamped_1' <Predicate = (!icmp_ln26)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i10 %xPixelClamped_1" [src/conv3.cpp:33->src/srcnn.cpp:27]   --->   Operation 236 'sext' 'sext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.42ns)   --->   "%br_ln33 = br void %for.inc.i14" [src/conv3.cpp:33->src/srcnn.cpp:27]   --->   Operation 237 'br' 'br_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_26_5.i" [src/conv3.cpp:25->src/srcnn.cpp:27]   --->   Operation 238 'br' 'br_ln25' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 3.61>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%n2_1 = phi i6 %add_ln33_1, void %for.inc.i14.split, i6 0, void %VITIS_LOOP_33_6.i.split" [src/conv3.cpp:33->src/srcnn.cpp:27]   --->   Operation 239 'phi' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%empty_30 = phi i32 %add42_i1, void %for.inc.i14.split, i32 %add42_lcssa20_i, void %VITIS_LOOP_33_6.i.split" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 240 'phi' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln34_8 = zext i6 %n2_1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 241 'zext' 'zext_ln34_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i6 %n2_1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 242 'zext' 'zext_ln34_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %n2_1, i8 0" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 243 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln34_10 = zext i14 %tmp_9" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 244 'zext' 'zext_ln34_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 245 [1/1] (0.83ns)   --->   "%sub_ln34_3 = sub i15 %zext_ln34_10, i15 %zext_ln34_9" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 245 'sub' 'sub_ln34_3' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i15 %sub_ln34_3" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 246 'sext' 'sext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 247 [1/1] (0.84ns)   --->   "%add_ln34_4 = add i16 %sext_ln34_3, i16 %sext_ln26" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 247 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i16 %add_ln34_4" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 248 'sext' 'sext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i16 %add_ln34_4" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 249 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 250 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln34_1, i8 0" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 250 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34_4 = sub i21 %p_shl7, i21 %sext_ln34_4" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 251 'sub' 'sub_ln34_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 252 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln34_5 = add i21 %sub_ln34_4, i21 %sext_ln33" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 252 'add' 'add_ln34_5' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln34_11 = zext i21 %add_ln34_5" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 253 'zext' 'zext_ln34_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 254 [1/1] (0.00ns)   --->   "%conv2_output_ftmap_addr_1 = getelementptr i32 %conv2_output_ftmap, i64 0, i64 %zext_ln34_11" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 254 'getelementptr' 'conv2_output_ftmap_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %n2_1, i2 0" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 255 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln34_12 = zext i8 %tmp_s" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 256 'zext' 'zext_ln34_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_6 = add i9 %zext_ln34_12, i9 %zext_ln34_8" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 257 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 258 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln34_7 = add i9 %add_ln34_6, i9 %zext_ln25" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 258 'add' 'add_ln34_7' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln34_13 = zext i9 %add_ln34_7" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 259 'zext' 'zext_ln34_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i9 %add_ln34_7" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 260 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln34_2, i2 0" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 261 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_8 = add i10 %p_shl5, i10 %zext_ln34_13" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 262 'add' 'add_ln34_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 263 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln34_9 = add i10 %add_ln34_8, i10 %zext_ln26" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 263 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln34_14 = zext i10 %add_ln34_9" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 264 'zext' 'zext_ln34_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln34_14" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 265 'getelementptr' 'conv3_weights_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 266 [1/1] (0.78ns)   --->   "%icmp_ln33_1 = icmp_eq  i6 %n2_1, i6 32" [src/conv3.cpp:33->src/srcnn.cpp:27]   --->   Operation 266 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 267 [1/1] (0.78ns)   --->   "%add_ln33_1 = add i6 %n2_1, i6 1" [src/conv3.cpp:33->src/srcnn.cpp:27]   --->   Operation 267 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_1, void %for.inc.i14.split, void %for.inc43.i" [src/conv3.cpp:33->src/srcnn.cpp:27]   --->   Operation 268 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 269 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 269 'load' 'conv3_weights_load' <Predicate = (!icmp_ln33_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_27 : Operation 270 [2/2] (1.23ns)   --->   "%conv2_output_ftmap_load_1 = load i21 %conv2_output_ftmap_addr_1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 270 'load' 'conv2_output_ftmap_load_1' <Predicate = (!icmp_ln33_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_33_6.i" [src/conv3.cpp:26->src/srcnn.cpp:27]   --->   Operation 271 'br' 'br_ln26' <Predicate = (icmp_ln33_1)> <Delay = 0.00>

State 28 <SV = 9> <Delay = 1.23>
ST_28 : Operation 272 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 272 'load' 'conv3_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_28 : Operation 273 [1/2] (1.23ns)   --->   "%conv2_output_ftmap_load_1 = load i21 %conv2_output_ftmap_addr_1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 273 'load' 'conv2_output_ftmap_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>

State 29 <SV = 10> <Delay = 7.01>
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 274 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (0.57ns)   --->   Input mux for Operation 275 '%mul_i1 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1'
ST_29 : Operation 275 [3/3] (6.44ns)   --->   "%mul_i1 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 275 'fmul' 'mul_i1' <Predicate = true> <Delay = 6.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 11> <Delay = 7.01>
ST_30 : Operation 276 [2/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 276 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 12> <Delay = 7.01>
ST_31 : Operation 277 [1/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %bitcast_ln34_2, i32 %conv2_output_ftmap_load_1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 277 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 13> <Delay = 6.43>
ST_32 : [1/1] (0.75ns)   --->   Input mux for Operation 278 '%add42_i1 = fadd i32 %empty_30, i32 %mul_i1'
ST_32 : Operation 278 [4/4] (5.68ns)   --->   "%add42_i1 = fadd i32 %empty_30, i32 %mul_i1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 278 'fadd' 'add42_i1' <Predicate = true> <Delay = 5.68> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 6.43>
ST_33 : Operation 279 [3/4] (6.43ns)   --->   "%add42_i1 = fadd i32 %empty_30, i32 %mul_i1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 279 'fadd' 'add42_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 15> <Delay = 6.43>
ST_34 : Operation 280 [2/4] (6.43ns)   --->   "%add42_i1 = fadd i32 %empty_30, i32 %mul_i1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 280 'fadd' 'add42_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 16> <Delay = 6.43>
ST_35 : Operation 281 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:33->src/srcnn.cpp:27]   --->   Operation 281 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 282 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv3.cpp:33->src/srcnn.cpp:27]   --->   Operation 282 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 283 [1/4] (6.43ns)   --->   "%add42_i1 = fadd i32 %empty_30, i32 %mul_i1" [src/conv3.cpp:34->src/srcnn.cpp:27]   --->   Operation 283 'fadd' 'add42_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc.i14" [src/conv3.cpp:33->src/srcnn.cpp:27]   --->   Operation 284 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 36 <SV = 7> <Delay = 6.43>
ST_36 : Operation 285 [3/4] (6.43ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_28" [src/conv3.cpp:40->src/srcnn.cpp:27]   --->   Operation 285 'fadd' 'add57_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 8> <Delay = 6.43>
ST_37 : Operation 286 [2/4] (6.43ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_28" [src/conv3.cpp:40->src/srcnn.cpp:27]   --->   Operation 286 'fadd' 'add57_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 6.43>
ST_38 : Operation 287 [1/4] (6.43ns)   --->   "%add57_i1 = fadd i32 %add42_lcssa_lcssa21_i, i32 %empty_28" [src/conv3.cpp:40->src/srcnn.cpp:27]   --->   Operation 287 'fadd' 'add57_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 1.23>
ST_39 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %add57_i1" [src/conv3.cpp:40->src/srcnn.cpp:27]   --->   Operation 288 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 289 [1/1] (1.23ns)   --->   "%store_ln40 = store i32 %bitcast_ln40, i16 %output_ftmap_addr" [src/conv3.cpp:40->src/srcnn.cpp:27]   --->   Operation 289 'store' 'store_ln40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_39 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln22 = br void %VITIS_LOOP_25_4.i4" [src/conv3.cpp:22->src/srcnn.cpp:27]   --->   Operation 290 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_output_ftmap]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_output_ftmap]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n2                        (alloca           ) [ 0111111111111111111111000000000000000000]
store_ln17                (store            ) [ 0000000000000000000000000000000000000000]
spectopmodule_ln4         (spectopmodule    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000000000000000000000]
call_ln19                 (call             ) [ 0000000000000000000000000000000000000000]
br_ln17                   (br               ) [ 0000000000000000000000000000000000000000]
n2_2                      (load             ) [ 0000000000000000000000000000000000000000]
trunc_ln17                (trunc            ) [ 0000000000000000000000000000000000000000]
zext_ln17                 (zext             ) [ 0000000000000000000000000000000000000000]
n2_cast                   (zext             ) [ 0000000000000000000000000000000000000000]
tmp_3                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_3_cast                (zext             ) [ 0000000000000000000000000000000000000000]
empty                     (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln34                 (sext             ) [ 0000111111111111111111000000000000000000]
tmp_4                     (bitconcatenate   ) [ 0000111111111111111111000000000000000000]
icmp_ln17                 (icmp             ) [ 0001111111111111111111000000000000000000]
add_ln17                  (add              ) [ 0000111111111111111111000000000000000000]
br_ln17                   (br               ) [ 0000000000000000000000000000000000000000]
conv2_biases_addr         (getelementptr    ) [ 0000100000000000000000000000000000000000]
h                         (alloca           ) [ 0001111111111111111111111111111111111111]
conv3_biases_read         (read             ) [ 0000000000000000000000000000000000000000]
empty_28                  (bitcast          ) [ 0000000000000000000000111111111111111111]
store_ln21                (store            ) [ 0000000000000000000000000000000000000000]
br_ln21                   (br               ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln17    (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln17         (specloopname     ) [ 0000000000000000000000000000000000000000]
conv2_biases_load         (load             ) [ 0000000000000000000000000000000000000000]
empty_23                  (bitcast          ) [ 0000011111111111111111000000000000000000]
br_ln21                   (br               ) [ 0001111111111111111111000000000000000000]
h_3                       (phi              ) [ 0000010000000000000000000000000000000000]
h_2_cast11                (zext             ) [ 0000001111111111111111000000000000000000]
h_2_cast                  (zext             ) [ 0000000000000000000000000000000000000000]
empty_24                  (add              ) [ 0000000000000000000000000000000000000000]
p_cast10                  (sext             ) [ 0000000000000000000000000000000000000000]
empty_25                  (trunc            ) [ 0000000000000000000000000000000000000000]
p_shl1                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
empty_26                  (sub              ) [ 0000001111111111111111000000000000000000]
icmp_ln21_1               (icmp             ) [ 0001111111111111111111000000000000000000]
add_ln21_1                (add              ) [ 0001111111111111111111000000000000000000]
br_ln21                   (br               ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln21    (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln21         (specloopname     ) [ 0000000000000000000000000000000000000000]
br_ln22                   (br               ) [ 0001111111111111111111000000000000000000]
store_ln17                (store            ) [ 0000000000000000000000000000000000000000]
br_ln17                   (br               ) [ 0000000000000000000000000000000000000000]
w_2                       (phi              ) [ 0000001000000000000000000000000000000000]
w_2_cast12                (zext             ) [ 0000000111111111100000000000000000000000]
w_2_cast                  (zext             ) [ 0000000000000000000000000000000000000000]
empty_27                  (add              ) [ 0000000000000000000000000000000000000000]
p_cast19                  (zext             ) [ 0000000000000000000000000000000000000000]
conv2_output_ftmap_addr   (getelementptr    ) [ 0000000111111111111111000000000000000000]
icmp_ln22_1               (icmp             ) [ 0001111111111111111111000000000000000000]
add_ln22_1                (add              ) [ 0001111111111111111111000000000000000000]
br_ln22                   (br               ) [ 0000000000000000000000000000000000000000]
br_ln21                   (br               ) [ 0001111111111111111111000000000000000000]
speclooptripcount_ln22    (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln22         (specloopname     ) [ 0000000000000000000000000000000000000000]
conv2_output_ftmap_load   (load             ) [ 0001111111111111111111000000000000000000]
br_ln33                   (br               ) [ 0001111111111111111111000000000000000000]
n1                        (phi              ) [ 0000000010000000000000000000000000000000]
add4227_i                 (phi              ) [ 0000000011111111111100000000000000000000]
zext_ln34_3               (zext             ) [ 0000000000000000000000000000000000000000]
zext_ln34_4               (zext             ) [ 0000000000000000000000000000000000000000]
tmp_7                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln34_5               (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln34_1                (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln34_1               (sext             ) [ 0000000000000000000000000000000000000000]
add_ln34_1                (add              ) [ 0000000000000000000000000000000000000000]
sext_ln34_2               (sext             ) [ 0000000000000000000000000000000000000000]
trunc_ln34                (trunc            ) [ 0000000000000000000000000000000000000000]
p_shl2                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
sub_ln34_2                (sub              ) [ 0000000000000000000000000000000000000000]
add_ln34_2                (add              ) [ 0000000000000000000000000000000000000000]
zext_ln34_6               (zext             ) [ 0000000000000000000000000000000000000000]
conv1_output_ftmap_addr   (getelementptr    ) [ 0000000001000000000000000000000000000000]
add_ln34_3                (add              ) [ 0000000000000000000000000000000000000000]
zext_ln34_7               (zext             ) [ 0000000000000000000000000000000000000000]
conv2_weights_addr        (getelementptr    ) [ 0000000001000000000000000000000000000000]
icmp_ln33                 (icmp             ) [ 0001111111111111111111000000000000000000]
add_ln33                  (add              ) [ 0001111111111111111111000000000000000000]
br_ln33                   (br               ) [ 0000000000000000000000000000000000000000]
conv2_weights_load        (load             ) [ 0000000000100000000000000000000000000000]
conv1_output_ftmap_load   (load             ) [ 0000000000111000000000000000000000000000]
bitcast_ln34_1            (bitcast          ) [ 0000000000011000000000000000000000000000]
mul_i                     (fmul             ) [ 0000000000000111100000000000000000000000]
speclooptripcount_ln33    (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln33         (specloopname     ) [ 0000000000000000000000000000000000000000]
add42_i                   (fadd             ) [ 0001111111111111111111000000000000000000]
br_ln33                   (br               ) [ 0001111111111111111111000000000000000000]
add57_i                   (fadd             ) [ 0000000000000000000011000000000000000000]
bitcast_ln41              (bitcast          ) [ 0000000000000000000000000000000000000000]
tmp_1                     (partselect       ) [ 0000000000000000000000000000000000000000]
trunc_ln41                (trunc            ) [ 0000000000000000000000000000000000000000]
icmp_ln41                 (icmp             ) [ 0000000000000000000000000000000000000000]
icmp_ln41_1               (icmp             ) [ 0000000000000000000000000000000000000000]
or_ln41                   (or               ) [ 0000000000000000000000000000000000000000]
tmp_2                     (fcmp             ) [ 0000000000000000000000000000000000000000]
and_ln41                  (and              ) [ 0000000000000000000000000000000000000000]
select_ln41               (select           ) [ 0000000000000000000000000000000000000000]
store_ln40                (store            ) [ 0000000000000000000000000000000000000000]
br_ln22                   (br               ) [ 0001111111111111111111000000000000000000]
h_1                       (load             ) [ 0000000000000000000000000000000000000000]
zext_ln34                 (zext             ) [ 0000000000000000000000000000000000000000]
tmp_5                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
sub_ln34                  (sub              ) [ 0000000000000000000000011111111111111111]
zext_ln21                 (zext             ) [ 0000000000000000000000011111111111111111]
icmp_ln21                 (icmp             ) [ 0000000000000000000000111111111111111111]
add_ln21                  (add              ) [ 0000000000000000000000011111111111111111]
br_ln21                   (br               ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln21    (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln21         (specloopname     ) [ 0000000000000000000000000000000000000000]
br_ln22                   (br               ) [ 0000000000000000000000111111111111111111]
ret_ln29                  (ret              ) [ 0000000000000000000000000000000000000000]
w                         (phi              ) [ 0000000000000000000000010000000000000000]
zext_ln34_1               (zext             ) [ 0000000000000000000000000000000000000000]
add_ln34                  (add              ) [ 0000000000000000000000000000000000000000]
zext_ln34_2               (zext             ) [ 0000000000000000000000000000000000000000]
output_ftmap_addr         (getelementptr    ) [ 0000000000000000000000001111111111111111]
zext_ln22                 (zext             ) [ 0000000000000000000000001111111111110000]
icmp_ln22                 (icmp             ) [ 0000000000000000000000111111111111111111]
add_ln22                  (add              ) [ 0000000000000000000000111111111111111111]
br_ln22                   (br               ) [ 0000000000000000000000000000000000000000]
store_ln21                (store            ) [ 0000000000000000000000000000000000000000]
br_ln21                   (br               ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln22    (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln22         (specloopname     ) [ 0000000000000000000000000000000000000000]
output_ftmap_load         (load             ) [ 0000000000000000000000000000000000000000]
bitcast_ln34              (bitcast          ) [ 0000000000000000000000111111111111111111]
br_ln25                   (br               ) [ 0000000000000000000000111111111111111111]
f3h                       (phi              ) [ 0000000000000000000000000100000000000000]
add42_lcssa_lcssa21_i     (phi              ) [ 0000000000000000000000000111111111111110]
zext_ln25                 (zext             ) [ 0000000000000000000000000011111111110000]
icmp_ln25                 (icmp             ) [ 0000000000000000000000111111111111111111]
add_ln25                  (add              ) [ 0000000000000000000000111111111111111111]
br_ln25                   (br               ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln25    (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln25         (specloopname     ) [ 0000000000000000000000000000000000000000]
tmp                       (add              ) [ 0000000000000000000000000000000000000000]
tmp_cast                  (sext             ) [ 0000000000000000000000000000000000000000]
empty_29                  (add              ) [ 0000000000000000000000000000000000000000]
tmp_6                     (bitselect        ) [ 0000000000000000000000000000000000000000]
icmp_ln84                 (icmp             ) [ 0000000000000000000000000000000000000000]
tmp_8                     (bitselect        ) [ 0000000000000000000000000000000000000000]
select_ln83               (select           ) [ 0000000000000000000000000000000000000000]
or_ln83                   (or               ) [ 0000000000000000000000000000000000000000]
yPixelClamped_1           (select           ) [ 0000000000000000000000000000000000000000]
sext_ln26                 (sext             ) [ 0000000000000000000000000011111111110000]
br_ln26                   (br               ) [ 0000000000000000000000111111111111111111]
f3w                       (phi              ) [ 0000000000000000000000000010000000000000]
add42_lcssa20_i           (phi              ) [ 0000000000000000000000111111111111111111]
zext_ln26                 (zext             ) [ 0000000000000000000000000001111111110000]
icmp_ln26                 (icmp             ) [ 0000000000000000000000111111111111111111]
add_ln26                  (add              ) [ 0000000000000000000000111111111111111111]
br_ln26                   (br               ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln26    (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln26         (specloopname     ) [ 0000000000000000000000000000000000000000]
add_ln30                  (add              ) [ 0000000000000000000000000000000000000000]
sext_ln30                 (sext             ) [ 0000000000000000000000000000000000000000]
add_ln30_1                (add              ) [ 0000000000000000000000000000000000000000]
tmp_10                    (bitselect        ) [ 0000000000000000000000000000000000000000]
icmp_ln84_1               (icmp             ) [ 0000000000000000000000000000000000000000]
tmp_12                    (bitselect        ) [ 0000000000000000000000000000000000000000]
select_ln83_2             (select           ) [ 0000000000000000000000000000000000000000]
or_ln83_1                 (or               ) [ 0000000000000000000000000000000000000000]
xPixelClamped_1           (select           ) [ 0000000000000000000000000000000000000000]
sext_ln33                 (sext             ) [ 0000000000000000000000000001111111110000]
br_ln33                   (br               ) [ 0000000000000000000000111111111111111111]
br_ln25                   (br               ) [ 0000000000000000000000111111111111111111]
n2_1                      (phi              ) [ 0000000000000000000000000001000000000000]
empty_30                  (phi              ) [ 0000000000000000000000111111111111111111]
zext_ln34_8               (zext             ) [ 0000000000000000000000000000000000000000]
zext_ln34_9               (zext             ) [ 0000000000000000000000000000000000000000]
tmp_9                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln34_10              (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln34_3                (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln34_3               (sext             ) [ 0000000000000000000000000000000000000000]
add_ln34_4                (add              ) [ 0000000000000000000000000000000000000000]
sext_ln34_4               (sext             ) [ 0000000000000000000000000000000000000000]
trunc_ln34_1              (trunc            ) [ 0000000000000000000000000000000000000000]
p_shl7                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
sub_ln34_4                (sub              ) [ 0000000000000000000000000000000000000000]
add_ln34_5                (add              ) [ 0000000000000000000000000000000000000000]
zext_ln34_11              (zext             ) [ 0000000000000000000000000000000000000000]
conv2_output_ftmap_addr_1 (getelementptr    ) [ 0000000000000000000000000000100000000000]
tmp_s                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln34_12              (zext             ) [ 0000000000000000000000000000000000000000]
add_ln34_6                (add              ) [ 0000000000000000000000000000000000000000]
add_ln34_7                (add              ) [ 0000000000000000000000000000000000000000]
zext_ln34_13              (zext             ) [ 0000000000000000000000000000000000000000]
trunc_ln34_2              (trunc            ) [ 0000000000000000000000000000000000000000]
p_shl5                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
add_ln34_8                (add              ) [ 0000000000000000000000000000000000000000]
add_ln34_9                (add              ) [ 0000000000000000000000000000000000000000]
zext_ln34_14              (zext             ) [ 0000000000000000000000000000000000000000]
conv3_weights_addr        (getelementptr    ) [ 0000000000000000000000000000100000000000]
icmp_ln33_1               (icmp             ) [ 0000000000000000000000111111111111111111]
add_ln33_1                (add              ) [ 0000000000000000000000111111111111111111]
br_ln33                   (br               ) [ 0000000000000000000000000000000000000000]
br_ln26                   (br               ) [ 0000000000000000000000111111111111111111]
conv3_weights_load        (load             ) [ 0000000000000000000000000000010000000000]
conv2_output_ftmap_load_1 (load             ) [ 0000000000000000000000000000011100000000]
bitcast_ln34_2            (bitcast          ) [ 0000000000000000000000000000001100000000]
mul_i1                    (fmul             ) [ 0000000000000000000000000000000011110000]
speclooptripcount_ln33    (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln33         (specloopname     ) [ 0000000000000000000000000000000000000000]
add42_i1                  (fadd             ) [ 0000000000000000000000111111111111111111]
br_ln33                   (br               ) [ 0000000000000000000000111111111111111111]
add57_i1                  (fadd             ) [ 0000000000000000000000000000000000000001]
bitcast_ln40              (bitcast          ) [ 0000000000000000000000000000000000000000]
store_ln40                (store            ) [ 0000000000000000000000000000000000000000]
br_ln22                   (br               ) [ 0000000000000000000000111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_output_ftmap">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_output_ftmap">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output_ftmap"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="n2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="h_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="conv3_biases_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv2_biases_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_load/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="conv2_output_ftmap_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="21" slack="0"/>
<pin id="163" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_ftmap_addr/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="21" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="conv2_output_ftmap_load/6 store_ln40/21 conv2_output_ftmap_load_1/27 "/>
</bind>
</comp>

<comp id="172" class="1004" name="conv1_output_ftmap_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="22" slack="0"/>
<pin id="176" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_ftmap_addr/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="conv2_weights_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="11" slack="0"/>
<pin id="183" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_addr/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weights_load/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="22" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_ftmap_load/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="output_ftmap_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_ftmap_addr/23 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_ftmap_load/23 store_ln40/39 "/>
</bind>
</comp>

<comp id="211" class="1004" name="conv2_output_ftmap_addr_1_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="21" slack="0"/>
<pin id="215" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_ftmap_addr_1/27 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv3_weights_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr/27 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_weights_load/27 "/>
</bind>
</comp>

<comp id="232" class="1005" name="h_3_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_3 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="h_3_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_3/5 "/>
</bind>
</comp>

<comp id="243" class="1005" name="w_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_2 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="w_2_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_2/6 "/>
</bind>
</comp>

<comp id="254" class="1005" name="n1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="1"/>
<pin id="256" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n1 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="n1_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n1/8 "/>
</bind>
</comp>

<comp id="265" class="1005" name="add4227_i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add4227_i (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="add4227_i_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="32" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add4227_i/8 "/>
</bind>
</comp>

<comp id="275" class="1005" name="w_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="w_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/23 "/>
</bind>
</comp>

<comp id="286" class="1005" name="f3h_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="1"/>
<pin id="288" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f3h (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="f3h_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f3h/25 "/>
</bind>
</comp>

<comp id="297" class="1005" name="add42_lcssa_lcssa21_i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add42_lcssa_lcssa21_i (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="add42_lcssa_lcssa21_i_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="32" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add42_lcssa_lcssa21_i/25 "/>
</bind>
</comp>

<comp id="307" class="1005" name="f3w_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f3w (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="f3w_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f3w/26 "/>
</bind>
</comp>

<comp id="318" class="1005" name="add42_lcssa20_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add42_lcssa20_i (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="add42_lcssa20_i_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="32" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add42_lcssa20_i/26 "/>
</bind>
</comp>

<comp id="330" class="1005" name="n2_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="1"/>
<pin id="332" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n2_1 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="n2_1_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n2_1/27 "/>
</bind>
</comp>

<comp id="341" class="1005" name="empty_30_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_30 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="empty_30_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="32" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_30/27 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_conv1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="0"/>
<pin id="357" dir="0" index="3" bw="32" slack="0"/>
<pin id="358" dir="0" index="4" bw="32" slack="0"/>
<pin id="359" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add57_i/8 add42_i/13 add57_i1/25 add42_i1/32 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="1"/>
<pin id="376" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/10 mul_i1/29 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/20 "/>
</bind>
</comp>

<comp id="382" class="1005" name="reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_load conv2_output_ftmap_load_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i mul_i1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add42_i add42_i1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add57_i add57_i1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln17_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="6" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="n2_2_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="2"/>
<pin id="411" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_2/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln17_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln17_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="n2_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n2_cast/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_3_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="14" slack="0"/>
<pin id="435" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="empty_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="14" slack="0"/>
<pin id="439" dir="0" index="1" bw="6" slack="0"/>
<pin id="440" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln34_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln17_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="6" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln17_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="empty_28_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_28/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln21_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="empty_23_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_23/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="h_2_cast11_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_2_cast11/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="h_2_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_2_cast/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="empty_24_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="15" slack="2"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_24/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_cast10_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast10/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="empty_25_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_25/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_shl1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="21" slack="0"/>
<pin id="503" dir="0" index="1" bw="13" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="empty_26_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="21" slack="0"/>
<pin id="511" dir="0" index="1" bw="16" slack="0"/>
<pin id="512" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_26/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln21_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln21_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln17_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="2"/>
<pin id="529" dir="0" index="1" bw="6" slack="4"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="w_2_cast12_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_2_cast12/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="w_2_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_2_cast/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="empty_27_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="21" slack="1"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_27/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_cast19_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="21" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast19/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln22_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln22_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln34_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln34_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_7_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="15" slack="0"/>
<pin id="571" dir="0" index="1" bw="7" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln34_5_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="15" slack="0"/>
<pin id="579" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_5/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sub_ln34_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="15" slack="0"/>
<pin id="583" dir="0" index="1" bw="7" slack="0"/>
<pin id="584" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_1/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln34_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_1/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln34_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="3"/>
<pin id="594" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln34_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="17" slack="0"/>
<pin id="598" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_2/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln34_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="17" slack="0"/>
<pin id="602" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_shl2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="22" slack="0"/>
<pin id="606" dir="0" index="1" bw="14" slack="0"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sub_ln34_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="22" slack="0"/>
<pin id="614" dir="0" index="1" bw="17" slack="0"/>
<pin id="615" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_2/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln34_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="22" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="2"/>
<pin id="621" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln34_6_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="22" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_6/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln34_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="5"/>
<pin id="630" dir="0" index="1" bw="7" slack="0"/>
<pin id="631" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_3/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln34_7_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_7/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln33_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="0"/>
<pin id="640" dir="0" index="1" bw="7" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln33_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="bitcast_ln34_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_1/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="bitcast_ln41_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="2"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/21 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="0" index="3" bw="6" slack="0"/>
<pin id="663" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/21 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln41_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/21 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln41_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/21 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln41_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="23" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41_1/21 "/>
</bind>
</comp>

<comp id="684" class="1004" name="or_ln41_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/21 "/>
</bind>
</comp>

<comp id="690" class="1004" name="and_ln41_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/21 "/>
</bind>
</comp>

<comp id="696" class="1004" name="select_ln41_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="0" index="2" bw="32" slack="2"/>
<pin id="700" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/21 "/>
</bind>
</comp>

<comp id="705" class="1004" name="h_1_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/22 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln34_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/22 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_5_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sub_ln34_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/22 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln21_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/22 "/>
</bind>
</comp>

<comp id="730" class="1004" name="icmp_ln21_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/22 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln21_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/22 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln34_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/23 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln34_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="1"/>
<pin id="748" dir="0" index="1" bw="8" slack="0"/>
<pin id="749" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/23 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln34_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/23 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln22_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/23 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln22_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/23 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln22_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/23 "/>
</bind>
</comp>

<comp id="772" class="1004" name="store_ln21_store_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="1"/>
<pin id="774" dir="0" index="1" bw="8" slack="2"/>
<pin id="775" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/23 "/>
</bind>
</comp>

<comp id="776" class="1004" name="bitcast_ln34_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/24 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln25_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="3" slack="0"/>
<pin id="782" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/25 "/>
</bind>
</comp>

<comp id="784" class="1004" name="icmp_ln25_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="3" slack="0"/>
<pin id="786" dir="0" index="1" bw="3" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/25 "/>
</bind>
</comp>

<comp id="790" class="1004" name="add_ln25_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="3" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/25 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="0"/>
<pin id="798" dir="0" index="1" bw="2" slack="0"/>
<pin id="799" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_cast_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="0"/>
<pin id="804" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/25 "/>
</bind>
</comp>

<comp id="806" class="1004" name="empty_29_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="3" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="3"/>
<pin id="809" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_29/25 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_6_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="10" slack="0"/>
<pin id="814" dir="0" index="2" bw="5" slack="0"/>
<pin id="815" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/25 "/>
</bind>
</comp>

<comp id="819" class="1004" name="icmp_ln84_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="10" slack="0"/>
<pin id="821" dir="0" index="1" bw="9" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/25 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_8_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="10" slack="0"/>
<pin id="828" dir="0" index="2" bw="5" slack="0"/>
<pin id="829" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/25 "/>
</bind>
</comp>

<comp id="833" class="1004" name="select_ln83_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="0" index="2" bw="9" slack="0"/>
<pin id="837" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/25 "/>
</bind>
</comp>

<comp id="841" class="1004" name="or_ln83_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/25 "/>
</bind>
</comp>

<comp id="847" class="1004" name="yPixelClamped_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="9" slack="0"/>
<pin id="850" dir="0" index="2" bw="10" slack="0"/>
<pin id="851" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yPixelClamped_1/25 "/>
</bind>
</comp>

<comp id="855" class="1004" name="sext_ln26_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="10" slack="0"/>
<pin id="857" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/25 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln26_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="3" slack="0"/>
<pin id="861" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/26 "/>
</bind>
</comp>

<comp id="863" class="1004" name="icmp_ln26_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="3" slack="0"/>
<pin id="865" dir="0" index="1" bw="3" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/26 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln26_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="3" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/26 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln30_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="0"/>
<pin id="877" dir="0" index="1" bw="2" slack="0"/>
<pin id="878" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/26 "/>
</bind>
</comp>

<comp id="881" class="1004" name="sext_ln30_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="0"/>
<pin id="883" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/26 "/>
</bind>
</comp>

<comp id="885" class="1004" name="add_ln30_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="3" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="3"/>
<pin id="888" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/26 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_10_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="10" slack="0"/>
<pin id="893" dir="0" index="2" bw="5" slack="0"/>
<pin id="894" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/26 "/>
</bind>
</comp>

<comp id="898" class="1004" name="icmp_ln84_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="10" slack="0"/>
<pin id="900" dir="0" index="1" bw="9" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_1/26 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_12_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="10" slack="0"/>
<pin id="907" dir="0" index="2" bw="5" slack="0"/>
<pin id="908" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/26 "/>
</bind>
</comp>

<comp id="912" class="1004" name="select_ln83_2_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="0" index="2" bw="9" slack="0"/>
<pin id="916" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_2/26 "/>
</bind>
</comp>

<comp id="920" class="1004" name="or_ln83_1_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_1/26 "/>
</bind>
</comp>

<comp id="926" class="1004" name="xPixelClamped_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="9" slack="0"/>
<pin id="929" dir="0" index="2" bw="10" slack="0"/>
<pin id="930" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xPixelClamped_1/26 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sext_ln33_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="10" slack="0"/>
<pin id="936" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/26 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln34_8_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="6" slack="0"/>
<pin id="940" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_8/27 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln34_9_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="0"/>
<pin id="944" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_9/27 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_9_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="14" slack="0"/>
<pin id="948" dir="0" index="1" bw="6" slack="0"/>
<pin id="949" dir="0" index="2" bw="1" slack="0"/>
<pin id="950" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/27 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln34_10_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="14" slack="0"/>
<pin id="956" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_10/27 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sub_ln34_3_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="14" slack="0"/>
<pin id="960" dir="0" index="1" bw="6" slack="0"/>
<pin id="961" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_3/27 "/>
</bind>
</comp>

<comp id="964" class="1004" name="sext_ln34_3_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="15" slack="0"/>
<pin id="966" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_3/27 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln34_4_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="15" slack="0"/>
<pin id="970" dir="0" index="1" bw="10" slack="2"/>
<pin id="971" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_4/27 "/>
</bind>
</comp>

<comp id="973" class="1004" name="sext_ln34_4_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="0"/>
<pin id="975" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_4/27 "/>
</bind>
</comp>

<comp id="977" class="1004" name="trunc_ln34_1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="0"/>
<pin id="979" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/27 "/>
</bind>
</comp>

<comp id="981" class="1004" name="p_shl7_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="21" slack="0"/>
<pin id="983" dir="0" index="1" bw="13" slack="0"/>
<pin id="984" dir="0" index="2" bw="1" slack="0"/>
<pin id="985" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/27 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sub_ln34_4_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="21" slack="0"/>
<pin id="991" dir="0" index="1" bw="16" slack="0"/>
<pin id="992" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34_4/27 "/>
</bind>
</comp>

<comp id="995" class="1004" name="add_ln34_5_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="21" slack="0"/>
<pin id="997" dir="0" index="1" bw="10" slack="1"/>
<pin id="998" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_5/27 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="zext_ln34_11_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="21" slack="0"/>
<pin id="1002" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_11/27 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_s_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="0"/>
<pin id="1007" dir="0" index="1" bw="6" slack="0"/>
<pin id="1008" dir="0" index="2" bw="1" slack="0"/>
<pin id="1009" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/27 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln34_12_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="0"/>
<pin id="1015" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_12/27 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="add_ln34_6_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="0"/>
<pin id="1019" dir="0" index="1" bw="6" slack="0"/>
<pin id="1020" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_6/27 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="add_ln34_7_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="9" slack="0"/>
<pin id="1025" dir="0" index="1" bw="3" slack="2"/>
<pin id="1026" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_7/27 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="zext_ln34_13_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="9" slack="0"/>
<pin id="1030" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_13/27 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="trunc_ln34_2_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="9" slack="0"/>
<pin id="1034" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_2/27 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="p_shl5_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="10" slack="0"/>
<pin id="1038" dir="0" index="1" bw="8" slack="0"/>
<pin id="1039" dir="0" index="2" bw="1" slack="0"/>
<pin id="1040" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/27 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="add_ln34_8_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="10" slack="0"/>
<pin id="1046" dir="0" index="1" bw="9" slack="0"/>
<pin id="1047" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_8/27 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="add_ln34_9_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="10" slack="0"/>
<pin id="1052" dir="0" index="1" bw="3" slack="1"/>
<pin id="1053" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_9/27 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="zext_ln34_14_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="10" slack="0"/>
<pin id="1057" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_14/27 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="icmp_ln33_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="6" slack="0"/>
<pin id="1062" dir="0" index="1" bw="6" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/27 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="add_ln33_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="6" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/27 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="bitcast_ln34_2_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_2/29 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="bitcast_ln40_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40/39 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="n2_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="6" slack="0"/>
<pin id="1083" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n2 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="sext_ln34_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="16" slack="2"/>
<pin id="1090" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp_4_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="5"/>
<pin id="1095" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="add_ln17_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="6" slack="2"/>
<pin id="1103" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="conv2_biases_addr_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="5" slack="1"/>
<pin id="1108" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_addr "/>
</bind>
</comp>

<comp id="1111" class="1005" name="h_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="0"/>
<pin id="1113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1118" class="1005" name="empty_28_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="4"/>
<pin id="1120" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="empty_23_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="4"/>
<pin id="1125" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="h_2_cast11_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="17" slack="3"/>
<pin id="1130" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="h_2_cast11 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="empty_26_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="21" slack="1"/>
<pin id="1135" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="add_ln21_1_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="0"/>
<pin id="1143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="w_2_cast12_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="22" slack="2"/>
<pin id="1148" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="w_2_cast12 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="conv2_output_ftmap_addr_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="21" slack="1"/>
<pin id="1153" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_addr "/>
</bind>
</comp>

<comp id="1159" class="1005" name="add_ln22_1_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="0"/>
<pin id="1161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="conv1_output_ftmap_addr_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="22" slack="1"/>
<pin id="1166" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_addr "/>
</bind>
</comp>

<comp id="1169" class="1005" name="conv2_weights_addr_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="11" slack="1"/>
<pin id="1171" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_addr "/>
</bind>
</comp>

<comp id="1177" class="1005" name="add_ln33_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="7" slack="0"/>
<pin id="1179" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="conv2_weights_load_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_load "/>
</bind>
</comp>

<comp id="1187" class="1005" name="conv1_output_ftmap_load_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="1"/>
<pin id="1189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_load "/>
</bind>
</comp>

<comp id="1192" class="1005" name="bitcast_ln34_1_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln34_1 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="sub_ln34_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="1"/>
<pin id="1199" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="zext_ln21_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="10" slack="3"/>
<pin id="1204" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="add_ln21_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="1"/>
<pin id="1212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="output_ftmap_addr_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="1"/>
<pin id="1217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_addr "/>
</bind>
</comp>

<comp id="1220" class="1005" name="zext_ln22_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="10" slack="3"/>
<pin id="1222" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="add_ln22_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="8" slack="0"/>
<pin id="1230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="bitcast_ln34_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="1"/>
<pin id="1235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln34 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="zext_ln25_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="9" slack="2"/>
<pin id="1240" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="add_ln25_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="3" slack="0"/>
<pin id="1248" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="sext_ln26_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="16" slack="2"/>
<pin id="1253" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="zext_ln26_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="10" slack="1"/>
<pin id="1258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="add_ln26_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="3" slack="0"/>
<pin id="1266" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="sext_ln33_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="21" slack="1"/>
<pin id="1271" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln33 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="conv2_output_ftmap_addr_1_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="21" slack="1"/>
<pin id="1276" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_addr_1 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="conv3_weights_addr_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="10" slack="1"/>
<pin id="1281" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr "/>
</bind>
</comp>

<comp id="1287" class="1005" name="add_ln33_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="6" slack="0"/>
<pin id="1289" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="conv3_weights_load_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="1"/>
<pin id="1294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_load "/>
</bind>
</comp>

<comp id="1297" class="1005" name="bitcast_ln34_2_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln34_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="172" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="211" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="78" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="274"><net_src comp="268" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="289"><net_src comp="104" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="306"><net_src comp="300" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="310"><net_src comp="104" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="328"><net_src comp="297" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="351"><net_src comp="318" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="352"><net_src comp="345" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="360"><net_src comp="22" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="0" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="2" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="4" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="364"><net_src comp="16" pin="0"/><net_sink comp="353" pin=4"/></net>

<net id="369"><net_src comp="268" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="265" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="300" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="341" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="381"><net_src comp="92" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="166" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="391"><net_src comp="373" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="396"><net_src comp="365" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="402"><net_src comp="365" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="408"><net_src comp="24" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="424"><net_src comp="409" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="409" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="421" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="412" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="24" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="409" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="50" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="409" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="52" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="140" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="46" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="153" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="236" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="236" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="46" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="501" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="493" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="236" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="68" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="236" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="70" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="534"><net_src comp="247" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="247" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="553"><net_src comp="247" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="68" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="247" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="70" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="258" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="258" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="80" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="258" pin="4"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="46" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="569" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="565" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="591" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="82" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="600" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="46" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="604" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="596" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="632"><net_src comp="561" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="642"><net_src comp="258" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="84" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="258" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="86" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="657"><net_src comp="399" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="94" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="96" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="98" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="671"><net_src comp="654" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="658" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="68" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="668" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="100" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="672" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="377" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="92" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="399" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="704"><net_src comp="696" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="102" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="705" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="46" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="724"><net_src comp="712" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="708" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="705" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="705" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="68" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="705" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="70" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="279" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="754"><net_src comp="746" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="759"><net_src comp="279" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="279" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="68" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="279" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="70" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="779"><net_src comp="205" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="290" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="290" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="106" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="290" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="108" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="290" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="114" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="802" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="816"><net_src comp="116" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="806" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="118" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="806" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="120" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="830"><net_src comp="116" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="806" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="118" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="838"><net_src comp="825" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="122" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="120" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="845"><net_src comp="811" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="819" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="852"><net_src comp="841" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="833" pin="3"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="806" pin="2"/><net_sink comp="847" pin=2"/></net>

<net id="858"><net_src comp="847" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="311" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="311" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="106" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="311" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="108" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="311" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="114" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="881" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="895"><net_src comp="116" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="885" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="118" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="902"><net_src comp="885" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="120" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="116" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="885" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="118" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="917"><net_src comp="904" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="122" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="120" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="924"><net_src comp="890" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="898" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="931"><net_src comp="920" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="912" pin="3"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="885" pin="2"/><net_sink comp="926" pin=2"/></net>

<net id="937"><net_src comp="926" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="334" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="334" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="951"><net_src comp="44" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="334" pin="4"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="46" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="957"><net_src comp="946" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="962"><net_src comp="954" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="942" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="967"><net_src comp="958" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="964" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="968" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="968" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="986"><net_src comp="66" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="46" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="993"><net_src comp="981" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="973" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="989" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="995" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1010"><net_src comp="126" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="334" pin="4"/><net_sink comp="1005" pin=1"/></net>

<net id="1012"><net_src comp="128" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1016"><net_src comp="1005" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1021"><net_src comp="1013" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="938" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="1017" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1031"><net_src comp="1023" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="1023" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1041"><net_src comp="130" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="128" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1048"><net_src comp="1036" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="1028" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1054"><net_src comp="1044" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1058"><net_src comp="1050" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1064"><net_src comp="334" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="50" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="334" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="52" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="1072" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1079"><net_src comp="399" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="1084"><net_src comp="132" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1087"><net_src comp="1081" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="1091"><net_src comp="443" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1096"><net_src comp="447" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1104"><net_src comp="461" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1109"><net_src comp="146" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="1114"><net_src comp="136" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1117"><net_src comp="1111" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1121"><net_src comp="467" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1126"><net_src comp="476" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1131"><net_src comp="480" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1136"><net_src comp="509" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1144"><net_src comp="521" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1149"><net_src comp="531" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1154"><net_src comp="159" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1162"><net_src comp="555" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1167"><net_src comp="172" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1172"><net_src comp="179" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1180"><net_src comp="644" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1185"><net_src comp="186" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1190"><net_src comp="192" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="1195"><net_src comp="650" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1200"><net_src comp="720" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1205"><net_src comp="726" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1213"><net_src comp="736" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1218"><net_src comp="198" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1223"><net_src comp="756" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1231"><net_src comp="766" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1236"><net_src comp="776" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1241"><net_src comp="780" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1249"><net_src comp="790" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1254"><net_src comp="855" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1259"><net_src comp="859" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1267"><net_src comp="869" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1272"><net_src comp="934" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1277"><net_src comp="211" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1282"><net_src comp="218" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1290"><net_src comp="1066" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1295"><net_src comp="225" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1300"><net_src comp="1072" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="373" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_ftmap | {39 }
	Port: conv1_output_ftmap | {1 2 }
	Port: conv2_output_ftmap | {21 }
 - Input state : 
	Port: srcnn : input_ftmap | {1 2 }
	Port: srcnn : conv1_weights | {1 2 }
	Port: srcnn : conv1_biases | {1 2 }
	Port: srcnn : conv2_weights | {8 9 }
	Port: srcnn : conv2_biases | {3 4 }
	Port: srcnn : conv3_weights | {27 28 }
	Port: srcnn : conv3_biases | {3 }
	Port: srcnn : output_ftmap | {23 24 }
	Port: srcnn : conv1_output_ftmap | {1 2 8 9 }
	Port: srcnn : conv2_output_ftmap | {6 7 27 28 }
  - Chain level:
	State 1
		store_ln17 : 1
	State 2
	State 3
		trunc_ln17 : 1
		zext_ln17 : 1
		n2_cast : 1
		tmp_3 : 1
		tmp_3_cast : 2
		empty : 3
		sext_ln34 : 4
		tmp_4 : 2
		icmp_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
		conv2_biases_addr : 2
		conv2_biases_load : 3
		store_ln21 : 1
	State 4
		empty_23 : 1
	State 5
		h_2_cast11 : 1
		h_2_cast : 1
		empty_24 : 2
		p_cast10 : 3
		empty_25 : 3
		p_shl1 : 4
		empty_26 : 5
		icmp_ln21_1 : 1
		add_ln21_1 : 1
		br_ln21 : 2
	State 6
		w_2_cast12 : 1
		w_2_cast : 1
		empty_27 : 2
		p_cast19 : 3
		conv2_output_ftmap_addr : 4
		icmp_ln22_1 : 1
		add_ln22_1 : 1
		br_ln22 : 2
		conv2_output_ftmap_load : 5
	State 7
	State 8
		zext_ln34_3 : 1
		zext_ln34_4 : 1
		tmp_7 : 1
		zext_ln34_5 : 2
		sub_ln34_1 : 3
		sext_ln34_1 : 4
		add_ln34_1 : 5
		sext_ln34_2 : 6
		trunc_ln34 : 6
		p_shl2 : 7
		sub_ln34_2 : 8
		add_ln34_2 : 9
		zext_ln34_6 : 10
		conv1_output_ftmap_addr : 11
		add_ln34_3 : 2
		zext_ln34_7 : 3
		conv2_weights_addr : 4
		icmp_ln33 : 1
		add_ln33 : 1
		br_ln33 : 2
		conv2_weights_load : 5
		conv1_output_ftmap_load : 12
		add57_i : 1
	State 9
	State 10
		mul_i : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_1 : 1
		trunc_ln41 : 1
		icmp_ln41 : 2
		icmp_ln41_1 : 2
		or_ln41 : 3
		and_ln41 : 3
		select_ln41 : 3
		store_ln40 : 4
	State 22
		zext_ln34 : 1
		tmp_5 : 1
		sub_ln34 : 2
		zext_ln21 : 1
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
	State 23
		zext_ln34_1 : 1
		add_ln34 : 2
		zext_ln34_2 : 3
		output_ftmap_addr : 4
		zext_ln22 : 1
		icmp_ln22 : 1
		add_ln22 : 1
		br_ln22 : 2
		output_ftmap_load : 5
	State 24
		bitcast_ln34 : 1
	State 25
		zext_ln25 : 1
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		tmp : 1
		tmp_cast : 2
		empty_29 : 3
		tmp_6 : 4
		icmp_ln84 : 4
		tmp_8 : 4
		select_ln83 : 5
		or_ln83 : 5
		yPixelClamped_1 : 6
		sext_ln26 : 7
		add57_i1 : 1
	State 26
		zext_ln26 : 1
		icmp_ln26 : 1
		add_ln26 : 1
		br_ln26 : 2
		add_ln30 : 1
		sext_ln30 : 2
		add_ln30_1 : 3
		tmp_10 : 4
		icmp_ln84_1 : 4
		tmp_12 : 4
		select_ln83_2 : 5
		or_ln83_1 : 5
		xPixelClamped_1 : 6
		sext_ln33 : 7
	State 27
		zext_ln34_8 : 1
		zext_ln34_9 : 1
		tmp_9 : 1
		zext_ln34_10 : 2
		sub_ln34_3 : 3
		sext_ln34_3 : 4
		add_ln34_4 : 5
		sext_ln34_4 : 6
		trunc_ln34_1 : 6
		p_shl7 : 7
		sub_ln34_4 : 8
		add_ln34_5 : 9
		zext_ln34_11 : 10
		conv2_output_ftmap_addr_1 : 11
		tmp_s : 1
		zext_ln34_12 : 2
		add_ln34_6 : 3
		add_ln34_7 : 4
		zext_ln34_13 : 5
		trunc_ln34_2 : 5
		p_shl5 : 6
		add_ln34_8 : 7
		add_ln34_9 : 8
		zext_ln34_14 : 9
		conv3_weights_addr : 10
		icmp_ln33_1 : 1
		add_ln33_1 : 1
		br_ln33 : 2
		conv3_weights_load : 11
		conv2_output_ftmap_load_1 : 12
	State 28
	State 29
		mul_i1 : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		store_ln40 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |        grp_conv1_fu_353       |    5    |  6.216  |   1883  |   2521  |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_365          |    2    |    0    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        add_ln17_fu_461        |    0    |    0    |    0    |    13   |
|          |        empty_24_fu_488        |    0    |    0    |    0    |    22   |
|          |       add_ln21_1_fu_521       |    0    |    0    |    0    |    15   |
|          |        empty_27_fu_539        |    0    |    0    |    0    |    28   |
|          |       add_ln22_1_fu_555       |    0    |    0    |    0    |    15   |
|          |       add_ln34_1_fu_591       |    0    |    0    |    0    |    23   |
|          |       add_ln34_2_fu_618       |    0    |    0    |    0    |    22   |
|          |       add_ln34_3_fu_628       |    0    |    0    |    0    |    18   |
|          |        add_ln33_fu_644        |    0    |    0    |    0    |    14   |
|          |        add_ln21_fu_736        |    0    |    0    |    0    |    15   |
|          |        add_ln34_fu_746        |    0    |    0    |    0    |    23   |
|          |        add_ln22_fu_766        |    0    |    0    |    0    |    15   |
|    add   |        add_ln25_fu_790        |    0    |    0    |    0    |    10   |
|          |           tmp_fu_796          |    0    |    0    |    0    |    10   |
|          |        empty_29_fu_806        |    0    |    0    |    0    |    15   |
|          |        add_ln26_fu_869        |    0    |    0    |    0    |    10   |
|          |        add_ln30_fu_875        |    0    |    0    |    0    |    10   |
|          |       add_ln30_1_fu_885       |    0    |    0    |    0    |    15   |
|          |       add_ln34_4_fu_968       |    0    |    0    |    0    |    22   |
|          |       add_ln34_5_fu_995       |    0    |    0    |    0    |    21   |
|          |       add_ln34_6_fu_1017      |    0    |    0    |    0    |    19   |
|          |       add_ln34_7_fu_1023      |    0    |    0    |    0    |    18   |
|          |       add_ln34_8_fu_1044      |    0    |    0    |    0    |    18   |
|          |       add_ln34_9_fu_1050      |    0    |    0    |    0    |    18   |
|          |       add_ln33_1_fu_1066      |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_373          |    3    |    0    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        icmp_ln17_fu_455       |    0    |    0    |    0    |    13   |
|          |       icmp_ln21_1_fu_515      |    0    |    0    |    0    |    15   |
|          |       icmp_ln22_1_fu_549      |    0    |    0    |    0    |    15   |
|          |        icmp_ln33_fu_638       |    0    |    0    |    0    |    14   |
|          |        icmp_ln41_fu_672       |    0    |    0    |    0    |    15   |
|          |       icmp_ln41_1_fu_678      |    0    |    0    |    0    |    30   |
|   icmp   |        icmp_ln21_fu_730       |    0    |    0    |    0    |    15   |
|          |        icmp_ln22_fu_760       |    0    |    0    |    0    |    15   |
|          |        icmp_ln25_fu_784       |    0    |    0    |    0    |    10   |
|          |        icmp_ln84_fu_819       |    0    |    0    |    0    |    17   |
|          |        icmp_ln26_fu_863       |    0    |    0    |    0    |    10   |
|          |       icmp_ln84_1_fu_898      |    0    |    0    |    0    |    17   |
|          |      icmp_ln33_1_fu_1060      |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          empty_fu_437         |    0    |    0    |    0    |    21   |
|          |        empty_26_fu_509        |    0    |    0    |    0    |    28   |
|          |       sub_ln34_1_fu_581       |    0    |    0    |    0    |    22   |
|    sub   |       sub_ln34_2_fu_612       |    0    |    0    |    0    |    22   |
|          |        sub_ln34_fu_720        |    0    |    0    |    0    |    23   |
|          |       sub_ln34_3_fu_958       |    0    |    0    |    0    |    21   |
|          |       sub_ln34_4_fu_989       |    0    |    0    |    0    |    21   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       select_ln41_fu_696      |    0    |    0    |    0    |    32   |
|          |       select_ln83_fu_833      |    0    |    0    |    0    |    9    |
|  select  |     yPixelClamped_1_fu_847    |    0    |    0    |    0    |    10   |
|          |      select_ln83_2_fu_912     |    0    |    0    |    0    |    9    |
|          |     xPixelClamped_1_fu_926    |    0    |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |         or_ln41_fu_684        |    0    |    0    |    0    |    2    |
|    or    |         or_ln83_fu_841        |    0    |    0    |    0    |    2    |
|          |        or_ln83_1_fu_920       |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|    and   |        and_ln41_fu_690        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   | conv3_biases_read_read_fu_140 |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   fcmp   |           grp_fu_377          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       trunc_ln17_fu_412       |    0    |    0    |    0    |    0    |
|          |        empty_25_fu_497        |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln34_fu_600       |    0    |    0    |    0    |    0    |
|          |       trunc_ln41_fu_668       |    0    |    0    |    0    |    0    |
|          |      trunc_ln34_1_fu_977      |    0    |    0    |    0    |    0    |
|          |      trunc_ln34_2_fu_1032     |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        zext_ln17_fu_416       |    0    |    0    |    0    |    0    |
|          |         n2_cast_fu_421        |    0    |    0    |    0    |    0    |
|          |       tmp_3_cast_fu_433       |    0    |    0    |    0    |    0    |
|          |       h_2_cast11_fu_480       |    0    |    0    |    0    |    0    |
|          |        h_2_cast_fu_484        |    0    |    0    |    0    |    0    |
|          |       w_2_cast12_fu_531       |    0    |    0    |    0    |    0    |
|          |        w_2_cast_fu_535        |    0    |    0    |    0    |    0    |
|          |        p_cast19_fu_544        |    0    |    0    |    0    |    0    |
|          |       zext_ln34_3_fu_561      |    0    |    0    |    0    |    0    |
|          |       zext_ln34_4_fu_565      |    0    |    0    |    0    |    0    |
|          |       zext_ln34_5_fu_577      |    0    |    0    |    0    |    0    |
|          |       zext_ln34_6_fu_623      |    0    |    0    |    0    |    0    |
|          |       zext_ln34_7_fu_633      |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln34_fu_708       |    0    |    0    |    0    |    0    |
|          |        zext_ln21_fu_726       |    0    |    0    |    0    |    0    |
|          |       zext_ln34_1_fu_742      |    0    |    0    |    0    |    0    |
|          |       zext_ln34_2_fu_751      |    0    |    0    |    0    |    0    |
|          |        zext_ln22_fu_756       |    0    |    0    |    0    |    0    |
|          |        zext_ln25_fu_780       |    0    |    0    |    0    |    0    |
|          |        zext_ln26_fu_859       |    0    |    0    |    0    |    0    |
|          |       zext_ln34_8_fu_938      |    0    |    0    |    0    |    0    |
|          |       zext_ln34_9_fu_942      |    0    |    0    |    0    |    0    |
|          |      zext_ln34_10_fu_954      |    0    |    0    |    0    |    0    |
|          |      zext_ln34_11_fu_1000     |    0    |    0    |    0    |    0    |
|          |      zext_ln34_12_fu_1013     |    0    |    0    |    0    |    0    |
|          |      zext_ln34_13_fu_1028     |    0    |    0    |    0    |    0    |
|          |      zext_ln34_14_fu_1055     |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_3_fu_425         |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_447         |    0    |    0    |    0    |    0    |
|          |         p_shl1_fu_501         |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_569         |    0    |    0    |    0    |    0    |
|bitconcatenate|         p_shl2_fu_604         |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_712         |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_946         |    0    |    0    |    0    |    0    |
|          |         p_shl7_fu_981         |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_1005         |    0    |    0    |    0    |    0    |
|          |         p_shl5_fu_1036        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        sext_ln34_fu_443       |    0    |    0    |    0    |    0    |
|          |        p_cast10_fu_493        |    0    |    0    |    0    |    0    |
|          |       sext_ln34_1_fu_587      |    0    |    0    |    0    |    0    |
|          |       sext_ln34_2_fu_596      |    0    |    0    |    0    |    0    |
|   sext   |        tmp_cast_fu_802        |    0    |    0    |    0    |    0    |
|          |        sext_ln26_fu_855       |    0    |    0    |    0    |    0    |
|          |        sext_ln30_fu_881       |    0    |    0    |    0    |    0    |
|          |        sext_ln33_fu_934       |    0    |    0    |    0    |    0    |
|          |       sext_ln34_3_fu_964      |    0    |    0    |    0    |    0    |
|          |       sext_ln34_4_fu_973      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|          tmp_1_fu_658         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_6_fu_811         |    0    |    0    |    0    |    0    |
| bitselect|          tmp_8_fu_825         |    0    |    0    |    0    |    0    |
|          |         tmp_10_fu_890         |    0    |    0    |    0    |    0    |
|          |         tmp_12_fu_904         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    10   |  6.216  |   2238  |   3727  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|conv1_output_ftmap|  7374  |    0   |    0   |    0   |
|conv2_output_ftmap|  3690  |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |  11064 |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add4227_i_reg_265        |   32   |
|      add42_lcssa20_i_reg_318     |   32   |
|   add42_lcssa_lcssa21_i_reg_297  |   32   |
|         add_ln17_reg_1101        |    6   |
|        add_ln21_1_reg_1141       |    8   |
|         add_ln21_reg_1210        |    8   |
|        add_ln22_1_reg_1159       |    8   |
|         add_ln22_reg_1228        |    8   |
|         add_ln25_reg_1246        |    3   |
|         add_ln26_reg_1264        |    3   |
|        add_ln33_1_reg_1287       |    6   |
|         add_ln33_reg_1177        |    7   |
|      bitcast_ln34_1_reg_1192     |   32   |
|      bitcast_ln34_2_reg_1297     |   32   |
|       bitcast_ln34_reg_1233      |   32   |
| conv1_output_ftmap_addr_reg_1164 |   22   |
| conv1_output_ftmap_load_reg_1187 |   32   |
|    conv2_biases_addr_reg_1106    |    5   |
|conv2_output_ftmap_addr_1_reg_1274|   21   |
| conv2_output_ftmap_addr_reg_1151 |   21   |
|    conv2_weights_addr_reg_1169   |   11   |
|    conv2_weights_load_reg_1182   |   32   |
|    conv3_weights_addr_reg_1279   |   10   |
|    conv3_weights_load_reg_1292   |   32   |
|         empty_23_reg_1123        |   32   |
|         empty_26_reg_1133        |   21   |
|         empty_28_reg_1118        |   32   |
|         empty_30_reg_341         |   32   |
|            f3h_reg_286           |    3   |
|            f3w_reg_307           |    3   |
|        h_2_cast11_reg_1128       |   17   |
|            h_3_reg_232           |    8   |
|            h_reg_1111            |    8   |
|            n1_reg_254            |    7   |
|           n2_1_reg_330           |    6   |
|            n2_reg_1081           |    6   |
|    output_ftmap_addr_reg_1215    |   16   |
|              reg_382             |   32   |
|              reg_388             |   32   |
|              reg_393             |   32   |
|              reg_399             |   32   |
|        sext_ln26_reg_1251        |   16   |
|        sext_ln33_reg_1269        |   21   |
|        sext_ln34_reg_1088        |   16   |
|         sub_ln34_reg_1197        |   16   |
|          tmp_4_reg_1093          |   11   |
|        w_2_cast12_reg_1146       |   22   |
|            w_2_reg_243           |    8   |
|             w_reg_275            |    8   |
|        zext_ln21_reg_1202        |   10   |
|        zext_ln22_reg_1220        |   10   |
|        zext_ln25_reg_1238        |    9   |
|        zext_ln26_reg_1256        |   10   |
+----------------------------------+--------+
|               Total              |   911  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_166 |  p0  |   4  |  21  |   84   ||    20   |
| grp_access_fu_186 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_192 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_225 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_365    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_365    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_373    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_373    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   628  ||  4.613  ||   128   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |    6   |  2238  |  3727  |    -   |
|   Memory  |  11064 |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   128  |    -   |
|  Register |    -   |    -   |    -   |   911  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  11064 |   10   |   10   |  3149  |  3855  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
