Analysis & Synthesis report for hs_ad_da
Fri Feb 25 17:51:11 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |hs_ad_da|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated
 17. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 18. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
 19. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 20. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
 21. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 22. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
 23. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 24. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
 25. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 26. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
 27. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 28. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
 29. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 30. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
 31. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 32. Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
 33. Source assignments for ram1024_8:my_ram|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated
 34. Source assignments for sld_signaltap:auto_signaltap_0
 35. Parameter Settings for User Entity Instance: da_wave_send:u_da_wave_send
 36. Parameter Settings for User Entity Instance: rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: video_driver:u_video_driver
 39. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b
 40. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g
 41. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r
 42. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 43. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 44. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 45. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 46. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 47. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 48. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component
 49. Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component
 50. Parameter Settings for User Entity Instance: ram1024_8:my_ram|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: video_display:my_video_display
 52. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 53. altsyncram Parameter Settings by Entity Instance
 54. altpll Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk"
 56. Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n"
 57. Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p"
 58. Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r"
 59. Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g"
 60. Signal Tap Logic Analyzer Settings
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Connections to In-System Debugging Instance "auto_signaltap_0"
 64. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 25 17:51:11 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; hs_ad_da                                    ;
; Top-level Entity Name              ; hs_ad_da                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,428                                       ;
;     Total combinational functions  ; 1,084                                       ;
;     Dedicated logic registers      ; 898                                         ;
; Total registers                    ; 914                                         ;
; Total pins                         ; 30                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 83,968                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; hs_ad_da           ; hs_ad_da           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; ../rtl/da_wave_send.v                                              ; yes             ; User Verilog HDL File                        ; E:/fpgalearning/28_hs_ad_da/rtl/da_wave_send.v                                                     ;             ;
; ../rtl/ad_wave_rec.v                                               ; yes             ; User Verilog HDL File                        ; E:/fpgalearning/28_hs_ad_da/rtl/ad_wave_rec.v                                                      ;             ;
; ../rtl/hs_ad_da.v                                                  ; yes             ; User Verilog HDL File                        ; E:/fpgalearning/28_hs_ad_da/rtl/hs_ad_da.v                                                         ;             ;
; ipcore/rom_256x8b.v                                                ; yes             ; User Wizard-Generated File                   ; E:/fpgalearning/28_hs_ad_da/par/ipcore/rom_256x8b.v                                                ;             ;
; ../rtl/video_driver.v                                              ; yes             ; User Verilog HDL File                        ; E:/fpgalearning/28_hs_ad_da/rtl/video_driver.v                                                     ;             ;
; ../rtl/serializer_10_to_1.v                                        ; yes             ; User Verilog HDL File                        ; E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v                                               ;             ;
; ../rtl/dvi_encoder.v                                               ; yes             ; User Verilog HDL File                        ; E:/fpgalearning/28_hs_ad_da/rtl/dvi_encoder.v                                                      ;             ;
; asyn_rst_syn.v                                                     ; yes             ; User Verilog HDL File                        ; E:/fpgalearning/28_hs_ad_da/par/asyn_rst_syn.v                                                     ;             ;
; dvi_transmitter_top.v                                              ; yes             ; User Verilog HDL File                        ; E:/fpgalearning/28_hs_ad_da/par/dvi_transmitter_top.v                                              ;             ;
; ../rtl/video_display.v                                             ; yes             ; User Verilog HDL File                        ; E:/fpgalearning/28_hs_ad_da/rtl/video_display.v                                                    ;             ;
; ddio_out.v                                                         ; yes             ; User Wizard-Generated File                   ; E:/fpgalearning/28_hs_ad_da/par/ddio_out.v                                                         ;             ;
; ram1024_8.v                                                        ; yes             ; User Wizard-Generated File                   ; E:/fpgalearning/28_hs_ad_da/par/ram1024_8.v                                                        ;             ;
; pll_clk.v                                                          ; yes             ; User Wizard-Generated File                   ; E:/fpgalearning/28_hs_ad_da/par/pll_clk.v                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                ;             ;
; db/altsyncram_h6b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/altsyncram_h6b1.tdf                                             ;             ;
; ../doc/dds_256x8b_wave.mif                                         ; yes             ; Auto-Found Memory Initialization File        ; E:/fpgalearning/28_hs_ad_da/doc/dds_256x8b_wave.mif                                                ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                  ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                             ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                           ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;             ;
; db/pll_clk_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/pll_clk_altpll.v                                                ;             ;
; altddio_out.tdf                                                    ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf                             ;             ;
; stratix_ddio.inc                                                   ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ddio.inc                            ;             ;
; cyclone_ddio.inc                                                   ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cyclone_ddio.inc                            ;             ;
; stratix_lcell.inc                                                  ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_lcell.inc                           ;             ;
; db/ddio_out_0aj.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/ddio_out_0aj.tdf                                                ;             ;
; db/altsyncram_8bk1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/altsyncram_8bk1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                           ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                      ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                         ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                      ;             ;
; db/altsyncram_eb24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/altsyncram_eb24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                              ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                 ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                         ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                              ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                 ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                              ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                             ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                     ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/cntr_ggi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                 ; altera_sld  ;
; db/ip/sld32d833a6/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                            ;             ;
; db/altsyncram_b9b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/fpgalearning/28_hs_ad_da/par/db/altsyncram_b9b1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,428                    ;
;                                             ;                          ;
; Total combinational functions               ; 1084                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 397                      ;
;     -- 3 input functions                    ; 322                      ;
;     -- <=2 input functions                  ; 365                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 783                      ;
;     -- arithmetic mode                      ; 301                      ;
;                                             ;                          ;
; Total registers                             ; 914                      ;
;     -- Dedicated logic registers            ; 898                      ;
;     -- I/O registers                        ; 32                       ;
;                                             ;                          ;
; I/O pins                                    ; 30                       ;
; Total memory bits                           ; 83968                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 413                      ;
; Total fan-out                               ; 6898                     ;
; Average fan-out                             ; 3.30                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |hs_ad_da                                                                                                                               ; 1084 (83)           ; 898 (57)                  ; 83968       ; 0            ; 0       ; 0         ; 30   ; 0            ; |hs_ad_da                                                                                                                                                                                                                                                                                                                                            ; hs_ad_da                          ; work         ;
;    |ad_wave_rec:u_ad_wave_rec|                                                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|ad_wave_rec:u_ad_wave_rec                                                                                                                                                                                                                                                                                                                  ; ad_wave_rec                       ; work         ;
;    |da_wave_send:u_da_wave_send|                                                                                                        ; 41 (41)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|da_wave_send:u_da_wave_send                                                                                                                                                                                                                                                                                                                ; da_wave_send                      ; work         ;
;    |dvi_transmitter_top:u_rgb2dvi_0|                                                                                                    ; 274 (0)             ; 121 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0                                                                                                                                                                                                                                                                                                            ; dvi_transmitter_top               ; work         ;
;       |asyn_rst_syn:reset_syn|                                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn                                                                                                                                                                                                                                                                                     ; asyn_rst_syn                      ; work         ;
;       |dvi_encoder:encoder_b|                                                                                                           ; 77 (77)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b                                                                                                                                                                                                                                                                                      ; dvi_encoder                       ; work         ;
;       |dvi_encoder:encoder_g|                                                                                                           ; 77 (77)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g                                                                                                                                                                                                                                                                                      ; dvi_encoder                       ; work         ;
;       |dvi_encoder:encoder_r|                                                                                                           ; 79 (79)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r                                                                                                                                                                                                                                                                                      ; dvi_encoder                       ; work         ;
;       |serializer_10_to_1:serializer_b|                                                                                                 ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b                                                                                                                                                                                                                                                                            ; serializer_10_to_1                ; work         ;
;          |ddio_out:u_ddio_out_n|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n                                                                                                                                                                                                                                                      ; ddio_out                          ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                    ; altddio_out                       ; work         ;
;                |ddio_out_0aj:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated                                                                                                                                                                                        ; ddio_out_0aj                      ; work         ;
;          |ddio_out:u_ddio_out_p|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p                                                                                                                                                                                                                                                      ; ddio_out                          ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                    ; altddio_out                       ; work         ;
;                |ddio_out_0aj:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated                                                                                                                                                                                        ; ddio_out_0aj                      ; work         ;
;       |serializer_10_to_1:serializer_clk|                                                                                               ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk                                                                                                                                                                                                                                                                          ; serializer_10_to_1                ; work         ;
;          |ddio_out:u_ddio_out_n|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n                                                                                                                                                                                                                                                    ; ddio_out                          ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                  ; altddio_out                       ; work         ;
;                |ddio_out_0aj:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated                                                                                                                                                                                      ; ddio_out_0aj                      ; work         ;
;          |ddio_out:u_ddio_out_p|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p                                                                                                                                                                                                                                                    ; ddio_out                          ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                  ; altddio_out                       ; work         ;
;                |ddio_out_0aj:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated                                                                                                                                                                                      ; ddio_out_0aj                      ; work         ;
;       |serializer_10_to_1:serializer_g|                                                                                                 ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g                                                                                                                                                                                                                                                                            ; serializer_10_to_1                ; work         ;
;          |ddio_out:u_ddio_out_n|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n                                                                                                                                                                                                                                                      ; ddio_out                          ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                    ; altddio_out                       ; work         ;
;                |ddio_out_0aj:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated                                                                                                                                                                                        ; ddio_out_0aj                      ; work         ;
;          |ddio_out:u_ddio_out_p|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p                                                                                                                                                                                                                                                      ; ddio_out                          ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                    ; altddio_out                       ; work         ;
;                |ddio_out_0aj:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated                                                                                                                                                                                        ; ddio_out_0aj                      ; work         ;
;       |serializer_10_to_1:serializer_r|                                                                                                 ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r                                                                                                                                                                                                                                                                            ; serializer_10_to_1                ; work         ;
;          |ddio_out:u_ddio_out_n|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n                                                                                                                                                                                                                                                      ; ddio_out                          ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                    ; altddio_out                       ; work         ;
;                |ddio_out_0aj:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated                                                                                                                                                                                        ; ddio_out_0aj                      ; work         ;
;          |ddio_out:u_ddio_out_p|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p                                                                                                                                                                                                                                                      ; ddio_out                          ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                    ; altddio_out                       ; work         ;
;                |ddio_out_0aj:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated                                                                                                                                                                                        ; ddio_out_0aj                      ; work         ;
;    |pll_clk:u_pll_clk|                                                                                                                  ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|pll_clk:u_pll_clk                                                                                                                                                                                                                                                                                                                          ; pll_clk                           ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                                                                                                  ; altpll                            ; work         ;
;          |pll_clk_altpll:auto_generated|                                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                                                                                                    ; pll_clk_altpll                    ; work         ;
;    |ram1024_8:my_ram|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|ram1024_8:my_ram                                                                                                                                                                                                                                                                                                                           ; ram1024_8                         ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|ram1024_8:my_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;          |altsyncram_8bk1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|ram1024_8:my_ram|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_8bk1                   ; work         ;
;    |rom_256x8b:u_rom_256x8b|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|rom_256x8b:u_rom_256x8b                                                                                                                                                                                                                                                                                                                    ; rom_256x8b                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_h6b1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_h6b1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 418 (2)             ; 572 (34)                  ; 69632       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 416 (0)             ; 538 (0)                   ; 69632       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 416 (88)            ; 538 (152)                 ; 69632       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 69632       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_eb24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 69632       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated                                                                                                                                                 ; altsyncram_eb24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 41 (1)              ; 101 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 34 (0)              ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 34 (0)              ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 106 (10)            ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                             ; cntr_hgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |video_display:my_video_display|                                                                                                     ; 59 (59)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|video_display:my_video_display                                                                                                                                                                                                                                                                                                             ; video_display                     ; work         ;
;    |video_driver:u_video_driver|                                                                                                        ; 82 (82)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hs_ad_da|video_driver:u_video_driver                                                                                                                                                                                                                                                                                                                ; video_driver                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; ram1024_8:my_ram|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                       ;
; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; ROM              ; 768          ; 8            ; --           ; --           ; 6144  ; ../doc/dds_256x8b_wave.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eb24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 17           ; 4096         ; 17           ; 69632 ; None                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |hs_ad_da|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |hs_ad_da|ram1024_8:my_ram                                                                                                                                                                                                                                                    ; ram1024_8.v         ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |hs_ad_da|pll_clk:u_pll_clk                                                                                                                                                                                                                                                   ; pll_clk.v           ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n                                                                                                                                                                               ; ddio_out.v          ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p                                                                                                                                                                               ; ddio_out.v          ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n                                                                                                                                                                             ; ddio_out.v          ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p                                                                                                                                                                             ; ddio_out.v          ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n                                                                                                                                                                               ; ddio_out.v          ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p                                                                                                                                                                               ; ddio_out.v          ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n                                                                                                                                                                               ; ddio_out.v          ;
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p                                                                                                                                                                               ; ddio_out.v          ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |hs_ad_da|rom_256x8b:u_rom_256x8b                                                                                                                                                                                                                                             ; ipcore/rom_256x8b.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |hs_ad_da|state                               ;
+----------------+--------------+--------------+----------------+
; Name           ; state.S_IDLE ; state.S_WAIT ; state.S_SAMPLE ;
+----------------+--------------+--------------+----------------+
; state.S_IDLE   ; 0            ; 0            ; 0              ;
; state.S_SAMPLE ; 1            ; 0            ; 1              ;
; state.S_WAIT   ; 1            ; 1            ; 0              ;
+----------------+--------------+--------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                          ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                                                                 ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; video_display:my_video_display|pos_data[0,2..4,8,15..17,19,23]                         ; Stuck at VCC due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_q                             ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_q                             ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_q                             ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_q                             ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_reg                           ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_reg                           ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_reg                           ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_reg                           ; Stuck at GND due to stuck port data_in                                                             ;
; video_display:my_video_display|pos_data[1,5..7,9..14,18,20,21]                         ; Merged with video_display:my_video_display|pos_data[22]                                            ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[4] ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|de_q                             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_q                             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_reg                           ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                           ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|de_reg                           ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                           ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[2]           ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[2]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[2]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[1]           ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[1]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[1]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|bit_cnt[0]           ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|bit_cnt[0]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|bit_cnt[0]             ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[0]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[0]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[3] ; Merged with dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[2..4]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[0,7]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[0,1,3,7]                   ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5..7]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[1]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[1..6]                      ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[1]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[2,4..6]                    ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[1]                         ;
; video_display:my_video_display|pixel_data[1,5..7,9,11..14,18,20..22]                   ; Merged with video_display:my_video_display|pixel_data[10]                                          ;
; video_display:my_video_display|pixel_data[2..4,8,15..17,19,23]                         ; Merged with video_display:my_video_display|pixel_data[0]                                           ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[8]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[0]                         ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[0]                         ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[0]                         ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[3]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5,7]                     ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[8]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4,6]                     ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[2,4,6]                   ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[0]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3,5]                     ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[1]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[7]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[8]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[7]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[2]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[2]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4,6]                     ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[2]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[5]                       ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                       ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3,5]                        ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4,6]                        ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4,6]                        ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ;
; state~9                                                                                ; Lost fanout                                                                                        ;
; state.S_IDLE                                                                           ; Lost fanout                                                                                        ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]                           ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                         ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                         ; Merged with dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                         ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]                           ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[0]                           ; Stuck at GND due to stuck port data_in                                                             ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[0]                           ; Stuck at GND due to stuck port data_in                                                             ;
; Total Number of Removed Registers = 130                                                ;                                                                                                    ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+------------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                       ;
+------------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_q ; Stuck at GND              ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c1_reg ;
;                                                            ; due to stuck port data_in ;                                                              ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_q ; Stuck at GND              ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|c0_reg ;
;                                                            ; due to stuck port data_in ;                                                              ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_q ; Stuck at GND              ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c1_reg ;
;                                                            ; due to stuck port data_in ;                                                              ;
; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_q ; Stuck at GND              ; dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|c0_reg ;
;                                                            ; due to stuck port data_in ;                                                              ;
+------------------------------------------------------------+---------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 898   ;
; Number of registers using Synchronous Clear  ; 113   ;
; Number of registers using Synchronous Load   ; 76    ;
; Number of registers using Asynchronous Clear ; 346   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 449   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                                                                                                                                                                                  ; 35      ;
; dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                                                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 17                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |hs_ad_da|video_display:my_video_display|grid_x[1]                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |hs_ad_da|video_driver:u_video_driver|cnt_h[5]                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |hs_ad_da|video_driver:u_video_driver|cnt_v[10]                         ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |hs_ad_da|da_wave_send:u_da_wave_send|rd_addr[7]                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add16   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add16   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |hs_ad_da|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add16   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                             ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                          ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                           ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                               ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                            ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                             ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                               ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                            ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                             ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ram1024_8:my_ram|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: da_wave_send:u_da_wave_send ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; FREQ_ADJ       ; 00000000 ; Unsigned Binary                              ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+------------------------------------+
; Parameter Name                     ; Value                      ; Type                               ;
+------------------------------------+----------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                            ;
; OPERATION_MODE                     ; ROM                        ; Untyped                            ;
; WIDTH_A                            ; 8                          ; Signed Integer                     ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                     ;
; NUMWORDS_A                         ; 768                        ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                            ;
; WIDTH_B                            ; 1                          ; Untyped                            ;
; WIDTHAD_B                          ; 1                          ; Untyped                            ;
; NUMWORDS_B                         ; 1                          ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                            ;
; BYTE_SIZE                          ; 8                          ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                            ;
; INIT_FILE                          ; ../doc/dds_256x8b_wave.mif ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_h6b1            ; Untyped                            ;
+------------------------------------+----------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 15                        ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 3                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:u_video_driver ;
+----------------+--------------+------------------------------------------+
; Parameter Name ; Value        ; Type                                     ;
+----------------+--------------+------------------------------------------+
; H_SYNC         ; 000000101100 ; Unsigned Binary                          ;
; H_BACK         ; 000010010100 ; Unsigned Binary                          ;
; H_DISP         ; 011110000000 ; Unsigned Binary                          ;
; H_FRONT        ; 000001011000 ; Unsigned Binary                          ;
; H_TOTAL        ; 100010011000 ; Unsigned Binary                          ;
; V_SYNC         ; 000000000101 ; Unsigned Binary                          ;
; V_BACK         ; 000000100100 ; Unsigned Binary                          ;
; V_DISP         ; 010000111000 ; Unsigned Binary                          ;
; V_FRONT        ; 000000000100 ; Unsigned Binary                          ;
; V_TOTAL        ; 010001100101 ; Unsigned Binary                          ;
+----------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                      ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                      ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                      ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                      ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                                      ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                                      ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                                      ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; WIDTH                  ; 8            ; Signed Integer                                                                                                               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                      ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_0aj ; Untyped                                                                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; WIDTH                  ; 8            ; Signed Integer                                                                                                               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                      ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_0aj ; Untyped                                                                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; WIDTH                  ; 8            ; Signed Integer                                                                                                               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                      ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_0aj ; Untyped                                                                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; WIDTH                  ; 8            ; Signed Integer                                                                                                               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                      ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_0aj ; Untyped                                                                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; WIDTH                  ; 8            ; Signed Integer                                                                                                               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                      ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_0aj ; Untyped                                                                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; WIDTH                  ; 8            ; Signed Integer                                                                                                               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                      ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_0aj ; Untyped                                                                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH                  ; 8            ; Signed Integer                                                                                                                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                        ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                        ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_out_0aj ; Untyped                                                                                                                        ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH                  ; 8            ; Signed Integer                                                                                                                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                        ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                                        ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_out_0aj ; Untyped                                                                                                                        ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram1024_8:my_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_8bk1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_display:my_video_display ;
+----------------+--------------+---------------------------------------------+
; Parameter Name ; Value        ; Type                                        ;
+----------------+--------------+---------------------------------------------+
; H_DISP         ; 011110000000 ; Unsigned Binary                             ;
; V_DISP         ; 010000111000 ; Unsigned Binary                             ;
+----------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                  ;
+-------------------------------------------------+-------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 17                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 17                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                             ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                          ; Untyped        ;
; sld_segment_size                                ; 4096                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                          ; String         ;
; sld_inversion_mask_length                       ; 77                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 17                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 2                                                       ;
; Entity Instance                           ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 768                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; ram1024_8:my_ram|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 8                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk" ;
+---------------------+-------+----------+------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                              ;
+---------------------+-------+----------+------------------------------------------------------+
; paralell_data[9..5] ; Input ; Info     ; Stuck at VCC                                         ;
; paralell_data[4..0] ; Input ; Info     ; Stuck at GND                                         ;
+---------------------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n"                                                               ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; datain_h ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "datain_h[7..1]" will be connected to GND. ;
; datain_l ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "datain_l[7..1]" will be connected to GND. ;
; dataout  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dataout[7..1]" have no fanouts                       ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p"        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; datain_h[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datain_l[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataout[7..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                                            ;
; c1   ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                                            ;
; c1   ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 17                  ; 17               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 235                         ;
;     CLR               ; 22                          ;
;     CLR SCLR          ; 22                          ;
;     CLR SLD           ; 7                           ;
;     ENA CLR           ; 53                          ;
;     ENA SCLR          ; 12                          ;
;     SCLR              ; 31                          ;
;     plain             ; 88                          ;
; cycloneiii_lcell_comb ; 541                         ;
;     arith             ; 206                         ;
;         2 data inputs ; 132                         ;
;         3 data inputs ; 74                          ;
;     normal            ; 335                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 82                          ;
;         4 data inputs ; 186                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                  ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------+---------+
; Name                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                             ; Details ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------+---------+
; ad_clk                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_wave_rec:u_ad_wave_rec|ad_clk                                                              ; N/A     ;
; ad_otr                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_otr                                                                                        ; N/A     ;
; ad_otr                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_otr                                                                                        ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[0]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[0]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[1]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[1]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[2]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[2]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[3]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[3]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[4]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[4]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[5]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[5]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[6]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[6]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[7]                                                                                    ; N/A     ;
; ad_wave_rec:u_ad_wave_rec|ad_data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad_data[7]                                                                                    ; N/A     ;
; da_data[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[0] ; N/A     ;
; da_data[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[0] ; N/A     ;
; da_data[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[1] ; N/A     ;
; da_data[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[1] ; N/A     ;
; da_data[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[2] ; N/A     ;
; da_data[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[2] ; N/A     ;
; da_data[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[3] ; N/A     ;
; da_data[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[3] ; N/A     ;
; da_data[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[4] ; N/A     ;
; da_data[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[4] ; N/A     ;
; da_data[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[5] ; N/A     ;
; da_data[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[5] ; N/A     ;
; da_data[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[6] ; N/A     ;
; da_data[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[6] ; N/A     ;
; da_data[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[7] ; N/A     ;
; da_data[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated|q_a[7] ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                           ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                           ; N/A     ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Feb 25 17:50:26 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hs_ad_da -c hs_ad_da
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpgalearning/28_hs_ad_da/rtl/da_wave_send.v
    Info (12023): Found entity 1: da_wave_send File: E:/fpgalearning/28_hs_ad_da/rtl/da_wave_send.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /fpgalearning/28_hs_ad_da/rtl/ad_wave_rec.v
    Info (12023): Found entity 1: ad_wave_rec File: E:/fpgalearning/28_hs_ad_da/rtl/ad_wave_rec.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /fpgalearning/28_hs_ad_da/rtl/hs_ad_da.v
    Info (12023): Found entity 1: hs_ad_da File: E:/fpgalearning/28_hs_ad_da/rtl/hs_ad_da.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_256x8b.v
    Info (12023): Found entity 1: rom_256x8b File: E:/fpgalearning/28_hs_ad_da/par/ipcore/rom_256x8b.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpgalearning/28_hs_ad_da/rtl/video_driver.v
    Info (12023): Found entity 1: video_driver File: E:/fpgalearning/28_hs_ad_da/rtl/video_driver.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v
    Info (12023): Found entity 1: serializer_10_to_1 File: E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /fpgalearning/28_hs_ad_da/rtl/dvi_encoder.v
    Info (12023): Found entity 1: dvi_encoder File: E:/fpgalearning/28_hs_ad_da/rtl/dvi_encoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file asyn_rst_syn.v
    Info (12023): Found entity 1: asyn_rst_syn File: E:/fpgalearning/28_hs_ad_da/par/asyn_rst_syn.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dvi_transmitter_top.v
    Info (12023): Found entity 1: dvi_transmitter_top File: E:/fpgalearning/28_hs_ad_da/par/dvi_transmitter_top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpgalearning/28_hs_ad_da/rtl/video_display.v
    Info (12023): Found entity 1: video_display File: E:/fpgalearning/28_hs_ad_da/rtl/video_display.v Line: 1
Warning (12019): Can't analyze file -- file ../rtl/ram1024_8.v is missing
Warning (12019): Can't analyze file -- file ../rtl/pll_clk.v is missing
Warning (12019): Can't analyze file -- file ../rtl/ddio_out.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ddio_out.v
    Info (12023): Found entity 1: ddio_out File: E:/fpgalearning/28_hs_ad_da/par/ddio_out.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram1024_8.v
    Info (12023): Found entity 1: ram1024_8 File: E:/fpgalearning/28_hs_ad_da/par/ram1024_8.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll_clk.v
    Info (12023): Found entity 1: pll_clk File: E:/fpgalearning/28_hs_ad_da/par/pll_clk.v Line: 39
Info (12127): Elaborating entity "hs_ad_da" for the top level hierarchy
Info (12128): Elaborating entity "da_wave_send" for hierarchy "da_wave_send:u_da_wave_send" File: E:/fpgalearning/28_hs_ad_da/rtl/hs_ad_da.v Line: 65
Info (12128): Elaborating entity "rom_256x8b" for hierarchy "rom_256x8b:u_rom_256x8b" File: E:/fpgalearning/28_hs_ad_da/rtl/hs_ad_da.v Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component" File: E:/fpgalearning/28_hs_ad_da/par/ipcore/rom_256x8b.v Line: 81
Info (12130): Elaborated megafunction instantiation "rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component" File: E:/fpgalearning/28_hs_ad_da/par/ipcore/rom_256x8b.v Line: 81
Info (12133): Instantiated megafunction "rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component" with the following parameter: File: E:/fpgalearning/28_hs_ad_da/par/ipcore/rom_256x8b.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../doc/dds_256x8b_wave.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h6b1.tdf
    Info (12023): Found entity 1: altsyncram_h6b1 File: E:/fpgalearning/28_hs_ad_da/par/db/altsyncram_h6b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h6b1" for hierarchy "rom_256x8b:u_rom_256x8b|altsyncram:altsyncram_component|altsyncram_h6b1:auto_generated" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ad_wave_rec" for hierarchy "ad_wave_rec:u_ad_wave_rec" File: E:/fpgalearning/28_hs_ad_da/rtl/hs_ad_da.v Line: 81
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk" File: E:/fpgalearning/28_hs_ad_da/rtl/hs_ad_da.v Line: 90
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component" File: E:/fpgalearning/28_hs_ad_da/par/pll_clk.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component" File: E:/fpgalearning/28_hs_ad_da/par/pll_clk.v Line: 107
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter: File: E:/fpgalearning/28_hs_ad_da/par/pll_clk.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "15"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll File: E:/fpgalearning/28_hs_ad_da/par/db/pll_clk_altpll.v Line: 30
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "video_driver" for hierarchy "video_driver:u_video_driver" File: E:/fpgalearning/28_hs_ad_da/rtl/hs_ad_da.v Line: 105
Info (12128): Elaborating entity "dvi_transmitter_top" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0" File: E:/fpgalearning/28_hs_ad_da/rtl/hs_ad_da.v Line: 124
Info (12128): Elaborating entity "asyn_rst_syn" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn" File: E:/fpgalearning/28_hs_ad_da/par/dvi_transmitter_top.v Line: 43
Info (12128): Elaborating entity "dvi_encoder" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b" File: E:/fpgalearning/28_hs_ad_da/par/dvi_transmitter_top.v Line: 55
Info (12128): Elaborating entity "serializer_10_to_1" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b" File: E:/fpgalearning/28_hs_ad_da/par/dvi_transmitter_top.v Line: 86
Info (12128): Elaborating entity "ddio_out" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p" File: E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v Line: 59
Info (12128): Elaborating entity "altddio_out" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" File: E:/fpgalearning/28_hs_ad_da/par/ddio_out.v Line: 64
Info (12130): Elaborated megafunction instantiation "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" File: E:/fpgalearning/28_hs_ad_da/par/ddio_out.v Line: 64
Info (12133): Instantiated megafunction "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: E:/fpgalearning/28_hs_ad_da/par/ddio_out.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_0aj.tdf
    Info (12023): Found entity 1: ddio_out_0aj File: E:/fpgalearning/28_hs_ad_da/par/db/ddio_out_0aj.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_0aj" for hierarchy "dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "ram1024_8" for hierarchy "ram1024_8:my_ram" File: E:/fpgalearning/28_hs_ad_da/rtl/hs_ad_da.v Line: 136
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram1024_8:my_ram|altsyncram:altsyncram_component" File: E:/fpgalearning/28_hs_ad_da/par/ram1024_8.v Line: 90
Info (12130): Elaborated megafunction instantiation "ram1024_8:my_ram|altsyncram:altsyncram_component" File: E:/fpgalearning/28_hs_ad_da/par/ram1024_8.v Line: 90
Info (12133): Instantiated megafunction "ram1024_8:my_ram|altsyncram:altsyncram_component" with the following parameter: File: E:/fpgalearning/28_hs_ad_da/par/ram1024_8.v Line: 90
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8bk1.tdf
    Info (12023): Found entity 1: altsyncram_8bk1 File: E:/fpgalearning/28_hs_ad_da/par/db/altsyncram_8bk1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8bk1" for hierarchy "ram1024_8:my_ram|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "video_display" for hierarchy "video_display:my_video_display" File: E:/fpgalearning/28_hs_ad_da/rtl/hs_ad_da.v Line: 146
Warning (12010): Port "datain_h" on the entity instantiation of "u_ddio_out_n" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND. File: E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v Line: 67
Warning (12010): Port "datain_l" on the entity instantiation of "u_ddio_out_n" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND. File: E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v Line: 67
Warning (12030): Port "dataout" on the entity instantiation of "u_ddio_out_n" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v Line: 67
Warning (12010): Port "datain_h" on the entity instantiation of "u_ddio_out_n" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND. File: E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v Line: 67
Warning (12010): Port "datain_l" on the entity instantiation of "u_ddio_out_n" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND. File: E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v Line: 67
Warning (12030): Port "dataout" on the entity instantiation of "u_ddio_out_n" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v Line: 67
Warning (12010): Port "datain_h" on the entity instantiation of "u_ddio_out_n" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND. File: E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v Line: 67
Warning (12010): Port "datain_l" on the entity instantiation of "u_ddio_out_n" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND. File: E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v Line: 67
Warning (12030): Port "dataout" on the entity instantiation of "u_ddio_out_n" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: E:/fpgalearning/28_hs_ad_da/rtl/serializer_10_to_1.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eb24.tdf
    Info (12023): Found entity 1: altsyncram_eb24 File: E:/fpgalearning/28_hs_ad_da/par/db/altsyncram_eb24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: E:/fpgalearning/28_hs_ad_da/par/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/fpgalearning/28_hs_ad_da/par/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: E:/fpgalearning/28_hs_ad_da/par/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/fpgalearning/28_hs_ad_da/par/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: E:/fpgalearning/28_hs_ad_da/par/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: E:/fpgalearning/28_hs_ad_da/par/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/fpgalearning/28_hs_ad_da/par/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/fpgalearning/28_hs_ad_da/par/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.02.25.17:50:49 Progress: Loading sld32d833a6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32d833a6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/fpgalearning/28_hs_ad_da/par/db/ip/sld32d833a6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/fpgalearning/28_hs_ad_da/par/asyn_rst_syn.v Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1533 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 1456 logic cells
    Info (21064): Implemented 33 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Fri Feb 25 17:51:11 2022
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:01:11


