import {channelStage} from '../support/channel'
// Copied from tests/general.test.mjs: every test exercising declarations, general-spice and stimulus.
// (Extraction, eye-folding and runPipeline-hash tests live in tests/extraction, tests/observation, tests/buffers.)
// The last test is copied from tests/native-channel.test.ts: the circuitNodes test tests/board/geometry/ports.test.ts left to simulation.
import test from 'node:test'
import assert from 'node:assert/strict'
import {selectPort,geometryFromCircuitJson} from '../../src/board/index.js'
import {generalDeclarations,circuitNodes,modelRunDefinition,generalSimulationSpice,electricalSources,validateProbeScope,transmittedBits} from '../../src/simulation/index.js'

import {fixture} from '../fixtures/general.mjs'
import {nativeChannel,modeling} from '../fixtures/native-channel.tsx'

test('serialized arbitrary data and two eye measurements share one experiment deck',()=>{
  const {cj,m,g}=fixture()
  const {plans,nodes,models}=generalDeclarations(cj,g,m)
  const plan=plans[0]
  assert.equal(plans.length,1)
  assert.equal(plan.eyes.length,2)
  assert.notEqual(nodes.node('p0'),nodes.node('p2'),'logical channel connectivity must not short routed endpoints')
  const run=modelRunDefinition(models[0],plan)
  assert.equal(run.run.stimuli.p0.pattern.bits,'001110100')
  assert.equal(run.run.stimuli.p1.inverted,true)
  assert.equal(plan.eyes[0].timeOriginSeconds,2.5e-7)
  const compiled=[{source:'.subckt BUFFER P R\nRTEST P R 1000\n.ends BUFFER\n',spicePinMapping:{P:'p0',R:'g0'},name:'test'}]
  const extraction=[channelStage({R:[[1,0],[0,1]],L:[[1,0],[0,1]],C:[[1,0],[0,1]]})]
  const electrical=electricalSources(cj,m,nodes)
  const deck=generalSimulationSpice(plan,g,m,extraction,compiled,nodes,electrical)
  assert.equal(deck.match(/^tran /gm).length,1)
  assert.match(deck,/^save v\(n3\) v\(n4\)$/m,'record both requested physical probe voltages; native tests cover unsaved internal branch references')
  assert.match(deck,/wrdata waveform.dat probe0 probe1/)
  assert.match(deck,/VDECLARED0 n\d+ 0 3\.3/)
  assert.equal(deck,generalSimulationSpice({...plan,eyes:[]},g,m,extraction,compiled,nodes,electrical),'eye display metadata never changes the electrical experiment')
})

test('canonical digital fields normalize string and array bits without changing eye timing',()=>{
  const {cj,m,g}=fixture()
  const before=structuredClone(cj)
  const expected=generalDeclarations(cj,g,m)
  for(const stimulus of cj.filter(e=>e.type==='simulation_digital_stimulus')) stimulus.transmission_pattern.bits=[...stimulus.transmission_pattern.bits].map(Number)
  const {plans,models}=generalDeclarations(cj,g,m)
  const plan=plans[0]
  assert.deepEqual(plan.stimuli,expected.plans[0].stimuli)
  assert.deepEqual(modelRunDefinition(models[0],plan),modelRunDefinition(expected.models[0],expected.plans[0]))
  assert.equal(plan.stimuli[0].bit_duration_ms,.001)
  assert.equal(plan.eyes[0].unitIntervalSeconds,1e-6)
  assert.ok(Array.isArray(cj.find(e=>e.type==='simulation_digital_stimulus').transmission_pattern.bits),'source records remain unchanged')
  assert.deepEqual(expected.plans[0].stimuli.map(s=>s.transmission_pattern.bits),before.filter(e=>e.type==='simulation_digital_stimulus').map(s=>s.transmission_pattern.bits))
})

test('digital stimuli reject invalid bits and obsolete field names before solver execution',()=>{
  for(const bits of ['',[],[0,2],[false,true],['0','1'],[0,null],'012',101]) {
    const {cj,m,g}=fixture()
    cj.find(e=>e.type==='simulation_digital_stimulus').transmission_pattern.bits=bits
    assert.throws(()=>generalDeclarations(cj,g,m),/stimulus_pattern/)
  }
  for(const field of ['bit_duration_ms','transmission_pattern','transmission_type']) {
    const {cj,m,g}=fixture()
    const stimulus=cj.find(e=>e.type==='simulation_digital_stimulus')
    if(field==='bit_duration_ms') {
      stimulus.unit_interval_ms=stimulus[field]
      delete stimulus[field]
    } else if(field==='transmission_pattern') {
      stimulus.pattern=stimulus[field]
      delete stimulus[field]
    } else {
      stimulus.transmission_pattern.type='bits'
      delete stimulus.transmission_pattern[field]
    }
    assert.throws(()=>generalDeclarations(cj,g,m),/simulation_timing|stimulus_pattern/)
  }
  const {cj,m,g}=fixture()
  const stimulus=cj.find(e=>e.type==='simulation_digital_stimulus')
  stimulus.transmission_pattern={transmission_type:'bits',bits:[0,1],repeat:false}
  assert.throws(()=>generalDeclarations(cj,g,m),/stimulus_coverage/)
})

test('canonical DC port and net terminals preserve the explicit supply reference',()=>{
  for(const useNets of [false,true]) {
    const {cj,m,g}=fixture()
    m.supplies=[]
    cj.push({type:'source_net',source_net_id:'vdd-net'},{type:'source_net',source_net_id:'gnd-net'},...['v0','g0'].map((id,i)=>({type:'source_trace',source_trace_id:`rail-${i}`,connected_source_port_ids:[id],connected_source_net_ids:[i?'gnd-net':'vdd-net']})))
    const source={type:'simulation_voltage_source',simulation_voltage_source_id:'dc-rail',is_dc_source:true,voltage:3.3,...(useNets?{positive_source_net_id:'vdd-net',negative_source_net_id:'gnd-net'}:{positive_source_port_id:'v0',negative_source_port_id:'g0'})}
    cj.push(source)
    const nodes=circuitNodes(cj,g,m)
    const electrical=electricalSources(cj,m,nodes)
    assert.deepEqual(electrical.lines,[`VPHYSICAL0 ${nodes.node('v0')} 0 3.3`])
    assert.ok(electrical.grounded.has(nodes.node('v0')))
    delete source.negative_source_net_id
    delete source.negative_source_port_id
    assert.throws(()=>electricalSources(cj,m,nodes),/supply_reference/)
  }
})

test('missing references, duplicate controls, invalid gates and noncovering bits fail before solver execution',()=>{
  for(const mutate of [
    cj=>{cj.find(e=>e.type==='simulation_eye_diagram').simulation_voltage_probe_id='missing'},
    cj=>{cj.push({...cj.find(e=>e.type==='simulation_digital_stimulus')})},
    cj=>{cj.find(e=>e.type==='simulation_eye_diagram').end_time_ms=.02},
    cj=>{cj.find(e=>e.type==='simulation_digital_stimulus').transmission_pattern={transmission_type:'bits',bits:'001',repeat:false}},
    cj=>{cj.find(e=>e.type==='simulation_experiment').time_per_step=0},
    cj=>{cj.find(e=>e.type==='simulation_experiment').subcircuit_id='unrelated'},
  ]) {
    const {cj,m,g}=fixture()
    mutate(cj)
    assert.throws(()=>generalDeclarations(cj,g,m),/reference|duplicate|gate|cover|timing|scope/)
  }
})

test('duplicate bare component names and alternative ideal channel paths fail closed',()=>{
  const {cj,m,g}=fixture()
  cj.push({type:'source_component',source_component_id:'other',name:'TX'})
  assert.throws(()=>selectPort(cj,{component:'TX',port:'P1'}),/expected one source component/)
  assert.equal(selectPort(cj,{sourcePortId:'p0'}).source_port_id,'p0')
  cj.push({type:'source_trace',source_trace_id:'short',connected_source_port_ids:['p0','p2']})
  assert.throws(()=>circuitNodes(cj,g,m),/channel_short/)
})

test('a channel net split into per-subcircuit records joined by net-only traces is cut like one shared net',()=>{
  // CPU pin -> DQ@cpu, RAM pin -> DQ@ram, both joined to DQ@board, as boards built from subcircuits save them.
  const split=cj=>{
    for(const [id,scope] of [['dq-cpu','cpu'],['dq-ram','ram'],['dq-board','board']]) cj.push({type:'source_net',source_net_id:id,name:'DQ',subcircuit_id:scope,member_source_group_ids:[]})
    cj.push({type:'source_trace',source_trace_id:'bind-cpu',connected_source_port_ids:['p0'],connected_source_net_ids:['dq-cpu']},
      {type:'source_trace',source_trace_id:'bind-ram',connected_source_port_ids:['p2'],connected_source_net_ids:['dq-ram']},
      {type:'source_trace',source_trace_id:'join-cpu',connected_source_port_ids:[],connected_source_net_ids:['dq-cpu','dq-board']},
      {type:'source_trace',source_trace_id:'join-ram',connected_source_port_ids:[],connected_source_net_ids:['dq-board','dq-ram']})
    return cj
  }
  const {cj,m,g}=fixture()
  const nodes=circuitNodes(split(cj),g,m)
  assert.notEqual(nodes.node('p0'),nodes.node('p2'))
  assert.throws(()=>nodes.node('dq-board'),/channel_net/)
  const fanout=fixture()
  split(fanout.cj).push({type:'source_trace',source_trace_id:'tap',connected_source_port_ids:['p1'],connected_source_net_ids:['dq-board']})
  assert.throws(()=>circuitNodes(fanout.cj,fanout.g,fanout.m),/channel_fanout/)
})

test('orphan ideal sources and unsupplied IBIS reference rails fail preflight',()=>{
  const {cj,m,g}=fixture()
  cj.push({type:'source_component',source_component_id:'voltage',name:'ORPHAN'},{type:'source_port',source_port_id:'vspos',source_component_id:'voltage'},{type:'source_port',source_port_id:'vsneg',source_component_id:'voltage'},{type:'simulation_voltage_source',simulation_voltage_source_id:'voltage-source',terminal1_source_port_id:'vspos',terminal2_source_port_id:'vsneg',voltage:3.3,is_dc_source:false})
  const nodes=circuitNodes(cj,g,m)
  assert.throws(()=>electricalSources(cj,m,nodes),/floating_source.*ORPHAN/)
  const clean=cj.filter(e=>e.type!=='simulation_voltage_source')
  const declarations=generalDeclarations(clean,g,m)
  const electrical=electricalSources(clean,m,declarations.nodes)
  const models=[{name:'test',spicePinMapping:{PAD:'p0',REF:'vspos'},metadata:{pins:[{physicalPin:'1',references:{pullup:'vspos'}}]}}]
  assert.throws(()=>validateProbeScope(declarations.plans[0],g,models,declarations.nodes,electrical),/floating_reference.*pullup/)
})

test('every selected lane endpoint requires one modeled pin and explicit state before extraction',()=>{
  for(const mutate of [
    cj=>{
      for(const model of cj.filter(e=>e.type==='simulation_ibis_model')) for(const [pin,port] of Object.entries(model.ibis_pin_name_to_source_port_id)) if(['p1','p3'].includes(port)) delete model.ibis_pin_name_to_source_port_id[pin]
      return cj.filter(e=>!(['simulation_ibis_pin_state','simulation_digital_stimulus'].includes(e.type)&&['p1','p3'].includes(e.source_port_id)))
    },
    cj=>cj.filter(e=>!(e.type==='simulation_ibis_pin_state'&&e.source_port_id==='p3')),
    cj=>{
      cj.find(e=>e.type==='simulation_ibis_model'&&e.source_component_id==='u1').ibis_pin_name_to_source_port_id.alias='p3'
      return cj
    },
  ]) {
    const {cj,m,g}=fixture()
    assert.throws(()=>generalDeclarations(mutate(cj),g,m),/channel_model.*endpoint p[13].*exactly one modeled physical pin/)
  }
  const {cj,m,g}=fixture()
  for(const state of cj.filter(e=>e.type==='simulation_ibis_pin_state')) {
    state.is_output=['p2','p3'].includes(state.source_port_id)
    delete state.is_output_enabled
    if(state.is_output) state.is_output_enabled=true
  }
  for(const stimulus of cj.filter(e=>e.type==='simulation_digital_stimulus')) stimulus.source_port_id=stimulus.source_port_id==='p0'?'p2':'p3'
  assert.doesNotThrow(()=>generalDeclarations(cj,g,m),'physical route orientation does not constrain bidirectional run roles')
})

test('PCB engine selects its own experiment while native results and sweeps remain untouched',()=>{
  const {cj,m,g}=fixture()
  const native={type:'simulation_experiment',simulation_experiment_id:'native',name:'Native DC',spice_engine:'ngspice',experiment_type:'spice_dc_operating_point'}
  const graph={type:'simulation_transient_voltage_graph',simulation_transient_voltage_graph_id:'native-result',simulation_experiment_id:'native',timestamps_ms:[0,1],voltage_levels:[0,3.3]}
  const sweep={type:'simulation_parameter_sweep',simulation_parameter_sweep_id:'native-sweep',simulation_experiment_id:'native',parameter_type:'voltage',source_net_id:'native-net',parameter_values:[1,2],parameter_unit:'V'}
  cj.push(native,graph,sweep)
  const original=structuredClone(cj)
  const {plans}=generalDeclarations(cj,g,m)
  assert.deepEqual(plans.map(plan=>plan.simulationExperimentId),['run'])
  assert.deepEqual(cj,original,'routing an external experiment leaves other engines and their results unchanged')
  sweep.simulation_experiment_id='run'
  assert.throws(()=>generalDeclarations(cj,g,m),/unswept transient/)
  sweep.simulation_experiment_id='native'
  cj.find(record=>record.simulation_experiment_id==='run'&&record.type==='simulation_experiment').experiment_type='spice_dc_operating_point'
  assert.throws(()=>generalDeclarations(cj,g,m),/unswept transient/)
})

test('canonical IBIS model and boolean pin states translate only at the converter boundary',()=>{
  const {cj,m,g}=fixture()
  const model=cj.find(record=>record.type==='simulation_ibis_model')
  model.include_package_parasitics=true
  model.model_value_corner='minimum'
  model.ibis_pin_name_to_model_name={'1':'DRIVER'}
  model.ibis_pin_name_to_reference_source_port_ids={'1':{
    pullup_reference_source_port_id:'v0',pulldown_reference_source_port_id:'g0',
    power_clamp_reference_source_port_id:'v0',ground_clamp_reference_source_port_id:'g0',external_reference_source_port_id:'v0',
  }}
  const {models,plans}=generalDeclarations(cj,g,m)
  const {definition,run}=modelRunDefinition(models[0],plans[0])
  assert.equal(definition.component,'test')
  assert.equal(definition.corner,'minimum')
  assert.equal(definition.packagePolicy,'vendor')
  assert.deepEqual(definition.modelSelections,{'1':'DRIVER'})
  assert.deepEqual(definition.references,{'1':{pullup:'v0',pulldown:'g0',powerClamp:'v0',groundClamp:'g0',external:'v0'}})
  assert.deepEqual(run.pinStates.p0,{mode:'output',enabled:true})
  assert.equal(model.source,undefined,'the external declaration has no converter-specific source union')
})

test('bits normalization accepts long patterns and validates every entry',()=>{
  for(const bits of ['0'.repeat(100001),Array(100001).fill(1)]) assert.equal(transmittedBits(bits).length,100001)
  assert.throws(()=>transmittedBits(Array(2)),/stimulus_pattern/)
  const invalid=Array(100001).fill(0)
  invalid[invalid.length-1]=2
  assert.throws(()=>transmittedBits(invalid),/stimulus_pattern/)
})

test('run dictionaries preserve special port names as own entries without prototypes',()=>{
  for(const port of ['__proto__','constructor','toString']) {
    const {cj,m,g}=fixture()
    const {models,plans:[plan]}=generalDeclarations(cj,g,m)
    models[0].ibis_pin_name_to_source_port_id['1']=port
    plan.states[0].source_port_id=port
    plan.stimuli[0].source_port_id=port
    const {run}=modelRunDefinition(models[0],plan)
    assert.equal(Object.getPrototypeOf(run.pinStates),null)
    assert.equal(Object.getPrototypeOf(run.stimuli),null)
    assert.ok(Object.hasOwn(run.pinStates,port))
    assert.ok(Object.hasOwn(run.stimuli,port))
    assert.equal(run.pinStates[port].mode,'output')
    assert.equal(run.stimuli[port].pattern.bits,'001110100')
  }
})

test('explicit references resolve same-chip ports outside the physical pin map',()=>{
  const {cj,m,g}=fixture()
  const model=cj.find(record=>record.type==='simulation_ibis_model')
  model.ibis_pin_name_to_reference_source_port_ids={'1':{pullup_reference_source_port_id:'v0',pulldown_reference_source_port_id:'g0',external_reference_source_port_id:'v0'}}
  const {models,plans:[plan]}=generalDeclarations(cj,g,m)
  const {definition}=modelRunDefinition(models[0],plan)
  assert.deepEqual(definition.pinMap,{'1':'p0','2':'p1'})
  assert.equal(definition.references['1'].pullup,'v0')
  for(const port of ['p2','missing']) {
    model.ibis_pin_name_to_reference_source_port_ids['1'].pullup_reference_source_port_id=port
    assert.throws(()=>generalDeclarations(cj,g,m),/ibis_mapping.*reference.*outside its chip/)
  }
})

test('component net bindings preserve distinct channel endpoints', async () => {
  const circuit = await nativeChannel({ netBindings: true })
  // This is an electrical-connectivity test; reference-via field extraction is unsupported.
  const from = selectPort(circuit, modeling.lanes[0].from).source_port_id
  const to = selectPort(circuit, modeling.lanes[0].to).source_port_id
  const trace = circuit.find(r => r.type === 'source_trace' && r.connected_source_port_ids.includes(from) && r.connected_source_port_ids.includes(to))
  assert.ok(trace)
  const lane = { from, to, port: 'DQ', sourceTraceId: trace.source_trace_id }
  const nodes = circuitNodes(circuit, { mappings: [lane] }, modeling)
  assert.notEqual(nodes.node(lane.from), nodes.node(lane.to))
})
