[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2024-12-22T14:20:07+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Short article on low-level C++ coroutines programming, using RISC-V as a platform.</p> <p>It also includes a few build and simulation techniques for embedded RISC-V:</p> <p>- Platform IO with a recent version of G++</p> <p>- Build with PlatformIO or CMake</p> <p>- Simulation &amp; Debug with either Spike ISA SIM or QEMU</p> <p>- Debugging with GDB and GTKWave</p> <p>- Docker-based or local development </p> <p><a href=\"https://www.five-embeddev.com/articles/2024/11/24/part-2-cpp20-coroutines-short/\">https://www.five-embeddev.com/articles/2024/11/24/part-2-cpp20-coroutines-short/</a></p> <p>source code:<br/> <a href=\"https://github.com/five-embeddev/baremetal-cxx-coro-dev\">https://github.com/five-embeddev/baremetal-cxx-coro-dev</a></p> <p>FYI, the linked site is a collection of techniques that come from pre-silicon firmware development, and the info I needed 5 or so years ago porting from ARM to RISC-V. I don&#39;t really have time to keep up to date w",
        "id": 1761783,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1hjzdbg/riscv_low_level_c_coroutines_programming",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISCV low level C++ coroutines programming",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2024-12-22T14:13:23+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1hjz90o/hifive_premier_p550_powerful_sifive_riscv/\"> <img src=\"https://external-preview.redd.it/pq7UgO1-nO5Ct8OVnpULGXG13VN0mqnl4FnXI--RZ5Q.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=6364d78fdbfd9911c70328ed9cfefd525a872a3b\" alt=\"HiFive Premier P550: Powerful SiFive RISC-V Development Board\" title=\"HiFive Premier P550: Powerful SiFive RISC-V Development Board\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/camel-cdr-\"> /u/camel-cdr- </a> <br/> <span><a href=\"https://www.youtube.com/watch?v=9KTbi8dJjzQ\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1hjz90o/hifive_premier_p550_powerful_sifive_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 1761782,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1hjz90o/hifive_premier_p550_powerful_sifive_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/pq7UgO1-nO5Ct8OVnpULGXG13VN0mqnl4FnXI--RZ5Q.jpg?width=320&crop=smart&auto=webp&s=6364d78fdbfd9911c70328ed9cfefd525a872a3b",
        "title": "HiFive Premier P550: Powerful SiFive RISC-V Development Board",
        "vote": 0
    }
]