// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
// Date        : Sat Jan 30 17:39:38 2021
// Host        : finn_dev_grgov running 64-bit unknown
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_
//               StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0_sim_netlist.v
// Design      : StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0,StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3,Vivado 2020.1.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    in0_V_V_TVALID,
    in0_V_V_TREADY,
    in0_V_V_TDATA,
    weights_V_V_TVALID,
    weights_V_V_TREADY,
    weights_V_V_TDATA,
    out_V_V_TVALID,
    out_V_V_TREADY,
    out_V_V_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V_V:weights_V_V:out_V_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V_V TVALID" *) input in0_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V_V TREADY" *) output in0_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in0_V_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0" *) input [31:0]in0_V_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V_V TVALID" *) input weights_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V_V TREADY" *) output weights_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME weights_V_V, TDATA_NUM_BYTES 16, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0" *) input [127:0]weights_V_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V_V TVALID" *) output out_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V_V TREADY" *) input out_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_V_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0" *) output [15:0]out_V_V_TDATA;

  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in0_V_V_TDATA;
  wire in0_V_V_TREADY;
  wire in0_V_V_TVALID;
  wire [15:0]out_V_V_TDATA;
  wire out_V_V_TREADY;
  wire out_V_V_TVALID;
  wire [127:0]weights_V_V_TDATA;
  wire weights_V_V_TREADY;
  wire weights_V_V_TVALID;

  (* ap_ST_fsm_state1 = "4'b0001" *) 
  (* ap_ST_fsm_state2 = "4'b0010" *) 
  (* ap_ST_fsm_state3 = "4'b0100" *) 
  (* ap_ST_fsm_state4 = "4'b1000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_V_TDATA(in0_V_V_TDATA),
        .in0_V_V_TREADY(in0_V_V_TREADY),
        .in0_V_V_TVALID(in0_V_V_TVALID),
        .out_V_V_TDATA(out_V_V_TDATA),
        .out_V_V_TREADY(out_V_V_TREADY),
        .out_V_V_TVALID(out_V_V_TVALID),
        .weights_V_V_TDATA(weights_V_V_TDATA),
        .weights_V_V_TREADY(weights_V_V_TREADY),
        .weights_V_V_TVALID(weights_V_V_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_Matrix_Vector_Activa
   (E,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    \ireg_reg[16] ,
    grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID,
    SR,
    \ap_CS_fsm_reg[1]_0 ,
    grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
    \add_ln700_75_reg_5464_reg[2]_0 ,
    \icmp_ln899_reg_5154_pp0_iter3_reg_reg[0]_0 ,
    \icmp_ln899_14_reg_5224_pp0_iter3_reg_reg[0]_0 ,
    \icmp_ln899_28_reg_5294_pp0_iter3_reg_reg[0]_0 ,
    \icmp_ln899_42_reg_5364_pp0_iter3_reg_reg[0]_0 ,
    Q,
    \ap_CS_fsm_reg[3] ,
    ap_NS_fsm10_out,
    grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
    \odata_reg[16] ,
    ap_rst_n,
    \odata_reg[0] ,
    ap_clk,
    ap_enable_reg_pp0_iter3_reg_0,
    \nf_assign_fu_516_reg[0]_0 );
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [1:0]D;
  output [8:0]\ireg_reg[16] ;
  output grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID;
  output [0:0]SR;
  output \ap_CS_fsm_reg[1]_0 ;
  output grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY;
  output [15:0]\add_ln700_75_reg_5464_reg[2]_0 ;
  output \icmp_ln899_reg_5154_pp0_iter3_reg_reg[0]_0 ;
  output \icmp_ln899_14_reg_5224_pp0_iter3_reg_reg[0]_0 ;
  output \icmp_ln899_28_reg_5294_pp0_iter3_reg_reg[0]_0 ;
  output \icmp_ln899_42_reg_5364_pp0_iter3_reg_reg[0]_0 ;
  input [0:0]Q;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input ap_NS_fsm10_out;
  input grp_Matrix_Vector_Activa_fu_140_ap_start_reg;
  input [8:0]\odata_reg[16] ;
  input ap_rst_n;
  input [32:0]\odata_reg[0] ;
  input ap_clk;
  input [0:0]ap_enable_reg_pp0_iter3_reg_0;
  input [128:0]\nf_assign_fu_516_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire StreamingFCLayer_6jw_U10_n_1;
  wire StreamingFCLayer_6jw_U12_n_1;
  wire StreamingFCLayer_6jw_U14_n_1;
  wire StreamingFCLayer_6jw_U17_n_1;
  wire StreamingFCLayer_6jw_U18_n_1;
  wire StreamingFCLayer_6jw_U20_n_1;
  wire StreamingFCLayer_6jw_U22_n_1;
  wire StreamingFCLayer_6jw_U25_n_1;
  wire StreamingFCLayer_6jw_U26_n_1;
  wire StreamingFCLayer_6jw_U28_n_1;
  wire StreamingFCLayer_6jw_U2_n_1;
  wire StreamingFCLayer_6jw_U30_n_1;
  wire StreamingFCLayer_6jw_U33_n_1;
  wire StreamingFCLayer_6jw_U4_n_1;
  wire StreamingFCLayer_6jw_U6_n_1;
  wire StreamingFCLayer_6jw_U9_n_1;
  wire [15:0]accu_0_0_V_fu_2837_p2;
  wire [15:0]accu_0_1_V_fu_2877_p2;
  wire [15:0]accu_0_2_V_fu_2917_p2;
  wire [15:0]accu_0_3_V_fu_2957_p2;
  wire [15:0]accu_V_0_0_0_fu_368;
  wire accu_V_0_0_0_fu_3680;
  wire \accu_V_0_0_0_fu_368[11]_i_11_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_13_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_14_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_15_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_16_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_17_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_18_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_19_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_20_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_21_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_22_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_2_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_3_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_4_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_5_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_6_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_7_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_8_n_1 ;
  wire \accu_V_0_0_0_fu_368[11]_i_9_n_1 ;
  wire \accu_V_0_0_0_fu_368[15]_i_6_n_1 ;
  wire \accu_V_0_0_0_fu_368[15]_i_7_n_1 ;
  wire \accu_V_0_0_0_fu_368[15]_i_8_n_1 ;
  wire \accu_V_0_0_0_fu_368[15]_i_9_n_1 ;
  wire \accu_V_0_0_0_fu_368[3]_i_10_n_1 ;
  wire \accu_V_0_0_0_fu_368[3]_i_2_n_1 ;
  wire \accu_V_0_0_0_fu_368[3]_i_3_n_1 ;
  wire \accu_V_0_0_0_fu_368[3]_i_4_n_1 ;
  wire \accu_V_0_0_0_fu_368[3]_i_5_n_1 ;
  wire \accu_V_0_0_0_fu_368[3]_i_6_n_1 ;
  wire \accu_V_0_0_0_fu_368[3]_i_7_n_1 ;
  wire \accu_V_0_0_0_fu_368[3]_i_8_n_1 ;
  wire \accu_V_0_0_0_fu_368[3]_i_9_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_10_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_11_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_12_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_14_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_15_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_16_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_17_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_18_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_19_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_20_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_21_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_22_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_2_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_3_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_4_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_5_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_6_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_7_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_8_n_1 ;
  wire \accu_V_0_0_0_fu_368[7]_i_9_n_1 ;
  wire \accu_V_0_0_0_fu_368_reg[11]_i_10_n_2 ;
  wire \accu_V_0_0_0_fu_368_reg[11]_i_10_n_4 ;
  wire \accu_V_0_0_0_fu_368_reg[11]_i_12_n_1 ;
  wire \accu_V_0_0_0_fu_368_reg[11]_i_12_n_2 ;
  wire \accu_V_0_0_0_fu_368_reg[11]_i_12_n_3 ;
  wire \accu_V_0_0_0_fu_368_reg[11]_i_12_n_4 ;
  wire \accu_V_0_0_0_fu_368_reg[11]_i_1_n_1 ;
  wire \accu_V_0_0_0_fu_368_reg[11]_i_1_n_2 ;
  wire \accu_V_0_0_0_fu_368_reg[11]_i_1_n_3 ;
  wire \accu_V_0_0_0_fu_368_reg[11]_i_1_n_4 ;
  wire \accu_V_0_0_0_fu_368_reg[15]_i_2_n_2 ;
  wire \accu_V_0_0_0_fu_368_reg[15]_i_2_n_3 ;
  wire \accu_V_0_0_0_fu_368_reg[15]_i_2_n_4 ;
  wire \accu_V_0_0_0_fu_368_reg[3]_i_1_n_1 ;
  wire \accu_V_0_0_0_fu_368_reg[3]_i_1_n_2 ;
  wire \accu_V_0_0_0_fu_368_reg[3]_i_1_n_3 ;
  wire \accu_V_0_0_0_fu_368_reg[3]_i_1_n_4 ;
  wire \accu_V_0_0_0_fu_368_reg[7]_i_13_n_1 ;
  wire \accu_V_0_0_0_fu_368_reg[7]_i_13_n_2 ;
  wire \accu_V_0_0_0_fu_368_reg[7]_i_13_n_3 ;
  wire \accu_V_0_0_0_fu_368_reg[7]_i_13_n_4 ;
  wire \accu_V_0_0_0_fu_368_reg[7]_i_1_n_1 ;
  wire \accu_V_0_0_0_fu_368_reg[7]_i_1_n_2 ;
  wire \accu_V_0_0_0_fu_368_reg[7]_i_1_n_3 ;
  wire \accu_V_0_0_0_fu_368_reg[7]_i_1_n_4 ;
  wire [15:0]accu_V_0_1_0_fu_372;
  wire \accu_V_0_1_0_fu_372[11]_i_11_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_13_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_14_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_15_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_16_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_17_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_18_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_19_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_20_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_21_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_22_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_2_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_3_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_4_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_5_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_6_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_7_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_8_n_1 ;
  wire \accu_V_0_1_0_fu_372[11]_i_9_n_1 ;
  wire \accu_V_0_1_0_fu_372[15]_i_5_n_1 ;
  wire \accu_V_0_1_0_fu_372[15]_i_6_n_1 ;
  wire \accu_V_0_1_0_fu_372[15]_i_7_n_1 ;
  wire \accu_V_0_1_0_fu_372[15]_i_8_n_1 ;
  wire \accu_V_0_1_0_fu_372[3]_i_10_n_1 ;
  wire \accu_V_0_1_0_fu_372[3]_i_2_n_1 ;
  wire \accu_V_0_1_0_fu_372[3]_i_3_n_1 ;
  wire \accu_V_0_1_0_fu_372[3]_i_4_n_1 ;
  wire \accu_V_0_1_0_fu_372[3]_i_5_n_1 ;
  wire \accu_V_0_1_0_fu_372[3]_i_6_n_1 ;
  wire \accu_V_0_1_0_fu_372[3]_i_7_n_1 ;
  wire \accu_V_0_1_0_fu_372[3]_i_8_n_1 ;
  wire \accu_V_0_1_0_fu_372[3]_i_9_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_10_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_11_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_12_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_14_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_15_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_16_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_17_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_18_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_19_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_20_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_21_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_22_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_2_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_3_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_4_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_5_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_6_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_7_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_8_n_1 ;
  wire \accu_V_0_1_0_fu_372[7]_i_9_n_1 ;
  wire \accu_V_0_1_0_fu_372_reg[11]_i_10_n_2 ;
  wire \accu_V_0_1_0_fu_372_reg[11]_i_10_n_4 ;
  wire \accu_V_0_1_0_fu_372_reg[11]_i_12_n_1 ;
  wire \accu_V_0_1_0_fu_372_reg[11]_i_12_n_2 ;
  wire \accu_V_0_1_0_fu_372_reg[11]_i_12_n_3 ;
  wire \accu_V_0_1_0_fu_372_reg[11]_i_12_n_4 ;
  wire \accu_V_0_1_0_fu_372_reg[11]_i_1_n_1 ;
  wire \accu_V_0_1_0_fu_372_reg[11]_i_1_n_2 ;
  wire \accu_V_0_1_0_fu_372_reg[11]_i_1_n_3 ;
  wire \accu_V_0_1_0_fu_372_reg[11]_i_1_n_4 ;
  wire \accu_V_0_1_0_fu_372_reg[15]_i_1_n_2 ;
  wire \accu_V_0_1_0_fu_372_reg[15]_i_1_n_3 ;
  wire \accu_V_0_1_0_fu_372_reg[15]_i_1_n_4 ;
  wire \accu_V_0_1_0_fu_372_reg[3]_i_1_n_1 ;
  wire \accu_V_0_1_0_fu_372_reg[3]_i_1_n_2 ;
  wire \accu_V_0_1_0_fu_372_reg[3]_i_1_n_3 ;
  wire \accu_V_0_1_0_fu_372_reg[3]_i_1_n_4 ;
  wire \accu_V_0_1_0_fu_372_reg[7]_i_13_n_1 ;
  wire \accu_V_0_1_0_fu_372_reg[7]_i_13_n_2 ;
  wire \accu_V_0_1_0_fu_372_reg[7]_i_13_n_3 ;
  wire \accu_V_0_1_0_fu_372_reg[7]_i_13_n_4 ;
  wire \accu_V_0_1_0_fu_372_reg[7]_i_1_n_1 ;
  wire \accu_V_0_1_0_fu_372_reg[7]_i_1_n_2 ;
  wire \accu_V_0_1_0_fu_372_reg[7]_i_1_n_3 ;
  wire \accu_V_0_1_0_fu_372_reg[7]_i_1_n_4 ;
  wire [15:0]accu_V_0_2_0_fu_376;
  wire \accu_V_0_2_0_fu_376[11]_i_11_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_13_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_14_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_15_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_16_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_17_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_18_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_19_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_20_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_21_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_22_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_2_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_3_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_4_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_5_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_6_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_7_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_8_n_1 ;
  wire \accu_V_0_2_0_fu_376[11]_i_9_n_1 ;
  wire \accu_V_0_2_0_fu_376[15]_i_5_n_1 ;
  wire \accu_V_0_2_0_fu_376[15]_i_6_n_1 ;
  wire \accu_V_0_2_0_fu_376[15]_i_7_n_1 ;
  wire \accu_V_0_2_0_fu_376[15]_i_8_n_1 ;
  wire \accu_V_0_2_0_fu_376[3]_i_10_n_1 ;
  wire \accu_V_0_2_0_fu_376[3]_i_2_n_1 ;
  wire \accu_V_0_2_0_fu_376[3]_i_3_n_1 ;
  wire \accu_V_0_2_0_fu_376[3]_i_4_n_1 ;
  wire \accu_V_0_2_0_fu_376[3]_i_5_n_1 ;
  wire \accu_V_0_2_0_fu_376[3]_i_6_n_1 ;
  wire \accu_V_0_2_0_fu_376[3]_i_7_n_1 ;
  wire \accu_V_0_2_0_fu_376[3]_i_8_n_1 ;
  wire \accu_V_0_2_0_fu_376[3]_i_9_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_10_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_11_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_12_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_14_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_15_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_16_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_17_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_18_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_19_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_20_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_21_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_22_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_2_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_3_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_4_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_5_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_6_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_7_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_8_n_1 ;
  wire \accu_V_0_2_0_fu_376[7]_i_9_n_1 ;
  wire \accu_V_0_2_0_fu_376_reg[11]_i_10_n_2 ;
  wire \accu_V_0_2_0_fu_376_reg[11]_i_10_n_4 ;
  wire \accu_V_0_2_0_fu_376_reg[11]_i_12_n_1 ;
  wire \accu_V_0_2_0_fu_376_reg[11]_i_12_n_2 ;
  wire \accu_V_0_2_0_fu_376_reg[11]_i_12_n_3 ;
  wire \accu_V_0_2_0_fu_376_reg[11]_i_12_n_4 ;
  wire \accu_V_0_2_0_fu_376_reg[11]_i_1_n_1 ;
  wire \accu_V_0_2_0_fu_376_reg[11]_i_1_n_2 ;
  wire \accu_V_0_2_0_fu_376_reg[11]_i_1_n_3 ;
  wire \accu_V_0_2_0_fu_376_reg[11]_i_1_n_4 ;
  wire \accu_V_0_2_0_fu_376_reg[15]_i_1_n_2 ;
  wire \accu_V_0_2_0_fu_376_reg[15]_i_1_n_3 ;
  wire \accu_V_0_2_0_fu_376_reg[15]_i_1_n_4 ;
  wire \accu_V_0_2_0_fu_376_reg[3]_i_1_n_1 ;
  wire \accu_V_0_2_0_fu_376_reg[3]_i_1_n_2 ;
  wire \accu_V_0_2_0_fu_376_reg[3]_i_1_n_3 ;
  wire \accu_V_0_2_0_fu_376_reg[3]_i_1_n_4 ;
  wire \accu_V_0_2_0_fu_376_reg[7]_i_13_n_1 ;
  wire \accu_V_0_2_0_fu_376_reg[7]_i_13_n_2 ;
  wire \accu_V_0_2_0_fu_376_reg[7]_i_13_n_3 ;
  wire \accu_V_0_2_0_fu_376_reg[7]_i_13_n_4 ;
  wire \accu_V_0_2_0_fu_376_reg[7]_i_1_n_1 ;
  wire \accu_V_0_2_0_fu_376_reg[7]_i_1_n_2 ;
  wire \accu_V_0_2_0_fu_376_reg[7]_i_1_n_3 ;
  wire \accu_V_0_2_0_fu_376_reg[7]_i_1_n_4 ;
  wire [15:0]accu_V_0_3_0_fu_380;
  wire \accu_V_0_3_0_fu_380[11]_i_11_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_13_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_14_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_15_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_16_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_17_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_18_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_19_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_20_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_21_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_22_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_2_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_3_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_4_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_5_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_6_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_7_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_8_n_1 ;
  wire \accu_V_0_3_0_fu_380[11]_i_9_n_1 ;
  wire \accu_V_0_3_0_fu_380[15]_i_5_n_1 ;
  wire \accu_V_0_3_0_fu_380[15]_i_6_n_1 ;
  wire \accu_V_0_3_0_fu_380[15]_i_7_n_1 ;
  wire \accu_V_0_3_0_fu_380[15]_i_8_n_1 ;
  wire \accu_V_0_3_0_fu_380[3]_i_10_n_1 ;
  wire \accu_V_0_3_0_fu_380[3]_i_2_n_1 ;
  wire \accu_V_0_3_0_fu_380[3]_i_3_n_1 ;
  wire \accu_V_0_3_0_fu_380[3]_i_4_n_1 ;
  wire \accu_V_0_3_0_fu_380[3]_i_5_n_1 ;
  wire \accu_V_0_3_0_fu_380[3]_i_6_n_1 ;
  wire \accu_V_0_3_0_fu_380[3]_i_7_n_1 ;
  wire \accu_V_0_3_0_fu_380[3]_i_8_n_1 ;
  wire \accu_V_0_3_0_fu_380[3]_i_9_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_10_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_11_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_12_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_14_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_15_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_16_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_17_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_18_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_19_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_20_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_21_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_22_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_2_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_3_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_4_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_5_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_6_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_7_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_8_n_1 ;
  wire \accu_V_0_3_0_fu_380[7]_i_9_n_1 ;
  wire \accu_V_0_3_0_fu_380_reg[11]_i_10_n_2 ;
  wire \accu_V_0_3_0_fu_380_reg[11]_i_10_n_4 ;
  wire \accu_V_0_3_0_fu_380_reg[11]_i_12_n_1 ;
  wire \accu_V_0_3_0_fu_380_reg[11]_i_12_n_2 ;
  wire \accu_V_0_3_0_fu_380_reg[11]_i_12_n_3 ;
  wire \accu_V_0_3_0_fu_380_reg[11]_i_12_n_4 ;
  wire \accu_V_0_3_0_fu_380_reg[11]_i_1_n_1 ;
  wire \accu_V_0_3_0_fu_380_reg[11]_i_1_n_2 ;
  wire \accu_V_0_3_0_fu_380_reg[11]_i_1_n_3 ;
  wire \accu_V_0_3_0_fu_380_reg[11]_i_1_n_4 ;
  wire \accu_V_0_3_0_fu_380_reg[15]_i_1_n_2 ;
  wire \accu_V_0_3_0_fu_380_reg[15]_i_1_n_3 ;
  wire \accu_V_0_3_0_fu_380_reg[15]_i_1_n_4 ;
  wire \accu_V_0_3_0_fu_380_reg[3]_i_1_n_1 ;
  wire \accu_V_0_3_0_fu_380_reg[3]_i_1_n_2 ;
  wire \accu_V_0_3_0_fu_380_reg[3]_i_1_n_3 ;
  wire \accu_V_0_3_0_fu_380_reg[3]_i_1_n_4 ;
  wire \accu_V_0_3_0_fu_380_reg[7]_i_13_n_1 ;
  wire \accu_V_0_3_0_fu_380_reg[7]_i_13_n_2 ;
  wire \accu_V_0_3_0_fu_380_reg[7]_i_13_n_3 ;
  wire \accu_V_0_3_0_fu_380_reg[7]_i_13_n_4 ;
  wire \accu_V_0_3_0_fu_380_reg[7]_i_1_n_1 ;
  wire \accu_V_0_3_0_fu_380_reg[7]_i_1_n_2 ;
  wire \accu_V_0_3_0_fu_380_reg[7]_i_1_n_3 ;
  wire \accu_V_0_3_0_fu_380_reg[7]_i_1_n_4 ;
  wire [8:0]add_ln700_11_fu_2397_p2;
  wire [8:0]add_ln700_11_reg_4824;
  wire add_ln700_11_reg_48240;
  wire \add_ln700_11_reg_4824[3]_i_3_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_4_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_5_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_6_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_2_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_5_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_6_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_7_n_1 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_1_n_1 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_1_n_2 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_1_n_3 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_1_n_4 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_1_n_1 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_1_n_2 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_1_n_3 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_1_n_4 ;
  wire [9:0]add_ln700_13_fu_2413_p2;
  wire [9:0]add_ln700_13_reg_4829;
  wire \add_ln700_13_reg_4829[3]_i_3_n_1 ;
  wire \add_ln700_13_reg_4829[3]_i_4_n_1 ;
  wire \add_ln700_13_reg_4829[3]_i_5_n_1 ;
  wire \add_ln700_13_reg_4829[3]_i_6_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_2_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_5_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_6_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_7_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_10_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_13_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_14_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_15_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_16_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_3_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_5_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_8_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_9_n_1 ;
  wire \add_ln700_13_reg_4829_reg[3]_i_1_n_1 ;
  wire \add_ln700_13_reg_4829_reg[3]_i_1_n_2 ;
  wire \add_ln700_13_reg_4829_reg[3]_i_1_n_3 ;
  wire \add_ln700_13_reg_4829_reg[3]_i_1_n_4 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_1_n_1 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_1_n_2 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_1_n_3 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_1_n_4 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_11_n_4 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_1_n_4 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_2_n_1 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_2_n_2 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_2_n_3 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_2_n_4 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_4_n_1 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_4_n_2 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_4_n_3 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_4_n_4 ;
  wire [8:0]add_ln700_17_fu_2519_p2;
  wire [8:0]add_ln700_17_reg_4839;
  wire \add_ln700_17_reg_4839[3]_i_3_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_4_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_5_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_6_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_2_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_5_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_6_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_7_n_1 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_1_n_1 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_1_n_2 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_1_n_3 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_1_n_4 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_1_n_1 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_1_n_2 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_1_n_3 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_1_n_4 ;
  wire [8:0]add_ln700_19_fu_2525_p2;
  wire [8:0]add_ln700_19_reg_4844;
  wire \add_ln700_19_reg_4844[3]_i_3_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_4_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_5_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_6_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_2_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_5_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_6_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_7_n_1 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_1_n_1 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_1_n_2 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_1_n_3 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_1_n_4 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_1_n_1 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_1_n_2 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_1_n_3 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_1_n_4 ;
  wire [8:0]add_ln700_1_fu_2263_p2;
  wire [8:0]add_ln700_1_reg_4799;
  wire \add_ln700_1_reg_4799[3]_i_3_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_4_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_5_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_6_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_2_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_5_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_6_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_7_n_1 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_1_n_1 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_1_n_2 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_1_n_3 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_1_n_4 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_1_n_1 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_1_n_2 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_1_n_3 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_1_n_4 ;
  wire [9:0]add_ln700_21_fu_2541_p2;
  wire [9:0]add_ln700_21_reg_4849;
  wire \add_ln700_21_reg_4849[3]_i_3_n_1 ;
  wire \add_ln700_21_reg_4849[3]_i_4_n_1 ;
  wire \add_ln700_21_reg_4849[3]_i_5_n_1 ;
  wire \add_ln700_21_reg_4849[3]_i_6_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_2_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_5_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_6_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_7_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_10_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_13_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_14_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_15_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_16_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_3_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_5_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_8_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_9_n_1 ;
  wire \add_ln700_21_reg_4849_reg[3]_i_1_n_1 ;
  wire \add_ln700_21_reg_4849_reg[3]_i_1_n_2 ;
  wire \add_ln700_21_reg_4849_reg[3]_i_1_n_3 ;
  wire \add_ln700_21_reg_4849_reg[3]_i_1_n_4 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_1_n_1 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_1_n_2 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_1_n_3 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_1_n_4 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_11_n_4 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_1_n_4 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_2_n_1 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_2_n_2 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_2_n_3 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_2_n_4 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_4_n_1 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_4_n_2 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_4_n_3 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_4_n_4 ;
  wire [8:0]add_ln700_25_fu_2647_p2;
  wire [8:0]add_ln700_25_reg_4859;
  wire \add_ln700_25_reg_4859[3]_i_3_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_4_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_5_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_6_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_2_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_5_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_6_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_7_n_1 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_1_n_1 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_1_n_2 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_1_n_3 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_1_n_4 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_1_n_1 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_1_n_2 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_1_n_3 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_1_n_4 ;
  wire [8:0]add_ln700_27_fu_2653_p2;
  wire [8:0]add_ln700_27_reg_4864;
  wire \add_ln700_27_reg_4864[3]_i_3_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_4_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_5_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_6_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_2_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_5_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_6_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_7_n_1 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_1_n_1 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_1_n_2 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_1_n_3 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_1_n_4 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_1_n_1 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_1_n_2 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_1_n_3 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_1_n_4 ;
  wire [9:0]add_ln700_29_fu_2669_p2;
  wire [9:0]add_ln700_29_reg_4869;
  wire \add_ln700_29_reg_4869[3]_i_3_n_1 ;
  wire \add_ln700_29_reg_4869[3]_i_4_n_1 ;
  wire \add_ln700_29_reg_4869[3]_i_5_n_1 ;
  wire \add_ln700_29_reg_4869[3]_i_6_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_2_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_5_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_6_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_7_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_10_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_13_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_14_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_15_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_16_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_3_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_5_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_8_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_9_n_1 ;
  wire \add_ln700_29_reg_4869_reg[3]_i_1_n_1 ;
  wire \add_ln700_29_reg_4869_reg[3]_i_1_n_2 ;
  wire \add_ln700_29_reg_4869_reg[3]_i_1_n_3 ;
  wire \add_ln700_29_reg_4869_reg[3]_i_1_n_4 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_1_n_1 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_1_n_2 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_1_n_3 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_1_n_4 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_11_n_4 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_1_n_4 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_2_n_1 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_2_n_2 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_2_n_3 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_2_n_4 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_4_n_1 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_4_n_2 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_4_n_3 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_4_n_4 ;
  wire [2:1]add_ln700_36_fu_3486_p2;
  wire [2:0]add_ln700_36_reg_5434;
  wire add_ln700_36_reg_54340;
  wire \add_ln700_36_reg_5434[0]_i_1_n_1 ;
  wire [8:0]add_ln700_3_fu_2269_p2;
  wire [8:0]add_ln700_3_reg_4804;
  wire \add_ln700_3_reg_4804[3]_i_3_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_4_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_5_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_6_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_2_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_5_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_6_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_7_n_1 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_1_n_1 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_1_n_2 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_1_n_3 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_1_n_4 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_1_n_1 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_1_n_2 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_1_n_3 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_1_n_4 ;
  wire [2:1]add_ln700_43_fu_3534_p2;
  wire [2:0]add_ln700_43_reg_5439;
  wire \add_ln700_43_reg_5439[0]_i_1_n_1 ;
  wire \add_ln700_43_reg_5439[0]_i_2_n_1 ;
  wire \add_ln700_43_reg_5439[1]_i_2_n_1 ;
  wire \add_ln700_43_reg_5439[1]_i_3_n_1 ;
  wire \add_ln700_43_reg_5439[2]_i_2_n_1 ;
  wire \add_ln700_43_reg_5439[2]_i_3_n_1 ;
  wire [2:1]add_ln700_49_fu_3659_p2;
  wire [2:0]add_ln700_49_reg_5444;
  wire \add_ln700_49_reg_5444[0]_i_1_n_1 ;
  wire [2:1]add_ln700_56_fu_3707_p2;
  wire [2:0]add_ln700_56_reg_5449;
  wire \add_ln700_56_reg_5449[0]_i_1_n_1 ;
  wire \add_ln700_56_reg_5449[0]_i_2_n_1 ;
  wire \add_ln700_56_reg_5449[1]_i_2_n_1 ;
  wire \add_ln700_56_reg_5449[1]_i_3_n_1 ;
  wire \add_ln700_56_reg_5449[2]_i_2_n_1 ;
  wire \add_ln700_56_reg_5449[2]_i_3_n_1 ;
  wire [9:0]add_ln700_5_fu_2285_p2;
  wire [9:0]add_ln700_5_reg_4809;
  wire \add_ln700_5_reg_4809[3]_i_3_n_1 ;
  wire \add_ln700_5_reg_4809[3]_i_4_n_1 ;
  wire \add_ln700_5_reg_4809[3]_i_5_n_1 ;
  wire \add_ln700_5_reg_4809[3]_i_6_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_2_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_5_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_6_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_7_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_10_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_13_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_14_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_15_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_16_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_3_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_5_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_8_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_9_n_1 ;
  wire \add_ln700_5_reg_4809_reg[3]_i_1_n_1 ;
  wire \add_ln700_5_reg_4809_reg[3]_i_1_n_2 ;
  wire \add_ln700_5_reg_4809_reg[3]_i_1_n_3 ;
  wire \add_ln700_5_reg_4809_reg[3]_i_1_n_4 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_1_n_1 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_1_n_2 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_1_n_3 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_1_n_4 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_11_n_4 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_1_n_4 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_2_n_1 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_2_n_2 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_2_n_3 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_2_n_4 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_4_n_1 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_4_n_2 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_4_n_3 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_4_n_4 ;
  wire [2:1]add_ln700_62_fu_3832_p2;
  wire [2:0]add_ln700_62_reg_5454;
  wire \add_ln700_62_reg_5454[0]_i_1_n_1 ;
  wire [2:1]add_ln700_69_fu_3880_p2;
  wire [2:0]add_ln700_69_reg_5459;
  wire \add_ln700_69_reg_5459[0]_i_1_n_1 ;
  wire \add_ln700_69_reg_5459[0]_i_2_n_1 ;
  wire \add_ln700_69_reg_5459[1]_i_2_n_1 ;
  wire \add_ln700_69_reg_5459[1]_i_3_n_1 ;
  wire \add_ln700_69_reg_5459[2]_i_2_n_1 ;
  wire \add_ln700_69_reg_5459[2]_i_3_n_1 ;
  wire [2:1]add_ln700_75_fu_4005_p2;
  wire [2:0]add_ln700_75_reg_5464;
  wire \add_ln700_75_reg_5464[0]_i_1_n_1 ;
  wire [15:0]\add_ln700_75_reg_5464_reg[2]_0 ;
  wire [2:1]add_ln700_82_fu_4053_p2;
  wire [2:0]add_ln700_82_reg_5469;
  wire \add_ln700_82_reg_5469[0]_i_1_n_1 ;
  wire \add_ln700_82_reg_5469[0]_i_2_n_1 ;
  wire \add_ln700_82_reg_5469[1]_i_2_n_1 ;
  wire \add_ln700_82_reg_5469[1]_i_3_n_1 ;
  wire \add_ln700_82_reg_5469[2]_i_2_n_1 ;
  wire \add_ln700_82_reg_5469[2]_i_3_n_1 ;
  wire [8:0]add_ln700_9_fu_2391_p2;
  wire [8:0]add_ln700_9_reg_4819;
  wire \add_ln700_9_reg_4819[3]_i_3_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_4_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_5_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_6_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_2_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_5_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_6_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_7_n_1 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_1_n_1 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_1_n_2 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_1_n_3 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_1_n_4 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_1_n_1 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_1_n_2 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_1_n_3 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_1_n_4 ;
  wire \ap_CS_fsm[0]_i_1__0_n_1 ;
  wire \ap_CS_fsm[2]_i_2_n_1 ;
  wire \ap_CS_fsm[3]_i_2_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire [2:1]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_1;
  wire ap_enable_reg_pp0_iter0_i_2_n_1;
  wire ap_enable_reg_pp0_iter0_i_3_n_1;
  wire ap_enable_reg_pp0_iter0_i_4_n_1;
  wire ap_enable_reg_pp0_iter1_i_1_n_1;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_1;
  wire [0:0]ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4_i_1_n_1;
  wire ap_enable_reg_pp0_iter4_reg_n_1;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788;
  wire ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_10_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_11_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_16_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_17_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_18_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_19_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_20_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_21_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_22_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_23_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_24_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_25_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_26_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_27_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_28_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_29_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_2_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_30_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_31_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_32_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_41_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_42_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_43_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_6_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_7_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_8_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_9_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[0] ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[1] ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[2] ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[3] ;
  wire ap_rst_n;
  wire grp_Matrix_Vector_Activa_fu_140_ap_ready;
  wire grp_Matrix_Vector_Activa_fu_140_ap_start_reg;
  wire grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID;
  wire grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY;
  wire i_0_reg_1267;
  wire \i_0_reg_1267[0]_i_3_n_1 ;
  wire [12:0]i_0_reg_1267_reg;
  wire \i_0_reg_1267_reg[0]_i_2_n_1 ;
  wire \i_0_reg_1267_reg[0]_i_2_n_2 ;
  wire \i_0_reg_1267_reg[0]_i_2_n_3 ;
  wire \i_0_reg_1267_reg[0]_i_2_n_4 ;
  wire \i_0_reg_1267_reg[0]_i_2_n_5 ;
  wire \i_0_reg_1267_reg[0]_i_2_n_6 ;
  wire \i_0_reg_1267_reg[0]_i_2_n_7 ;
  wire \i_0_reg_1267_reg[0]_i_2_n_8 ;
  wire \i_0_reg_1267_reg[12]_i_1_n_8 ;
  wire \i_0_reg_1267_reg[4]_i_1_n_1 ;
  wire \i_0_reg_1267_reg[4]_i_1_n_2 ;
  wire \i_0_reg_1267_reg[4]_i_1_n_3 ;
  wire \i_0_reg_1267_reg[4]_i_1_n_4 ;
  wire \i_0_reg_1267_reg[4]_i_1_n_5 ;
  wire \i_0_reg_1267_reg[4]_i_1_n_6 ;
  wire \i_0_reg_1267_reg[4]_i_1_n_7 ;
  wire \i_0_reg_1267_reg[4]_i_1_n_8 ;
  wire \i_0_reg_1267_reg[8]_i_1_n_1 ;
  wire \i_0_reg_1267_reg[8]_i_1_n_2 ;
  wire \i_0_reg_1267_reg[8]_i_1_n_3 ;
  wire \i_0_reg_1267_reg[8]_i_1_n_4 ;
  wire \i_0_reg_1267_reg[8]_i_1_n_5 ;
  wire \i_0_reg_1267_reg[8]_i_1_n_6 ;
  wire \i_0_reg_1267_reg[8]_i_1_n_7 ;
  wire \i_0_reg_1267_reg[8]_i_1_n_8 ;
  wire icmp_ln271_reg_46220;
  wire \icmp_ln271_reg_4622[0]_i_1_n_1 ;
  wire \icmp_ln271_reg_4622[0]_i_2_n_1 ;
  wire \icmp_ln271_reg_4622[0]_i_3_n_1 ;
  wire \icmp_ln271_reg_4622[0]_i_4_n_1 ;
  wire \icmp_ln271_reg_4622[0]_i_5_n_1 ;
  wire \icmp_ln271_reg_4622[0]_i_6_n_1 ;
  wire \icmp_ln271_reg_4622[0]_i_7_n_1 ;
  wire \icmp_ln271_reg_4622[0]_i_8_n_1 ;
  wire \icmp_ln271_reg_4622[0]_i_9_n_1 ;
  wire icmp_ln271_reg_4622_pp0_iter1_reg;
  wire \icmp_ln271_reg_4622_reg_n_1_[0] ;
  wire icmp_ln289_fu_2046_p2;
  wire icmp_ln289_reg_4790;
  wire \icmp_ln289_reg_4790[0]_i_10_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_11_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_15_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_19_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_20_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_22_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_3_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_4_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_5_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_6_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_7_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_8_n_1 ;
  wire \icmp_ln289_reg_4790[0]_i_9_n_1 ;
  wire icmp_ln289_reg_4790_pp0_iter1_reg;
  wire icmp_ln289_reg_4790_pp0_iter2_reg;
  wire icmp_ln289_reg_4790_pp0_iter3_reg;
  wire \icmp_ln289_reg_4790_reg[0]_i_12_n_1 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_12_n_2 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_12_n_3 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_12_n_4 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_13_n_1 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_13_n_2 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_13_n_3 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_13_n_4 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_14_n_1 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_14_n_2 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_14_n_3 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_14_n_4 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_16_n_3 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_16_n_4 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_17_n_1 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_17_n_2 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_17_n_3 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_17_n_4 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_18_n_1 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_18_n_2 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_18_n_3 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_18_n_4 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_21_n_1 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_21_n_2 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_21_n_3 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_21_n_4 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_23_n_1 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_23_n_2 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_23_n_3 ;
  wire \icmp_ln289_reg_4790_reg[0]_i_23_n_4 ;
  wire icmp_ln899_10_fu_3051_p2;
  wire icmp_ln899_10_reg_5204;
  wire icmp_ln899_10_reg_52040;
  wire \icmp_ln899_10_reg_5204[0]_i_10_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_11_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_12_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_13_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_14_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_15_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_16_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_17_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_18_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_3_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_4_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_5_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_6_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_7_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_8_n_1 ;
  wire \icmp_ln899_10_reg_5204[0]_i_9_n_1 ;
  wire \icmp_ln899_10_reg_5204_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_10_reg_5204_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_10_reg_5204_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_10_reg_5204_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_10_reg_5204_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_10_reg_5204_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_10_reg_5204_reg[0]_i_2_n_4 ;
  wire icmp_ln899_11_fu_3057_p2;
  wire icmp_ln899_11_reg_5209;
  wire \icmp_ln899_11_reg_5209[0]_i_10_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_11_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_12_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_13_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_14_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_15_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_16_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_17_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_18_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_3_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_4_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_5_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_6_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_7_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_8_n_1 ;
  wire \icmp_ln899_11_reg_5209[0]_i_9_n_1 ;
  wire \icmp_ln899_11_reg_5209_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_11_reg_5209_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_11_reg_5209_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_11_reg_5209_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_11_reg_5209_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_11_reg_5209_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_11_reg_5209_reg[0]_i_2_n_4 ;
  wire icmp_ln899_12_fu_3063_p2;
  wire icmp_ln899_12_reg_5214;
  wire \icmp_ln899_12_reg_5214[0]_i_10_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_11_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_12_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_13_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_14_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_15_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_16_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_17_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_18_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_3_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_4_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_5_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_6_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_7_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_8_n_1 ;
  wire \icmp_ln899_12_reg_5214[0]_i_9_n_1 ;
  wire \icmp_ln899_12_reg_5214_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_12_reg_5214_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_12_reg_5214_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_12_reg_5214_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_12_reg_5214_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_12_reg_5214_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_12_reg_5214_reg[0]_i_2_n_4 ;
  wire icmp_ln899_13_fu_3069_p2;
  wire icmp_ln899_13_reg_5219;
  wire \icmp_ln899_13_reg_5219[0]_i_10_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_11_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_12_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_13_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_14_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_15_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_16_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_17_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_18_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_3_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_4_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_5_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_6_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_7_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_8_n_1 ;
  wire \icmp_ln899_13_reg_5219[0]_i_9_n_1 ;
  wire \icmp_ln899_13_reg_5219_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_13_reg_5219_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_13_reg_5219_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_13_reg_5219_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_13_reg_5219_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_13_reg_5219_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_13_reg_5219_reg[0]_i_2_n_4 ;
  wire icmp_ln899_14_fu_3075_p2;
  wire icmp_ln899_14_reg_5224;
  wire \icmp_ln899_14_reg_5224[0]_i_10_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_11_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_12_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_13_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_14_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_15_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_16_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_17_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_18_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_3_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_4_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_5_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_6_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_7_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_8_n_1 ;
  wire \icmp_ln899_14_reg_5224[0]_i_9_n_1 ;
  wire icmp_ln899_14_reg_5224_pp0_iter3_reg;
  wire \icmp_ln899_14_reg_5224_pp0_iter3_reg_reg[0]_0 ;
  wire \icmp_ln899_14_reg_5224_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_14_reg_5224_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_14_reg_5224_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_14_reg_5224_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_14_reg_5224_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_14_reg_5224_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_14_reg_5224_reg[0]_i_2_n_4 ;
  wire icmp_ln899_15_fu_3081_p2;
  wire icmp_ln899_15_reg_5229;
  wire \icmp_ln899_15_reg_5229[0]_i_10_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_11_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_12_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_13_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_14_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_15_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_16_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_17_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_18_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_3_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_4_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_5_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_6_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_7_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_8_n_1 ;
  wire \icmp_ln899_15_reg_5229[0]_i_9_n_1 ;
  wire icmp_ln899_15_reg_5229_pp0_iter3_reg;
  wire \icmp_ln899_15_reg_5229_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_15_reg_5229_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_15_reg_5229_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_15_reg_5229_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_15_reg_5229_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_15_reg_5229_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_15_reg_5229_reg[0]_i_2_n_4 ;
  wire icmp_ln899_16_fu_3087_p2;
  wire icmp_ln899_16_reg_5234;
  wire \icmp_ln899_16_reg_5234[0]_i_10_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_11_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_12_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_13_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_14_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_15_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_16_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_17_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_18_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_3_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_4_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_5_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_6_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_7_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_8_n_1 ;
  wire \icmp_ln899_16_reg_5234[0]_i_9_n_1 ;
  wire icmp_ln899_16_reg_5234_pp0_iter3_reg;
  wire \icmp_ln899_16_reg_5234_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_16_reg_5234_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_16_reg_5234_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_16_reg_5234_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_16_reg_5234_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_16_reg_5234_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_16_reg_5234_reg[0]_i_2_n_4 ;
  wire icmp_ln899_17_fu_3093_p2;
  wire icmp_ln899_17_reg_5239;
  wire \icmp_ln899_17_reg_5239[0]_i_10_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_11_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_12_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_13_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_14_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_15_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_16_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_17_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_18_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_3_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_4_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_5_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_6_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_7_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_8_n_1 ;
  wire \icmp_ln899_17_reg_5239[0]_i_9_n_1 ;
  wire \icmp_ln899_17_reg_5239_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_17_reg_5239_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_17_reg_5239_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_17_reg_5239_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_17_reg_5239_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_17_reg_5239_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_17_reg_5239_reg[0]_i_2_n_4 ;
  wire icmp_ln899_18_fu_3103_p2;
  wire icmp_ln899_18_reg_5244;
  wire \icmp_ln899_18_reg_5244[0]_i_10_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_11_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_12_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_13_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_14_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_15_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_16_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_17_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_18_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_3_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_4_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_5_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_6_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_7_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_8_n_1 ;
  wire \icmp_ln899_18_reg_5244[0]_i_9_n_1 ;
  wire \icmp_ln899_18_reg_5244_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_18_reg_5244_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_18_reg_5244_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_18_reg_5244_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_18_reg_5244_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_18_reg_5244_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_18_reg_5244_reg[0]_i_2_n_4 ;
  wire icmp_ln899_19_fu_3113_p2;
  wire icmp_ln899_19_reg_5249;
  wire \icmp_ln899_19_reg_5249[0]_i_10_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_11_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_12_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_13_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_14_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_15_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_16_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_17_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_18_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_3_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_4_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_5_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_6_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_7_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_8_n_1 ;
  wire \icmp_ln899_19_reg_5249[0]_i_9_n_1 ;
  wire \icmp_ln899_19_reg_5249_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_19_reg_5249_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_19_reg_5249_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_19_reg_5249_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_19_reg_5249_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_19_reg_5249_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_19_reg_5249_reg[0]_i_2_n_4 ;
  wire icmp_ln899_1_fu_2997_p2;
  wire icmp_ln899_1_reg_5159;
  wire \icmp_ln899_1_reg_5159[0]_i_10_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_11_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_12_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_13_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_14_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_15_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_16_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_17_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_18_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_3_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_4_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_5_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_6_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_7_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_8_n_1 ;
  wire \icmp_ln899_1_reg_5159[0]_i_9_n_1 ;
  wire icmp_ln899_1_reg_5159_pp0_iter3_reg;
  wire \icmp_ln899_1_reg_5159_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_1_reg_5159_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_1_reg_5159_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_1_reg_5159_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_1_reg_5159_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_1_reg_5159_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_1_reg_5159_reg[0]_i_2_n_4 ;
  wire icmp_ln899_20_fu_3123_p2;
  wire icmp_ln899_20_reg_5254;
  wire \icmp_ln899_20_reg_5254[0]_i_10_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_11_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_12_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_13_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_14_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_15_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_16_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_17_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_18_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_3_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_4_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_5_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_6_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_7_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_8_n_1 ;
  wire \icmp_ln899_20_reg_5254[0]_i_9_n_1 ;
  wire \icmp_ln899_20_reg_5254_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_20_reg_5254_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_20_reg_5254_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_20_reg_5254_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_20_reg_5254_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_20_reg_5254_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_20_reg_5254_reg[0]_i_2_n_4 ;
  wire icmp_ln899_21_fu_3133_p2;
  wire icmp_ln899_21_reg_5259;
  wire \icmp_ln899_21_reg_5259[0]_i_10_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_11_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_12_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_13_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_14_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_15_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_16_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_17_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_18_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_3_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_4_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_5_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_6_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_7_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_8_n_1 ;
  wire \icmp_ln899_21_reg_5259[0]_i_9_n_1 ;
  wire \icmp_ln899_21_reg_5259_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_21_reg_5259_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_21_reg_5259_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_21_reg_5259_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_21_reg_5259_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_21_reg_5259_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_21_reg_5259_reg[0]_i_2_n_4 ;
  wire icmp_ln899_22_fu_3143_p2;
  wire icmp_ln899_22_reg_5264;
  wire \icmp_ln899_22_reg_5264[0]_i_10_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_11_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_12_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_13_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_14_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_15_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_16_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_17_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_18_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_3_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_4_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_5_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_6_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_7_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_8_n_1 ;
  wire \icmp_ln899_22_reg_5264[0]_i_9_n_1 ;
  wire \icmp_ln899_22_reg_5264_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_22_reg_5264_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_22_reg_5264_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_22_reg_5264_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_22_reg_5264_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_22_reg_5264_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_22_reg_5264_reg[0]_i_2_n_4 ;
  wire icmp_ln899_23_fu_3153_p2;
  wire icmp_ln899_23_reg_5269;
  wire \icmp_ln899_23_reg_5269[0]_i_10_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_11_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_12_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_13_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_14_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_15_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_16_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_17_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_18_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_3_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_4_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_5_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_6_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_7_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_8_n_1 ;
  wire \icmp_ln899_23_reg_5269[0]_i_9_n_1 ;
  wire \icmp_ln899_23_reg_5269_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_23_reg_5269_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_23_reg_5269_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_23_reg_5269_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_23_reg_5269_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_23_reg_5269_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_23_reg_5269_reg[0]_i_2_n_4 ;
  wire icmp_ln899_24_fu_3163_p2;
  wire icmp_ln899_24_reg_5274;
  wire \icmp_ln899_24_reg_5274[0]_i_10_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_11_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_12_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_13_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_14_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_15_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_16_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_17_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_18_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_3_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_4_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_5_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_6_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_7_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_8_n_1 ;
  wire \icmp_ln899_24_reg_5274[0]_i_9_n_1 ;
  wire \icmp_ln899_24_reg_5274_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_24_reg_5274_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_24_reg_5274_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_24_reg_5274_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_24_reg_5274_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_24_reg_5274_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_24_reg_5274_reg[0]_i_2_n_4 ;
  wire icmp_ln899_25_fu_3173_p2;
  wire icmp_ln899_25_reg_5279;
  wire \icmp_ln899_25_reg_5279[0]_i_10_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_11_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_12_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_13_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_14_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_15_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_16_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_17_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_18_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_3_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_4_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_5_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_6_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_7_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_8_n_1 ;
  wire \icmp_ln899_25_reg_5279[0]_i_9_n_1 ;
  wire \icmp_ln899_25_reg_5279_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_25_reg_5279_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_25_reg_5279_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_25_reg_5279_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_25_reg_5279_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_25_reg_5279_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_25_reg_5279_reg[0]_i_2_n_4 ;
  wire icmp_ln899_26_fu_3183_p2;
  wire icmp_ln899_26_reg_5284;
  wire \icmp_ln899_26_reg_5284[0]_i_10_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_11_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_12_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_13_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_14_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_15_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_16_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_17_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_18_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_3_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_4_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_5_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_6_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_7_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_8_n_1 ;
  wire \icmp_ln899_26_reg_5284[0]_i_9_n_1 ;
  wire \icmp_ln899_26_reg_5284_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_26_reg_5284_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_26_reg_5284_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_26_reg_5284_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_26_reg_5284_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_26_reg_5284_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_26_reg_5284_reg[0]_i_2_n_4 ;
  wire icmp_ln899_27_fu_3193_p2;
  wire icmp_ln899_27_reg_5289;
  wire \icmp_ln899_27_reg_5289[0]_i_10_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_11_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_12_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_13_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_14_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_15_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_16_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_17_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_18_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_3_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_4_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_5_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_6_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_7_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_8_n_1 ;
  wire \icmp_ln899_27_reg_5289[0]_i_9_n_1 ;
  wire \icmp_ln899_27_reg_5289_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_27_reg_5289_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_27_reg_5289_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_27_reg_5289_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_27_reg_5289_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_27_reg_5289_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_27_reg_5289_reg[0]_i_2_n_4 ;
  wire icmp_ln899_28_fu_3199_p2;
  wire icmp_ln899_28_reg_5294;
  wire \icmp_ln899_28_reg_5294[0]_i_10_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_11_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_12_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_13_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_14_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_15_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_16_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_17_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_18_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_3_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_4_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_5_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_6_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_7_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_8_n_1 ;
  wire \icmp_ln899_28_reg_5294[0]_i_9_n_1 ;
  wire icmp_ln899_28_reg_5294_pp0_iter3_reg;
  wire \icmp_ln899_28_reg_5294_pp0_iter3_reg_reg[0]_0 ;
  wire \icmp_ln899_28_reg_5294_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_28_reg_5294_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_28_reg_5294_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_28_reg_5294_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_28_reg_5294_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_28_reg_5294_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_28_reg_5294_reg[0]_i_2_n_4 ;
  wire icmp_ln899_29_fu_3205_p2;
  wire icmp_ln899_29_reg_5299;
  wire \icmp_ln899_29_reg_5299[0]_i_10_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_11_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_12_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_13_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_14_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_15_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_16_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_17_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_18_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_3_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_4_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_5_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_6_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_7_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_8_n_1 ;
  wire \icmp_ln899_29_reg_5299[0]_i_9_n_1 ;
  wire icmp_ln899_29_reg_5299_pp0_iter3_reg;
  wire \icmp_ln899_29_reg_5299_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_29_reg_5299_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_29_reg_5299_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_29_reg_5299_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_29_reg_5299_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_29_reg_5299_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_29_reg_5299_reg[0]_i_2_n_4 ;
  wire icmp_ln899_2_fu_3003_p2;
  wire icmp_ln899_2_reg_5164;
  wire \icmp_ln899_2_reg_5164[0]_i_10_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_11_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_12_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_13_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_14_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_15_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_16_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_17_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_18_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_19_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_4_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_5_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_6_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_7_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_8_n_1 ;
  wire \icmp_ln899_2_reg_5164[0]_i_9_n_1 ;
  wire icmp_ln899_2_reg_5164_pp0_iter3_reg;
  wire \icmp_ln899_2_reg_5164_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_2_reg_5164_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_2_reg_5164_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_2_reg_5164_reg[0]_i_3_n_1 ;
  wire \icmp_ln899_2_reg_5164_reg[0]_i_3_n_2 ;
  wire \icmp_ln899_2_reg_5164_reg[0]_i_3_n_3 ;
  wire \icmp_ln899_2_reg_5164_reg[0]_i_3_n_4 ;
  wire icmp_ln899_30_fu_3211_p2;
  wire icmp_ln899_30_reg_5304;
  wire \icmp_ln899_30_reg_5304[0]_i_10_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_11_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_12_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_13_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_14_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_15_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_16_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_17_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_18_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_3_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_4_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_5_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_6_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_7_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_8_n_1 ;
  wire \icmp_ln899_30_reg_5304[0]_i_9_n_1 ;
  wire icmp_ln899_30_reg_5304_pp0_iter3_reg;
  wire \icmp_ln899_30_reg_5304_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_30_reg_5304_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_30_reg_5304_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_30_reg_5304_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_30_reg_5304_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_30_reg_5304_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_30_reg_5304_reg[0]_i_2_n_4 ;
  wire icmp_ln899_31_fu_3217_p2;
  wire icmp_ln899_31_reg_5309;
  wire \icmp_ln899_31_reg_5309[0]_i_10_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_11_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_12_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_13_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_14_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_15_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_16_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_17_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_18_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_3_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_4_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_5_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_6_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_7_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_8_n_1 ;
  wire \icmp_ln899_31_reg_5309[0]_i_9_n_1 ;
  wire \icmp_ln899_31_reg_5309_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_31_reg_5309_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_31_reg_5309_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_31_reg_5309_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_31_reg_5309_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_31_reg_5309_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_31_reg_5309_reg[0]_i_2_n_4 ;
  wire icmp_ln899_32_fu_3223_p2;
  wire icmp_ln899_32_reg_5314;
  wire \icmp_ln899_32_reg_5314[0]_i_10_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_11_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_12_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_13_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_14_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_15_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_16_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_17_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_18_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_3_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_4_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_5_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_6_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_7_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_8_n_1 ;
  wire \icmp_ln899_32_reg_5314[0]_i_9_n_1 ;
  wire \icmp_ln899_32_reg_5314_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_32_reg_5314_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_32_reg_5314_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_32_reg_5314_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_32_reg_5314_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_32_reg_5314_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_32_reg_5314_reg[0]_i_2_n_4 ;
  wire icmp_ln899_33_fu_3229_p2;
  wire icmp_ln899_33_reg_5319;
  wire \icmp_ln899_33_reg_5319[0]_i_10_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_11_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_12_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_13_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_14_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_15_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_16_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_17_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_18_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_3_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_4_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_5_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_6_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_7_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_8_n_1 ;
  wire \icmp_ln899_33_reg_5319[0]_i_9_n_1 ;
  wire \icmp_ln899_33_reg_5319_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_33_reg_5319_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_33_reg_5319_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_33_reg_5319_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_33_reg_5319_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_33_reg_5319_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_33_reg_5319_reg[0]_i_2_n_4 ;
  wire icmp_ln899_34_fu_3235_p2;
  wire icmp_ln899_34_reg_5324;
  wire \icmp_ln899_34_reg_5324[0]_i_10_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_11_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_12_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_13_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_14_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_15_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_16_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_17_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_18_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_3_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_4_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_5_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_6_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_7_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_8_n_1 ;
  wire \icmp_ln899_34_reg_5324[0]_i_9_n_1 ;
  wire \icmp_ln899_34_reg_5324_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_34_reg_5324_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_34_reg_5324_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_34_reg_5324_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_34_reg_5324_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_34_reg_5324_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_34_reg_5324_reg[0]_i_2_n_4 ;
  wire icmp_ln899_35_fu_3241_p2;
  wire icmp_ln899_35_reg_5329;
  wire \icmp_ln899_35_reg_5329[0]_i_10_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_11_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_12_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_13_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_14_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_15_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_16_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_17_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_18_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_3_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_4_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_5_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_6_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_7_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_8_n_1 ;
  wire \icmp_ln899_35_reg_5329[0]_i_9_n_1 ;
  wire \icmp_ln899_35_reg_5329_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_35_reg_5329_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_35_reg_5329_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_35_reg_5329_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_35_reg_5329_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_35_reg_5329_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_35_reg_5329_reg[0]_i_2_n_4 ;
  wire icmp_ln899_36_fu_3247_p2;
  wire icmp_ln899_36_reg_5334;
  wire \icmp_ln899_36_reg_5334[0]_i_10_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_11_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_12_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_13_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_14_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_15_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_16_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_17_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_18_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_3_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_4_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_5_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_6_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_7_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_8_n_1 ;
  wire \icmp_ln899_36_reg_5334[0]_i_9_n_1 ;
  wire \icmp_ln899_36_reg_5334_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_36_reg_5334_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_36_reg_5334_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_36_reg_5334_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_36_reg_5334_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_36_reg_5334_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_36_reg_5334_reg[0]_i_2_n_4 ;
  wire icmp_ln899_37_fu_3253_p2;
  wire icmp_ln899_37_reg_5339;
  wire \icmp_ln899_37_reg_5339[0]_i_10_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_11_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_12_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_13_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_14_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_15_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_16_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_17_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_18_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_3_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_4_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_5_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_6_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_7_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_8_n_1 ;
  wire \icmp_ln899_37_reg_5339[0]_i_9_n_1 ;
  wire \icmp_ln899_37_reg_5339_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_37_reg_5339_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_37_reg_5339_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_37_reg_5339_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_37_reg_5339_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_37_reg_5339_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_37_reg_5339_reg[0]_i_2_n_4 ;
  wire icmp_ln899_38_fu_3259_p2;
  wire icmp_ln899_38_reg_5344;
  wire \icmp_ln899_38_reg_5344[0]_i_10_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_11_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_12_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_13_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_14_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_15_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_16_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_17_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_18_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_3_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_4_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_5_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_6_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_7_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_8_n_1 ;
  wire \icmp_ln899_38_reg_5344[0]_i_9_n_1 ;
  wire \icmp_ln899_38_reg_5344_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_38_reg_5344_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_38_reg_5344_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_38_reg_5344_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_38_reg_5344_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_38_reg_5344_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_38_reg_5344_reg[0]_i_2_n_4 ;
  wire icmp_ln899_39_fu_3265_p2;
  wire icmp_ln899_39_reg_5349;
  wire \icmp_ln899_39_reg_5349[0]_i_10_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_11_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_12_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_13_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_14_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_15_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_16_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_17_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_18_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_3_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_4_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_5_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_6_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_7_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_8_n_1 ;
  wire \icmp_ln899_39_reg_5349[0]_i_9_n_1 ;
  wire \icmp_ln899_39_reg_5349_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_39_reg_5349_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_39_reg_5349_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_39_reg_5349_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_39_reg_5349_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_39_reg_5349_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_39_reg_5349_reg[0]_i_2_n_4 ;
  wire icmp_ln899_3_fu_3009_p2;
  wire icmp_ln899_3_reg_5169;
  wire \icmp_ln899_3_reg_5169[0]_i_10_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_11_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_12_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_13_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_14_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_15_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_16_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_17_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_18_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_3_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_4_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_5_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_6_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_7_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_8_n_1 ;
  wire \icmp_ln899_3_reg_5169[0]_i_9_n_1 ;
  wire \icmp_ln899_3_reg_5169_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_3_reg_5169_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_3_reg_5169_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_3_reg_5169_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_3_reg_5169_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_3_reg_5169_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_3_reg_5169_reg[0]_i_2_n_4 ;
  wire icmp_ln899_40_fu_3271_p2;
  wire icmp_ln899_40_reg_5354;
  wire \icmp_ln899_40_reg_5354[0]_i_10_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_11_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_12_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_13_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_14_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_15_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_16_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_17_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_18_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_3_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_4_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_5_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_6_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_7_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_8_n_1 ;
  wire \icmp_ln899_40_reg_5354[0]_i_9_n_1 ;
  wire \icmp_ln899_40_reg_5354_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_40_reg_5354_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_40_reg_5354_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_40_reg_5354_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_40_reg_5354_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_40_reg_5354_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_40_reg_5354_reg[0]_i_2_n_4 ;
  wire icmp_ln899_41_fu_3277_p2;
  wire icmp_ln899_41_reg_5359;
  wire \icmp_ln899_41_reg_5359[0]_i_10_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_11_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_12_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_13_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_14_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_15_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_16_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_17_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_18_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_3_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_4_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_5_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_6_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_7_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_8_n_1 ;
  wire \icmp_ln899_41_reg_5359[0]_i_9_n_1 ;
  wire \icmp_ln899_41_reg_5359_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_41_reg_5359_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_41_reg_5359_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_41_reg_5359_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_41_reg_5359_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_41_reg_5359_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_41_reg_5359_reg[0]_i_2_n_4 ;
  wire icmp_ln899_42_fu_3283_p2;
  wire icmp_ln899_42_reg_5364;
  wire \icmp_ln899_42_reg_5364[0]_i_10_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_11_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_12_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_13_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_14_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_15_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_16_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_17_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_18_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_3_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_4_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_5_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_6_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_7_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_8_n_1 ;
  wire \icmp_ln899_42_reg_5364[0]_i_9_n_1 ;
  wire icmp_ln899_42_reg_5364_pp0_iter3_reg;
  wire \icmp_ln899_42_reg_5364_pp0_iter3_reg_reg[0]_0 ;
  wire \icmp_ln899_42_reg_5364_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_42_reg_5364_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_42_reg_5364_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_42_reg_5364_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_42_reg_5364_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_42_reg_5364_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_42_reg_5364_reg[0]_i_2_n_4 ;
  wire icmp_ln899_43_fu_3289_p2;
  wire icmp_ln899_43_reg_5369;
  wire \icmp_ln899_43_reg_5369[0]_i_10_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_11_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_12_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_13_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_14_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_15_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_16_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_17_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_18_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_3_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_4_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_5_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_6_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_7_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_8_n_1 ;
  wire \icmp_ln899_43_reg_5369[0]_i_9_n_1 ;
  wire icmp_ln899_43_reg_5369_pp0_iter3_reg;
  wire \icmp_ln899_43_reg_5369_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_43_reg_5369_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_43_reg_5369_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_43_reg_5369_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_43_reg_5369_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_43_reg_5369_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_43_reg_5369_reg[0]_i_2_n_4 ;
  wire icmp_ln899_44_fu_3295_p2;
  wire icmp_ln899_44_reg_5374;
  wire \icmp_ln899_44_reg_5374[0]_i_10_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_11_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_12_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_13_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_14_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_15_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_16_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_17_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_18_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_3_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_4_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_5_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_6_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_7_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_8_n_1 ;
  wire \icmp_ln899_44_reg_5374[0]_i_9_n_1 ;
  wire icmp_ln899_44_reg_5374_pp0_iter3_reg;
  wire \icmp_ln899_44_reg_5374_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_44_reg_5374_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_44_reg_5374_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_44_reg_5374_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_44_reg_5374_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_44_reg_5374_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_44_reg_5374_reg[0]_i_2_n_4 ;
  wire icmp_ln899_45_fu_3301_p2;
  wire icmp_ln899_45_reg_5379;
  wire \icmp_ln899_45_reg_5379[0]_i_10_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_11_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_12_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_13_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_14_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_15_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_16_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_17_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_18_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_3_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_4_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_5_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_6_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_7_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_8_n_1 ;
  wire \icmp_ln899_45_reg_5379[0]_i_9_n_1 ;
  wire \icmp_ln899_45_reg_5379_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_45_reg_5379_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_45_reg_5379_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_45_reg_5379_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_45_reg_5379_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_45_reg_5379_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_45_reg_5379_reg[0]_i_2_n_4 ;
  wire icmp_ln899_46_fu_3307_p2;
  wire icmp_ln899_46_reg_5384;
  wire \icmp_ln899_46_reg_5384[0]_i_10_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_11_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_12_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_13_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_14_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_15_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_16_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_17_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_18_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_3_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_4_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_5_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_6_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_7_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_8_n_1 ;
  wire \icmp_ln899_46_reg_5384[0]_i_9_n_1 ;
  wire \icmp_ln899_46_reg_5384_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_46_reg_5384_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_46_reg_5384_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_46_reg_5384_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_46_reg_5384_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_46_reg_5384_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_46_reg_5384_reg[0]_i_2_n_4 ;
  wire icmp_ln899_47_fu_3313_p2;
  wire icmp_ln899_47_reg_5389;
  wire \icmp_ln899_47_reg_5389[0]_i_10_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_11_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_12_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_13_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_14_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_15_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_16_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_17_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_18_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_3_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_4_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_5_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_6_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_7_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_8_n_1 ;
  wire \icmp_ln899_47_reg_5389[0]_i_9_n_1 ;
  wire \icmp_ln899_47_reg_5389_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_47_reg_5389_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_47_reg_5389_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_47_reg_5389_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_47_reg_5389_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_47_reg_5389_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_47_reg_5389_reg[0]_i_2_n_4 ;
  wire icmp_ln899_48_fu_3319_p2;
  wire icmp_ln899_48_reg_5394;
  wire \icmp_ln899_48_reg_5394[0]_i_10_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_11_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_12_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_13_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_14_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_15_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_16_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_17_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_18_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_3_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_4_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_5_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_6_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_7_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_8_n_1 ;
  wire \icmp_ln899_48_reg_5394[0]_i_9_n_1 ;
  wire \icmp_ln899_48_reg_5394_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_48_reg_5394_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_48_reg_5394_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_48_reg_5394_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_48_reg_5394_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_48_reg_5394_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_48_reg_5394_reg[0]_i_2_n_4 ;
  wire icmp_ln899_49_fu_3325_p2;
  wire icmp_ln899_49_reg_5399;
  wire \icmp_ln899_49_reg_5399[0]_i_10_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_11_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_12_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_13_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_14_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_15_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_16_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_17_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_18_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_3_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_4_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_5_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_6_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_7_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_8_n_1 ;
  wire \icmp_ln899_49_reg_5399[0]_i_9_n_1 ;
  wire \icmp_ln899_49_reg_5399_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_49_reg_5399_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_49_reg_5399_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_49_reg_5399_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_49_reg_5399_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_49_reg_5399_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_49_reg_5399_reg[0]_i_2_n_4 ;
  wire icmp_ln899_4_fu_3015_p2;
  wire icmp_ln899_4_reg_5174;
  wire \icmp_ln899_4_reg_5174[0]_i_10_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_11_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_12_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_13_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_14_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_15_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_16_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_17_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_18_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_3_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_4_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_5_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_6_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_7_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_8_n_1 ;
  wire \icmp_ln899_4_reg_5174[0]_i_9_n_1 ;
  wire \icmp_ln899_4_reg_5174_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_4_reg_5174_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_4_reg_5174_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_4_reg_5174_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_4_reg_5174_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_4_reg_5174_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_4_reg_5174_reg[0]_i_2_n_4 ;
  wire icmp_ln899_50_fu_3331_p2;
  wire icmp_ln899_50_reg_5404;
  wire \icmp_ln899_50_reg_5404[0]_i_10_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_11_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_12_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_13_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_14_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_15_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_16_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_17_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_18_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_3_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_4_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_5_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_6_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_7_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_8_n_1 ;
  wire \icmp_ln899_50_reg_5404[0]_i_9_n_1 ;
  wire \icmp_ln899_50_reg_5404_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_50_reg_5404_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_50_reg_5404_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_50_reg_5404_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_50_reg_5404_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_50_reg_5404_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_50_reg_5404_reg[0]_i_2_n_4 ;
  wire icmp_ln899_51_fu_3337_p2;
  wire icmp_ln899_51_reg_5409;
  wire \icmp_ln899_51_reg_5409[0]_i_10_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_11_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_12_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_13_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_14_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_15_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_16_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_17_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_18_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_3_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_4_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_5_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_6_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_7_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_8_n_1 ;
  wire \icmp_ln899_51_reg_5409[0]_i_9_n_1 ;
  wire \icmp_ln899_51_reg_5409_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_51_reg_5409_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_51_reg_5409_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_51_reg_5409_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_51_reg_5409_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_51_reg_5409_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_51_reg_5409_reg[0]_i_2_n_4 ;
  wire icmp_ln899_52_fu_3343_p2;
  wire icmp_ln899_52_reg_5414;
  wire \icmp_ln899_52_reg_5414[0]_i_10_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_11_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_12_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_13_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_14_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_15_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_16_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_17_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_18_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_3_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_4_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_5_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_6_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_7_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_8_n_1 ;
  wire \icmp_ln899_52_reg_5414[0]_i_9_n_1 ;
  wire \icmp_ln899_52_reg_5414_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_52_reg_5414_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_52_reg_5414_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_52_reg_5414_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_52_reg_5414_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_52_reg_5414_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_52_reg_5414_reg[0]_i_2_n_4 ;
  wire icmp_ln899_53_fu_3349_p2;
  wire icmp_ln899_53_reg_5419;
  wire \icmp_ln899_53_reg_5419[0]_i_10_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_11_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_12_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_13_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_14_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_15_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_16_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_17_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_18_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_3_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_4_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_5_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_6_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_7_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_8_n_1 ;
  wire \icmp_ln899_53_reg_5419[0]_i_9_n_1 ;
  wire \icmp_ln899_53_reg_5419_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_53_reg_5419_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_53_reg_5419_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_53_reg_5419_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_53_reg_5419_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_53_reg_5419_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_53_reg_5419_reg[0]_i_2_n_4 ;
  wire icmp_ln899_54_fu_3355_p2;
  wire icmp_ln899_54_reg_5424;
  wire \icmp_ln899_54_reg_5424[0]_i_10_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_11_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_12_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_13_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_14_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_15_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_16_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_17_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_18_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_3_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_4_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_5_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_6_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_7_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_8_n_1 ;
  wire \icmp_ln899_54_reg_5424[0]_i_9_n_1 ;
  wire \icmp_ln899_54_reg_5424_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_54_reg_5424_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_54_reg_5424_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_54_reg_5424_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_54_reg_5424_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_54_reg_5424_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_54_reg_5424_reg[0]_i_2_n_4 ;
  wire icmp_ln899_55_fu_3361_p2;
  wire icmp_ln899_55_reg_5429;
  wire \icmp_ln899_55_reg_5429[0]_i_10_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_11_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_12_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_13_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_14_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_15_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_16_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_17_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_18_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_3_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_4_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_5_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_6_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_7_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_8_n_1 ;
  wire \icmp_ln899_55_reg_5429[0]_i_9_n_1 ;
  wire \icmp_ln899_55_reg_5429_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_55_reg_5429_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_55_reg_5429_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_55_reg_5429_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_55_reg_5429_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_55_reg_5429_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_55_reg_5429_reg[0]_i_2_n_4 ;
  wire icmp_ln899_5_fu_3021_p2;
  wire icmp_ln899_5_reg_5179;
  wire \icmp_ln899_5_reg_5179[0]_i_10_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_11_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_12_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_13_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_14_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_15_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_16_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_17_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_18_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_3_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_4_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_5_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_6_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_7_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_8_n_1 ;
  wire \icmp_ln899_5_reg_5179[0]_i_9_n_1 ;
  wire \icmp_ln899_5_reg_5179_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_5_reg_5179_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_5_reg_5179_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_5_reg_5179_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_5_reg_5179_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_5_reg_5179_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_5_reg_5179_reg[0]_i_2_n_4 ;
  wire icmp_ln899_6_fu_3027_p2;
  wire icmp_ln899_6_reg_5184;
  wire \icmp_ln899_6_reg_5184[0]_i_10_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_11_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_12_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_13_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_14_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_15_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_16_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_17_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_18_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_3_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_4_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_5_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_6_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_7_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_8_n_1 ;
  wire \icmp_ln899_6_reg_5184[0]_i_9_n_1 ;
  wire \icmp_ln899_6_reg_5184_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_6_reg_5184_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_6_reg_5184_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_6_reg_5184_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_6_reg_5184_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_6_reg_5184_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_6_reg_5184_reg[0]_i_2_n_4 ;
  wire icmp_ln899_7_fu_3033_p2;
  wire icmp_ln899_7_reg_5189;
  wire \icmp_ln899_7_reg_5189[0]_i_10_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_11_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_12_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_13_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_14_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_15_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_16_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_17_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_18_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_3_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_4_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_5_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_6_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_7_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_8_n_1 ;
  wire \icmp_ln899_7_reg_5189[0]_i_9_n_1 ;
  wire \icmp_ln899_7_reg_5189_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_7_reg_5189_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_7_reg_5189_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_7_reg_5189_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_7_reg_5189_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_7_reg_5189_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_7_reg_5189_reg[0]_i_2_n_4 ;
  wire icmp_ln899_8_fu_3039_p2;
  wire icmp_ln899_8_reg_5194;
  wire \icmp_ln899_8_reg_5194[0]_i_10_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_11_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_12_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_13_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_14_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_15_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_16_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_17_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_18_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_3_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_4_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_5_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_6_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_7_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_8_n_1 ;
  wire \icmp_ln899_8_reg_5194[0]_i_9_n_1 ;
  wire \icmp_ln899_8_reg_5194_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_8_reg_5194_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_8_reg_5194_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_8_reg_5194_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_8_reg_5194_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_8_reg_5194_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_8_reg_5194_reg[0]_i_2_n_4 ;
  wire icmp_ln899_9_fu_3045_p2;
  wire icmp_ln899_9_reg_5199;
  wire \icmp_ln899_9_reg_5199[0]_i_10_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_11_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_12_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_13_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_14_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_15_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_16_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_17_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_18_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_3_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_4_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_5_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_6_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_7_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_8_n_1 ;
  wire \icmp_ln899_9_reg_5199[0]_i_9_n_1 ;
  wire \icmp_ln899_9_reg_5199_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_9_reg_5199_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_9_reg_5199_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_9_reg_5199_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_9_reg_5199_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_9_reg_5199_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_9_reg_5199_reg[0]_i_2_n_4 ;
  wire icmp_ln899_fu_2987_p2;
  wire icmp_ln899_reg_5154;
  wire \icmp_ln899_reg_5154[0]_i_10_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_11_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_12_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_13_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_14_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_15_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_16_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_17_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_18_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_3_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_4_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_5_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_6_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_7_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_8_n_1 ;
  wire \icmp_ln899_reg_5154[0]_i_9_n_1 ;
  wire icmp_ln899_reg_5154_pp0_iter3_reg;
  wire \icmp_ln899_reg_5154_pp0_iter3_reg_reg[0]_0 ;
  wire \icmp_ln899_reg_5154_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_reg_5154_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_reg_5154_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_reg_5154_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_reg_5154_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_reg_5154_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_reg_5154_reg[0]_i_2_n_4 ;
  wire \ireg[11]_i_2_n_1 ;
  wire \ireg[15]_i_2_n_1 ;
  wire \ireg[32]_i_3_n_1 ;
  wire \ireg[32]_i_4_n_1 ;
  wire \ireg[32]_i_5_n_1 ;
  wire \ireg[32]_i_6_n_1 ;
  wire \ireg[3]_i_2_n_1 ;
  wire \ireg[7]_i_2_n_1 ;
  wire [8:0]\ireg_reg[16] ;
  wire [3:0]mul_ln1352_10_fu_2320_p0;
  wire [6:0]mul_ln1352_10_fu_2320_p2;
  wire [3:0]mul_ln1352_11_fu_2333_p0;
  wire [7:0]mul_ln1352_11_fu_2333_p2;
  wire [3:0]mul_ln1352_12_fu_2346_p0;
  wire [7:0]mul_ln1352_12_fu_2346_p2;
  wire [3:0]mul_ln1352_13_fu_2359_p0;
  wire [7:0]mul_ln1352_13_fu_2359_p2;
  wire [7:0]mul_ln1352_13_reg_4814;
  wire [3:0]mul_ln1352_14_fu_2368_p0;
  wire [7:0]mul_ln1352_14_fu_2368_p2;
  wire [3:0]mul_ln1352_15_fu_2381_p0;
  wire [7:0]mul_ln1352_15_fu_2381_p2;
  wire [7:0]mul_ln1352_16_fu_2422_p2;
  wire [3:0]mul_ln1352_17_fu_2435_p0;
  wire [7:0]mul_ln1352_17_fu_2435_p2;
  wire [6:0]mul_ln1352_18_fu_2448_p2;
  wire [7:0]mul_ln1352_19_fu_2461_p2;
  wire [7:0]mul_ln1352_1_fu_2095_p2;
  wire [7:0]mul_ln1352_20_fu_2474_p2;
  wire [7:0]mul_ln1352_21_fu_2487_p2;
  wire [7:0]mul_ln1352_21_reg_4834;
  wire [7:0]mul_ln1352_22_fu_2496_p2;
  wire [7:0]mul_ln1352_23_fu_2509_p2;
  wire [7:0]mul_ln1352_24_fu_2550_p2;
  wire [7:0]mul_ln1352_25_fu_2563_p2;
  wire [6:0]mul_ln1352_26_fu_2576_p2;
  wire [7:0]mul_ln1352_27_fu_2589_p2;
  wire [7:0]mul_ln1352_28_fu_2602_p2;
  wire [7:0]mul_ln1352_29_fu_2615_p2;
  wire [7:0]mul_ln1352_29_reg_4854;
  wire [6:0]mul_ln1352_2_fu_2122_p2;
  wire [7:0]mul_ln1352_30_fu_2624_p2;
  wire [7:0]mul_ln1352_31_fu_2637_p2;
  wire [7:0]mul_ln1352_3_fu_2149_p2;
  wire [7:0]mul_ln1352_4_fu_2176_p2;
  wire [7:0]mul_ln1352_5_fu_2203_p2;
  wire [7:0]mul_ln1352_5_reg_4794;
  wire [7:0]mul_ln1352_6_fu_2226_p2;
  wire [7:0]mul_ln1352_7_fu_2253_p2;
  wire [7:0]mul_ln1352_8_fu_2294_p2;
  wire [7:0]mul_ln1352_9_fu_2307_p2;
  wire [7:0]mul_ln1352_fu_2068_p2;
  wire [31:0]mux_4_0;
  wire [31:0]mux_4_1;
  wire [31:0]nf_assign_fu_516;
  wire \nf_assign_fu_516[0]_i_1_n_1 ;
  wire \nf_assign_fu_516[31]_i_1_n_1 ;
  wire \nf_assign_fu_516[31]_i_2_n_1 ;
  wire \nf_assign_fu_516[7]_i_1_n_1 ;
  wire \nf_assign_fu_516[7]_i_2_n_1 ;
  wire \nf_assign_fu_516[7]_i_3_n_1 ;
  wire \nf_assign_fu_516[7]_i_4_n_1 ;
  wire \nf_assign_fu_516[7]_i_5_n_1 ;
  wire \nf_assign_fu_516[7]_i_6_n_1 ;
  wire \nf_assign_fu_516[7]_i_7_n_1 ;
  wire \nf_assign_fu_516[7]_i_8_n_1 ;
  wire \nf_assign_fu_516[7]_i_9_n_1 ;
  wire [128:0]\nf_assign_fu_516_reg[0]_0 ;
  wire \nf_assign_fu_516_reg[12]_i_1_n_1 ;
  wire \nf_assign_fu_516_reg[12]_i_1_n_2 ;
  wire \nf_assign_fu_516_reg[12]_i_1_n_3 ;
  wire \nf_assign_fu_516_reg[12]_i_1_n_4 ;
  wire \nf_assign_fu_516_reg[16]_i_1_n_1 ;
  wire \nf_assign_fu_516_reg[16]_i_1_n_2 ;
  wire \nf_assign_fu_516_reg[16]_i_1_n_3 ;
  wire \nf_assign_fu_516_reg[16]_i_1_n_4 ;
  wire \nf_assign_fu_516_reg[20]_i_1_n_1 ;
  wire \nf_assign_fu_516_reg[20]_i_1_n_2 ;
  wire \nf_assign_fu_516_reg[20]_i_1_n_3 ;
  wire \nf_assign_fu_516_reg[20]_i_1_n_4 ;
  wire \nf_assign_fu_516_reg[24]_i_1_n_1 ;
  wire \nf_assign_fu_516_reg[24]_i_1_n_2 ;
  wire \nf_assign_fu_516_reg[24]_i_1_n_3 ;
  wire \nf_assign_fu_516_reg[24]_i_1_n_4 ;
  wire \nf_assign_fu_516_reg[28]_i_1_n_1 ;
  wire \nf_assign_fu_516_reg[28]_i_1_n_2 ;
  wire \nf_assign_fu_516_reg[28]_i_1_n_3 ;
  wire \nf_assign_fu_516_reg[28]_i_1_n_4 ;
  wire \nf_assign_fu_516_reg[31]_i_3_n_3 ;
  wire \nf_assign_fu_516_reg[31]_i_3_n_4 ;
  wire \nf_assign_fu_516_reg[4]_i_1_n_1 ;
  wire \nf_assign_fu_516_reg[4]_i_1_n_2 ;
  wire \nf_assign_fu_516_reg[4]_i_1_n_3 ;
  wire \nf_assign_fu_516_reg[4]_i_1_n_4 ;
  wire \nf_assign_fu_516_reg[8]_i_1_n_1 ;
  wire \nf_assign_fu_516_reg[8]_i_1_n_2 ;
  wire \nf_assign_fu_516_reg[8]_i_1_n_3 ;
  wire \nf_assign_fu_516_reg[8]_i_1_n_4 ;
  wire nf_assign_fu_516_reg_rep__10_n_10;
  wire nf_assign_fu_516_reg_rep__10_n_11;
  wire nf_assign_fu_516_reg_rep__10_n_12;
  wire nf_assign_fu_516_reg_rep__10_n_13;
  wire nf_assign_fu_516_reg_rep__10_n_14;
  wire nf_assign_fu_516_reg_rep__10_n_15;
  wire nf_assign_fu_516_reg_rep__10_n_16;
  wire nf_assign_fu_516_reg_rep__10_n_2;
  wire nf_assign_fu_516_reg_rep__10_n_3;
  wire nf_assign_fu_516_reg_rep__10_n_4;
  wire nf_assign_fu_516_reg_rep__10_n_5;
  wire nf_assign_fu_516_reg_rep__10_n_6;
  wire nf_assign_fu_516_reg_rep__10_n_7;
  wire nf_assign_fu_516_reg_rep__10_n_8;
  wire nf_assign_fu_516_reg_rep__10_n_9;
  wire nf_assign_fu_516_reg_rep__11_n_10;
  wire nf_assign_fu_516_reg_rep__11_n_11;
  wire nf_assign_fu_516_reg_rep__11_n_12;
  wire nf_assign_fu_516_reg_rep__11_n_13;
  wire nf_assign_fu_516_reg_rep__11_n_14;
  wire nf_assign_fu_516_reg_rep__11_n_15;
  wire nf_assign_fu_516_reg_rep__11_n_16;
  wire nf_assign_fu_516_reg_rep__11_n_2;
  wire nf_assign_fu_516_reg_rep__11_n_3;
  wire nf_assign_fu_516_reg_rep__11_n_4;
  wire nf_assign_fu_516_reg_rep__11_n_5;
  wire nf_assign_fu_516_reg_rep__11_n_6;
  wire nf_assign_fu_516_reg_rep__11_n_7;
  wire nf_assign_fu_516_reg_rep__11_n_8;
  wire nf_assign_fu_516_reg_rep__11_n_9;
  wire nf_assign_fu_516_reg_rep__12_n_10;
  wire nf_assign_fu_516_reg_rep__12_n_11;
  wire nf_assign_fu_516_reg_rep__12_n_12;
  wire nf_assign_fu_516_reg_rep__12_n_13;
  wire nf_assign_fu_516_reg_rep__12_n_14;
  wire nf_assign_fu_516_reg_rep__12_n_15;
  wire nf_assign_fu_516_reg_rep__12_n_16;
  wire nf_assign_fu_516_reg_rep__12_n_2;
  wire nf_assign_fu_516_reg_rep__12_n_3;
  wire nf_assign_fu_516_reg_rep__12_n_4;
  wire nf_assign_fu_516_reg_rep__12_n_5;
  wire nf_assign_fu_516_reg_rep__12_n_6;
  wire nf_assign_fu_516_reg_rep__12_n_7;
  wire nf_assign_fu_516_reg_rep__12_n_8;
  wire nf_assign_fu_516_reg_rep__12_n_9;
  wire nf_assign_fu_516_reg_rep__13_n_1;
  wire nf_assign_fu_516_reg_rep__13_n_10;
  wire nf_assign_fu_516_reg_rep__13_n_11;
  wire nf_assign_fu_516_reg_rep__13_n_12;
  wire nf_assign_fu_516_reg_rep__13_n_13;
  wire nf_assign_fu_516_reg_rep__13_n_14;
  wire nf_assign_fu_516_reg_rep__13_n_15;
  wire nf_assign_fu_516_reg_rep__13_n_16;
  wire nf_assign_fu_516_reg_rep__13_n_2;
  wire nf_assign_fu_516_reg_rep__13_n_3;
  wire nf_assign_fu_516_reg_rep__13_n_4;
  wire nf_assign_fu_516_reg_rep__13_n_5;
  wire nf_assign_fu_516_reg_rep__13_n_6;
  wire nf_assign_fu_516_reg_rep__13_n_7;
  wire nf_assign_fu_516_reg_rep__13_n_8;
  wire nf_assign_fu_516_reg_rep__13_n_9;
  wire nf_assign_fu_516_reg_rep__14_n_1;
  wire nf_assign_fu_516_reg_rep__14_n_10;
  wire nf_assign_fu_516_reg_rep__14_n_11;
  wire nf_assign_fu_516_reg_rep__14_n_12;
  wire nf_assign_fu_516_reg_rep__14_n_13;
  wire nf_assign_fu_516_reg_rep__14_n_14;
  wire nf_assign_fu_516_reg_rep__14_n_15;
  wire nf_assign_fu_516_reg_rep__14_n_16;
  wire nf_assign_fu_516_reg_rep__14_n_2;
  wire nf_assign_fu_516_reg_rep__14_n_3;
  wire nf_assign_fu_516_reg_rep__14_n_4;
  wire nf_assign_fu_516_reg_rep__14_n_5;
  wire nf_assign_fu_516_reg_rep__14_n_6;
  wire nf_assign_fu_516_reg_rep__14_n_7;
  wire nf_assign_fu_516_reg_rep__14_n_8;
  wire nf_assign_fu_516_reg_rep__14_n_9;
  wire nf_assign_fu_516_reg_rep__15_n_1;
  wire nf_assign_fu_516_reg_rep__15_n_10;
  wire nf_assign_fu_516_reg_rep__15_n_11;
  wire nf_assign_fu_516_reg_rep__15_n_12;
  wire nf_assign_fu_516_reg_rep__15_n_13;
  wire nf_assign_fu_516_reg_rep__15_n_14;
  wire nf_assign_fu_516_reg_rep__15_n_15;
  wire nf_assign_fu_516_reg_rep__15_n_16;
  wire nf_assign_fu_516_reg_rep__15_n_2;
  wire nf_assign_fu_516_reg_rep__15_n_3;
  wire nf_assign_fu_516_reg_rep__15_n_4;
  wire nf_assign_fu_516_reg_rep__15_n_5;
  wire nf_assign_fu_516_reg_rep__15_n_6;
  wire nf_assign_fu_516_reg_rep__15_n_7;
  wire nf_assign_fu_516_reg_rep__15_n_8;
  wire nf_assign_fu_516_reg_rep__15_n_9;
  wire nf_assign_fu_516_reg_rep__16_n_10;
  wire nf_assign_fu_516_reg_rep__16_n_11;
  wire nf_assign_fu_516_reg_rep__16_n_12;
  wire nf_assign_fu_516_reg_rep__16_n_13;
  wire nf_assign_fu_516_reg_rep__16_n_14;
  wire nf_assign_fu_516_reg_rep__16_n_15;
  wire nf_assign_fu_516_reg_rep__16_n_16;
  wire nf_assign_fu_516_reg_rep__16_n_2;
  wire nf_assign_fu_516_reg_rep__16_n_3;
  wire nf_assign_fu_516_reg_rep__16_n_4;
  wire nf_assign_fu_516_reg_rep__16_n_5;
  wire nf_assign_fu_516_reg_rep__16_n_6;
  wire nf_assign_fu_516_reg_rep__16_n_7;
  wire nf_assign_fu_516_reg_rep__16_n_8;
  wire nf_assign_fu_516_reg_rep__16_n_9;
  wire nf_assign_fu_516_reg_rep__17_n_10;
  wire nf_assign_fu_516_reg_rep__17_n_11;
  wire nf_assign_fu_516_reg_rep__17_n_12;
  wire nf_assign_fu_516_reg_rep__17_n_13;
  wire nf_assign_fu_516_reg_rep__17_n_14;
  wire nf_assign_fu_516_reg_rep__17_n_15;
  wire nf_assign_fu_516_reg_rep__17_n_16;
  wire nf_assign_fu_516_reg_rep__17_n_2;
  wire nf_assign_fu_516_reg_rep__17_n_3;
  wire nf_assign_fu_516_reg_rep__17_n_4;
  wire nf_assign_fu_516_reg_rep__17_n_5;
  wire nf_assign_fu_516_reg_rep__17_n_6;
  wire nf_assign_fu_516_reg_rep__17_n_7;
  wire nf_assign_fu_516_reg_rep__17_n_8;
  wire nf_assign_fu_516_reg_rep__17_n_9;
  wire nf_assign_fu_516_reg_rep__18_n_1;
  wire nf_assign_fu_516_reg_rep__18_n_10;
  wire nf_assign_fu_516_reg_rep__18_n_11;
  wire nf_assign_fu_516_reg_rep__18_n_12;
  wire nf_assign_fu_516_reg_rep__18_n_13;
  wire nf_assign_fu_516_reg_rep__18_n_14;
  wire nf_assign_fu_516_reg_rep__18_n_15;
  wire nf_assign_fu_516_reg_rep__18_n_16;
  wire nf_assign_fu_516_reg_rep__18_n_2;
  wire nf_assign_fu_516_reg_rep__18_n_3;
  wire nf_assign_fu_516_reg_rep__18_n_4;
  wire nf_assign_fu_516_reg_rep__18_n_5;
  wire nf_assign_fu_516_reg_rep__18_n_6;
  wire nf_assign_fu_516_reg_rep__18_n_7;
  wire nf_assign_fu_516_reg_rep__18_n_8;
  wire nf_assign_fu_516_reg_rep__18_n_9;
  wire nf_assign_fu_516_reg_rep__19_n_10;
  wire nf_assign_fu_516_reg_rep__19_n_11;
  wire nf_assign_fu_516_reg_rep__19_n_12;
  wire nf_assign_fu_516_reg_rep__19_n_13;
  wire nf_assign_fu_516_reg_rep__19_n_14;
  wire nf_assign_fu_516_reg_rep__19_n_15;
  wire nf_assign_fu_516_reg_rep__19_n_16;
  wire nf_assign_fu_516_reg_rep__19_n_2;
  wire nf_assign_fu_516_reg_rep__19_n_3;
  wire nf_assign_fu_516_reg_rep__19_n_4;
  wire nf_assign_fu_516_reg_rep__19_n_5;
  wire nf_assign_fu_516_reg_rep__19_n_6;
  wire nf_assign_fu_516_reg_rep__19_n_7;
  wire nf_assign_fu_516_reg_rep__19_n_8;
  wire nf_assign_fu_516_reg_rep__19_n_9;
  wire nf_assign_fu_516_reg_rep__1_n_10;
  wire nf_assign_fu_516_reg_rep__1_n_11;
  wire nf_assign_fu_516_reg_rep__1_n_12;
  wire nf_assign_fu_516_reg_rep__1_n_13;
  wire nf_assign_fu_516_reg_rep__1_n_14;
  wire nf_assign_fu_516_reg_rep__1_n_15;
  wire nf_assign_fu_516_reg_rep__1_n_16;
  wire nf_assign_fu_516_reg_rep__1_n_2;
  wire nf_assign_fu_516_reg_rep__1_n_3;
  wire nf_assign_fu_516_reg_rep__1_n_4;
  wire nf_assign_fu_516_reg_rep__1_n_5;
  wire nf_assign_fu_516_reg_rep__1_n_6;
  wire nf_assign_fu_516_reg_rep__1_n_7;
  wire nf_assign_fu_516_reg_rep__1_n_8;
  wire nf_assign_fu_516_reg_rep__1_n_9;
  wire nf_assign_fu_516_reg_rep__20_n_10;
  wire nf_assign_fu_516_reg_rep__20_n_11;
  wire nf_assign_fu_516_reg_rep__20_n_12;
  wire nf_assign_fu_516_reg_rep__20_n_13;
  wire nf_assign_fu_516_reg_rep__20_n_14;
  wire nf_assign_fu_516_reg_rep__20_n_15;
  wire nf_assign_fu_516_reg_rep__20_n_16;
  wire nf_assign_fu_516_reg_rep__20_n_2;
  wire nf_assign_fu_516_reg_rep__20_n_3;
  wire nf_assign_fu_516_reg_rep__20_n_4;
  wire nf_assign_fu_516_reg_rep__20_n_5;
  wire nf_assign_fu_516_reg_rep__20_n_6;
  wire nf_assign_fu_516_reg_rep__20_n_7;
  wire nf_assign_fu_516_reg_rep__20_n_8;
  wire nf_assign_fu_516_reg_rep__20_n_9;
  wire nf_assign_fu_516_reg_rep__21_n_10;
  wire nf_assign_fu_516_reg_rep__21_n_11;
  wire nf_assign_fu_516_reg_rep__21_n_12;
  wire nf_assign_fu_516_reg_rep__21_n_13;
  wire nf_assign_fu_516_reg_rep__21_n_14;
  wire nf_assign_fu_516_reg_rep__21_n_15;
  wire nf_assign_fu_516_reg_rep__21_n_16;
  wire nf_assign_fu_516_reg_rep__21_n_2;
  wire nf_assign_fu_516_reg_rep__21_n_3;
  wire nf_assign_fu_516_reg_rep__21_n_4;
  wire nf_assign_fu_516_reg_rep__21_n_5;
  wire nf_assign_fu_516_reg_rep__21_n_6;
  wire nf_assign_fu_516_reg_rep__21_n_7;
  wire nf_assign_fu_516_reg_rep__21_n_8;
  wire nf_assign_fu_516_reg_rep__21_n_9;
  wire nf_assign_fu_516_reg_rep__22_n_10;
  wire nf_assign_fu_516_reg_rep__22_n_11;
  wire nf_assign_fu_516_reg_rep__22_n_12;
  wire nf_assign_fu_516_reg_rep__22_n_13;
  wire nf_assign_fu_516_reg_rep__22_n_14;
  wire nf_assign_fu_516_reg_rep__22_n_15;
  wire nf_assign_fu_516_reg_rep__22_n_16;
  wire nf_assign_fu_516_reg_rep__22_n_2;
  wire nf_assign_fu_516_reg_rep__22_n_3;
  wire nf_assign_fu_516_reg_rep__22_n_4;
  wire nf_assign_fu_516_reg_rep__22_n_5;
  wire nf_assign_fu_516_reg_rep__22_n_6;
  wire nf_assign_fu_516_reg_rep__22_n_7;
  wire nf_assign_fu_516_reg_rep__22_n_8;
  wire nf_assign_fu_516_reg_rep__22_n_9;
  wire nf_assign_fu_516_reg_rep__23_n_10;
  wire nf_assign_fu_516_reg_rep__23_n_11;
  wire nf_assign_fu_516_reg_rep__23_n_12;
  wire nf_assign_fu_516_reg_rep__23_n_13;
  wire nf_assign_fu_516_reg_rep__23_n_14;
  wire nf_assign_fu_516_reg_rep__23_n_15;
  wire nf_assign_fu_516_reg_rep__23_n_16;
  wire nf_assign_fu_516_reg_rep__23_n_2;
  wire nf_assign_fu_516_reg_rep__23_n_3;
  wire nf_assign_fu_516_reg_rep__23_n_4;
  wire nf_assign_fu_516_reg_rep__23_n_5;
  wire nf_assign_fu_516_reg_rep__23_n_6;
  wire nf_assign_fu_516_reg_rep__23_n_7;
  wire nf_assign_fu_516_reg_rep__23_n_8;
  wire nf_assign_fu_516_reg_rep__23_n_9;
  wire nf_assign_fu_516_reg_rep__24_n_10;
  wire nf_assign_fu_516_reg_rep__24_n_11;
  wire nf_assign_fu_516_reg_rep__24_n_12;
  wire nf_assign_fu_516_reg_rep__24_n_13;
  wire nf_assign_fu_516_reg_rep__24_n_14;
  wire nf_assign_fu_516_reg_rep__24_n_15;
  wire nf_assign_fu_516_reg_rep__24_n_16;
  wire nf_assign_fu_516_reg_rep__24_n_2;
  wire nf_assign_fu_516_reg_rep__24_n_3;
  wire nf_assign_fu_516_reg_rep__24_n_4;
  wire nf_assign_fu_516_reg_rep__24_n_5;
  wire nf_assign_fu_516_reg_rep__24_n_6;
  wire nf_assign_fu_516_reg_rep__24_n_7;
  wire nf_assign_fu_516_reg_rep__24_n_8;
  wire nf_assign_fu_516_reg_rep__24_n_9;
  wire nf_assign_fu_516_reg_rep__25_n_10;
  wire nf_assign_fu_516_reg_rep__25_n_11;
  wire nf_assign_fu_516_reg_rep__25_n_12;
  wire nf_assign_fu_516_reg_rep__25_n_13;
  wire nf_assign_fu_516_reg_rep__25_n_14;
  wire nf_assign_fu_516_reg_rep__25_n_15;
  wire nf_assign_fu_516_reg_rep__25_n_16;
  wire nf_assign_fu_516_reg_rep__25_n_2;
  wire nf_assign_fu_516_reg_rep__25_n_3;
  wire nf_assign_fu_516_reg_rep__25_n_4;
  wire nf_assign_fu_516_reg_rep__25_n_5;
  wire nf_assign_fu_516_reg_rep__25_n_6;
  wire nf_assign_fu_516_reg_rep__25_n_7;
  wire nf_assign_fu_516_reg_rep__25_n_8;
  wire nf_assign_fu_516_reg_rep__25_n_9;
  wire nf_assign_fu_516_reg_rep__26_n_10;
  wire nf_assign_fu_516_reg_rep__26_n_11;
  wire nf_assign_fu_516_reg_rep__26_n_12;
  wire nf_assign_fu_516_reg_rep__26_n_13;
  wire nf_assign_fu_516_reg_rep__26_n_14;
  wire nf_assign_fu_516_reg_rep__26_n_15;
  wire nf_assign_fu_516_reg_rep__26_n_16;
  wire nf_assign_fu_516_reg_rep__26_n_2;
  wire nf_assign_fu_516_reg_rep__26_n_3;
  wire nf_assign_fu_516_reg_rep__26_n_4;
  wire nf_assign_fu_516_reg_rep__26_n_5;
  wire nf_assign_fu_516_reg_rep__26_n_6;
  wire nf_assign_fu_516_reg_rep__26_n_7;
  wire nf_assign_fu_516_reg_rep__26_n_8;
  wire nf_assign_fu_516_reg_rep__26_n_9;
  wire nf_assign_fu_516_reg_rep__27_n_1;
  wire nf_assign_fu_516_reg_rep__27_n_10;
  wire nf_assign_fu_516_reg_rep__27_n_11;
  wire nf_assign_fu_516_reg_rep__27_n_12;
  wire nf_assign_fu_516_reg_rep__27_n_13;
  wire nf_assign_fu_516_reg_rep__27_n_14;
  wire nf_assign_fu_516_reg_rep__27_n_15;
  wire nf_assign_fu_516_reg_rep__27_n_16;
  wire nf_assign_fu_516_reg_rep__27_n_2;
  wire nf_assign_fu_516_reg_rep__27_n_3;
  wire nf_assign_fu_516_reg_rep__27_n_4;
  wire nf_assign_fu_516_reg_rep__27_n_5;
  wire nf_assign_fu_516_reg_rep__27_n_6;
  wire nf_assign_fu_516_reg_rep__27_n_7;
  wire nf_assign_fu_516_reg_rep__27_n_8;
  wire nf_assign_fu_516_reg_rep__27_n_9;
  wire nf_assign_fu_516_reg_rep__28_n_1;
  wire nf_assign_fu_516_reg_rep__28_n_10;
  wire nf_assign_fu_516_reg_rep__28_n_11;
  wire nf_assign_fu_516_reg_rep__28_n_12;
  wire nf_assign_fu_516_reg_rep__28_n_13;
  wire nf_assign_fu_516_reg_rep__28_n_14;
  wire nf_assign_fu_516_reg_rep__28_n_15;
  wire nf_assign_fu_516_reg_rep__28_n_16;
  wire nf_assign_fu_516_reg_rep__28_n_2;
  wire nf_assign_fu_516_reg_rep__28_n_3;
  wire nf_assign_fu_516_reg_rep__28_n_4;
  wire nf_assign_fu_516_reg_rep__28_n_5;
  wire nf_assign_fu_516_reg_rep__28_n_6;
  wire nf_assign_fu_516_reg_rep__28_n_7;
  wire nf_assign_fu_516_reg_rep__28_n_8;
  wire nf_assign_fu_516_reg_rep__28_n_9;
  wire nf_assign_fu_516_reg_rep__29_n_1;
  wire nf_assign_fu_516_reg_rep__29_n_10;
  wire nf_assign_fu_516_reg_rep__29_n_11;
  wire nf_assign_fu_516_reg_rep__29_n_12;
  wire nf_assign_fu_516_reg_rep__29_n_13;
  wire nf_assign_fu_516_reg_rep__29_n_14;
  wire nf_assign_fu_516_reg_rep__29_n_15;
  wire nf_assign_fu_516_reg_rep__29_n_16;
  wire nf_assign_fu_516_reg_rep__29_n_2;
  wire nf_assign_fu_516_reg_rep__29_n_3;
  wire nf_assign_fu_516_reg_rep__29_n_4;
  wire nf_assign_fu_516_reg_rep__29_n_5;
  wire nf_assign_fu_516_reg_rep__29_n_6;
  wire nf_assign_fu_516_reg_rep__29_n_7;
  wire nf_assign_fu_516_reg_rep__29_n_8;
  wire nf_assign_fu_516_reg_rep__29_n_9;
  wire nf_assign_fu_516_reg_rep__2_n_10;
  wire nf_assign_fu_516_reg_rep__2_n_11;
  wire nf_assign_fu_516_reg_rep__2_n_12;
  wire nf_assign_fu_516_reg_rep__2_n_13;
  wire nf_assign_fu_516_reg_rep__2_n_14;
  wire nf_assign_fu_516_reg_rep__2_n_15;
  wire nf_assign_fu_516_reg_rep__2_n_16;
  wire nf_assign_fu_516_reg_rep__2_n_2;
  wire nf_assign_fu_516_reg_rep__2_n_3;
  wire nf_assign_fu_516_reg_rep__2_n_4;
  wire nf_assign_fu_516_reg_rep__2_n_5;
  wire nf_assign_fu_516_reg_rep__2_n_6;
  wire nf_assign_fu_516_reg_rep__2_n_7;
  wire nf_assign_fu_516_reg_rep__2_n_8;
  wire nf_assign_fu_516_reg_rep__2_n_9;
  wire nf_assign_fu_516_reg_rep__30_n_1;
  wire nf_assign_fu_516_reg_rep__30_n_10;
  wire nf_assign_fu_516_reg_rep__30_n_11;
  wire nf_assign_fu_516_reg_rep__30_n_12;
  wire nf_assign_fu_516_reg_rep__30_n_13;
  wire nf_assign_fu_516_reg_rep__30_n_14;
  wire nf_assign_fu_516_reg_rep__30_n_15;
  wire nf_assign_fu_516_reg_rep__30_n_16;
  wire nf_assign_fu_516_reg_rep__30_n_2;
  wire nf_assign_fu_516_reg_rep__30_n_3;
  wire nf_assign_fu_516_reg_rep__30_n_4;
  wire nf_assign_fu_516_reg_rep__30_n_5;
  wire nf_assign_fu_516_reg_rep__30_n_6;
  wire nf_assign_fu_516_reg_rep__30_n_7;
  wire nf_assign_fu_516_reg_rep__30_n_8;
  wire nf_assign_fu_516_reg_rep__30_n_9;
  wire nf_assign_fu_516_reg_rep__31_n_1;
  wire nf_assign_fu_516_reg_rep__31_n_10;
  wire nf_assign_fu_516_reg_rep__31_n_11;
  wire nf_assign_fu_516_reg_rep__31_n_12;
  wire nf_assign_fu_516_reg_rep__31_n_13;
  wire nf_assign_fu_516_reg_rep__31_n_14;
  wire nf_assign_fu_516_reg_rep__31_n_15;
  wire nf_assign_fu_516_reg_rep__31_n_16;
  wire nf_assign_fu_516_reg_rep__31_n_2;
  wire nf_assign_fu_516_reg_rep__31_n_3;
  wire nf_assign_fu_516_reg_rep__31_n_4;
  wire nf_assign_fu_516_reg_rep__31_n_5;
  wire nf_assign_fu_516_reg_rep__31_n_6;
  wire nf_assign_fu_516_reg_rep__31_n_7;
  wire nf_assign_fu_516_reg_rep__31_n_8;
  wire nf_assign_fu_516_reg_rep__31_n_9;
  wire nf_assign_fu_516_reg_rep__32_n_1;
  wire nf_assign_fu_516_reg_rep__32_n_10;
  wire nf_assign_fu_516_reg_rep__32_n_11;
  wire nf_assign_fu_516_reg_rep__32_n_12;
  wire nf_assign_fu_516_reg_rep__32_n_13;
  wire nf_assign_fu_516_reg_rep__32_n_14;
  wire nf_assign_fu_516_reg_rep__32_n_15;
  wire nf_assign_fu_516_reg_rep__32_n_16;
  wire nf_assign_fu_516_reg_rep__32_n_2;
  wire nf_assign_fu_516_reg_rep__32_n_3;
  wire nf_assign_fu_516_reg_rep__32_n_4;
  wire nf_assign_fu_516_reg_rep__32_n_5;
  wire nf_assign_fu_516_reg_rep__32_n_6;
  wire nf_assign_fu_516_reg_rep__32_n_7;
  wire nf_assign_fu_516_reg_rep__32_n_8;
  wire nf_assign_fu_516_reg_rep__32_n_9;
  wire nf_assign_fu_516_reg_rep__33_n_1;
  wire nf_assign_fu_516_reg_rep__33_n_10;
  wire nf_assign_fu_516_reg_rep__33_n_11;
  wire nf_assign_fu_516_reg_rep__33_n_12;
  wire nf_assign_fu_516_reg_rep__33_n_13;
  wire nf_assign_fu_516_reg_rep__33_n_14;
  wire nf_assign_fu_516_reg_rep__33_n_15;
  wire nf_assign_fu_516_reg_rep__33_n_16;
  wire nf_assign_fu_516_reg_rep__33_n_2;
  wire nf_assign_fu_516_reg_rep__33_n_3;
  wire nf_assign_fu_516_reg_rep__33_n_4;
  wire nf_assign_fu_516_reg_rep__33_n_5;
  wire nf_assign_fu_516_reg_rep__33_n_6;
  wire nf_assign_fu_516_reg_rep__33_n_7;
  wire nf_assign_fu_516_reg_rep__33_n_8;
  wire nf_assign_fu_516_reg_rep__33_n_9;
  wire nf_assign_fu_516_reg_rep__34_n_1;
  wire nf_assign_fu_516_reg_rep__34_n_10;
  wire nf_assign_fu_516_reg_rep__34_n_11;
  wire nf_assign_fu_516_reg_rep__34_n_12;
  wire nf_assign_fu_516_reg_rep__34_n_13;
  wire nf_assign_fu_516_reg_rep__34_n_14;
  wire nf_assign_fu_516_reg_rep__34_n_15;
  wire nf_assign_fu_516_reg_rep__34_n_16;
  wire nf_assign_fu_516_reg_rep__34_n_2;
  wire nf_assign_fu_516_reg_rep__34_n_3;
  wire nf_assign_fu_516_reg_rep__34_n_4;
  wire nf_assign_fu_516_reg_rep__34_n_5;
  wire nf_assign_fu_516_reg_rep__34_n_6;
  wire nf_assign_fu_516_reg_rep__34_n_7;
  wire nf_assign_fu_516_reg_rep__34_n_8;
  wire nf_assign_fu_516_reg_rep__34_n_9;
  wire nf_assign_fu_516_reg_rep__35_n_1;
  wire nf_assign_fu_516_reg_rep__35_n_10;
  wire nf_assign_fu_516_reg_rep__35_n_11;
  wire nf_assign_fu_516_reg_rep__35_n_12;
  wire nf_assign_fu_516_reg_rep__35_n_13;
  wire nf_assign_fu_516_reg_rep__35_n_14;
  wire nf_assign_fu_516_reg_rep__35_n_15;
  wire nf_assign_fu_516_reg_rep__35_n_16;
  wire nf_assign_fu_516_reg_rep__35_n_2;
  wire nf_assign_fu_516_reg_rep__35_n_3;
  wire nf_assign_fu_516_reg_rep__35_n_4;
  wire nf_assign_fu_516_reg_rep__35_n_5;
  wire nf_assign_fu_516_reg_rep__35_n_6;
  wire nf_assign_fu_516_reg_rep__35_n_7;
  wire nf_assign_fu_516_reg_rep__35_n_8;
  wire nf_assign_fu_516_reg_rep__35_n_9;
  wire nf_assign_fu_516_reg_rep__36_n_1;
  wire nf_assign_fu_516_reg_rep__36_n_10;
  wire nf_assign_fu_516_reg_rep__36_n_11;
  wire nf_assign_fu_516_reg_rep__36_n_12;
  wire nf_assign_fu_516_reg_rep__36_n_13;
  wire nf_assign_fu_516_reg_rep__36_n_14;
  wire nf_assign_fu_516_reg_rep__36_n_15;
  wire nf_assign_fu_516_reg_rep__36_n_16;
  wire nf_assign_fu_516_reg_rep__36_n_2;
  wire nf_assign_fu_516_reg_rep__36_n_3;
  wire nf_assign_fu_516_reg_rep__36_n_4;
  wire nf_assign_fu_516_reg_rep__36_n_5;
  wire nf_assign_fu_516_reg_rep__36_n_6;
  wire nf_assign_fu_516_reg_rep__36_n_7;
  wire nf_assign_fu_516_reg_rep__36_n_8;
  wire nf_assign_fu_516_reg_rep__36_n_9;
  wire nf_assign_fu_516_reg_rep__37_n_1;
  wire nf_assign_fu_516_reg_rep__37_n_10;
  wire nf_assign_fu_516_reg_rep__37_n_11;
  wire nf_assign_fu_516_reg_rep__37_n_12;
  wire nf_assign_fu_516_reg_rep__37_n_13;
  wire nf_assign_fu_516_reg_rep__37_n_14;
  wire nf_assign_fu_516_reg_rep__37_n_15;
  wire nf_assign_fu_516_reg_rep__37_n_16;
  wire nf_assign_fu_516_reg_rep__37_n_2;
  wire nf_assign_fu_516_reg_rep__37_n_3;
  wire nf_assign_fu_516_reg_rep__37_n_4;
  wire nf_assign_fu_516_reg_rep__37_n_5;
  wire nf_assign_fu_516_reg_rep__37_n_6;
  wire nf_assign_fu_516_reg_rep__37_n_7;
  wire nf_assign_fu_516_reg_rep__37_n_8;
  wire nf_assign_fu_516_reg_rep__37_n_9;
  wire nf_assign_fu_516_reg_rep__38_n_1;
  wire nf_assign_fu_516_reg_rep__38_n_10;
  wire nf_assign_fu_516_reg_rep__38_n_11;
  wire nf_assign_fu_516_reg_rep__38_n_12;
  wire nf_assign_fu_516_reg_rep__38_n_13;
  wire nf_assign_fu_516_reg_rep__38_n_14;
  wire nf_assign_fu_516_reg_rep__38_n_15;
  wire nf_assign_fu_516_reg_rep__38_n_16;
  wire nf_assign_fu_516_reg_rep__38_n_2;
  wire nf_assign_fu_516_reg_rep__38_n_3;
  wire nf_assign_fu_516_reg_rep__38_n_4;
  wire nf_assign_fu_516_reg_rep__38_n_5;
  wire nf_assign_fu_516_reg_rep__38_n_6;
  wire nf_assign_fu_516_reg_rep__38_n_7;
  wire nf_assign_fu_516_reg_rep__38_n_8;
  wire nf_assign_fu_516_reg_rep__38_n_9;
  wire nf_assign_fu_516_reg_rep__39_n_1;
  wire nf_assign_fu_516_reg_rep__39_n_10;
  wire nf_assign_fu_516_reg_rep__39_n_11;
  wire nf_assign_fu_516_reg_rep__39_n_12;
  wire nf_assign_fu_516_reg_rep__39_n_13;
  wire nf_assign_fu_516_reg_rep__39_n_14;
  wire nf_assign_fu_516_reg_rep__39_n_15;
  wire nf_assign_fu_516_reg_rep__39_n_16;
  wire nf_assign_fu_516_reg_rep__39_n_2;
  wire nf_assign_fu_516_reg_rep__39_n_3;
  wire nf_assign_fu_516_reg_rep__39_n_4;
  wire nf_assign_fu_516_reg_rep__39_n_5;
  wire nf_assign_fu_516_reg_rep__39_n_6;
  wire nf_assign_fu_516_reg_rep__39_n_7;
  wire nf_assign_fu_516_reg_rep__39_n_8;
  wire nf_assign_fu_516_reg_rep__39_n_9;
  wire nf_assign_fu_516_reg_rep__3_n_10;
  wire nf_assign_fu_516_reg_rep__3_n_11;
  wire nf_assign_fu_516_reg_rep__3_n_12;
  wire nf_assign_fu_516_reg_rep__3_n_13;
  wire nf_assign_fu_516_reg_rep__3_n_14;
  wire nf_assign_fu_516_reg_rep__3_n_15;
  wire nf_assign_fu_516_reg_rep__3_n_16;
  wire nf_assign_fu_516_reg_rep__3_n_2;
  wire nf_assign_fu_516_reg_rep__3_n_3;
  wire nf_assign_fu_516_reg_rep__3_n_4;
  wire nf_assign_fu_516_reg_rep__3_n_5;
  wire nf_assign_fu_516_reg_rep__3_n_6;
  wire nf_assign_fu_516_reg_rep__3_n_7;
  wire nf_assign_fu_516_reg_rep__3_n_8;
  wire nf_assign_fu_516_reg_rep__3_n_9;
  wire nf_assign_fu_516_reg_rep__40_n_1;
  wire nf_assign_fu_516_reg_rep__40_n_10;
  wire nf_assign_fu_516_reg_rep__40_n_11;
  wire nf_assign_fu_516_reg_rep__40_n_12;
  wire nf_assign_fu_516_reg_rep__40_n_13;
  wire nf_assign_fu_516_reg_rep__40_n_14;
  wire nf_assign_fu_516_reg_rep__40_n_15;
  wire nf_assign_fu_516_reg_rep__40_n_16;
  wire nf_assign_fu_516_reg_rep__40_n_2;
  wire nf_assign_fu_516_reg_rep__40_n_3;
  wire nf_assign_fu_516_reg_rep__40_n_4;
  wire nf_assign_fu_516_reg_rep__40_n_5;
  wire nf_assign_fu_516_reg_rep__40_n_6;
  wire nf_assign_fu_516_reg_rep__40_n_7;
  wire nf_assign_fu_516_reg_rep__40_n_8;
  wire nf_assign_fu_516_reg_rep__40_n_9;
  wire nf_assign_fu_516_reg_rep__41_n_1;
  wire nf_assign_fu_516_reg_rep__41_n_10;
  wire nf_assign_fu_516_reg_rep__41_n_11;
  wire nf_assign_fu_516_reg_rep__41_n_12;
  wire nf_assign_fu_516_reg_rep__41_n_13;
  wire nf_assign_fu_516_reg_rep__41_n_14;
  wire nf_assign_fu_516_reg_rep__41_n_15;
  wire nf_assign_fu_516_reg_rep__41_n_16;
  wire nf_assign_fu_516_reg_rep__41_n_2;
  wire nf_assign_fu_516_reg_rep__41_n_3;
  wire nf_assign_fu_516_reg_rep__41_n_4;
  wire nf_assign_fu_516_reg_rep__41_n_5;
  wire nf_assign_fu_516_reg_rep__41_n_6;
  wire nf_assign_fu_516_reg_rep__41_n_7;
  wire nf_assign_fu_516_reg_rep__41_n_8;
  wire nf_assign_fu_516_reg_rep__41_n_9;
  wire nf_assign_fu_516_reg_rep__42_n_1;
  wire nf_assign_fu_516_reg_rep__42_n_10;
  wire nf_assign_fu_516_reg_rep__42_n_11;
  wire nf_assign_fu_516_reg_rep__42_n_12;
  wire nf_assign_fu_516_reg_rep__42_n_13;
  wire nf_assign_fu_516_reg_rep__42_n_14;
  wire nf_assign_fu_516_reg_rep__42_n_15;
  wire nf_assign_fu_516_reg_rep__42_n_16;
  wire nf_assign_fu_516_reg_rep__42_n_2;
  wire nf_assign_fu_516_reg_rep__42_n_3;
  wire nf_assign_fu_516_reg_rep__42_n_4;
  wire nf_assign_fu_516_reg_rep__42_n_5;
  wire nf_assign_fu_516_reg_rep__42_n_6;
  wire nf_assign_fu_516_reg_rep__42_n_7;
  wire nf_assign_fu_516_reg_rep__42_n_8;
  wire nf_assign_fu_516_reg_rep__42_n_9;
  wire nf_assign_fu_516_reg_rep__43_n_1;
  wire nf_assign_fu_516_reg_rep__43_n_10;
  wire nf_assign_fu_516_reg_rep__43_n_11;
  wire nf_assign_fu_516_reg_rep__43_n_12;
  wire nf_assign_fu_516_reg_rep__43_n_13;
  wire nf_assign_fu_516_reg_rep__43_n_14;
  wire nf_assign_fu_516_reg_rep__43_n_15;
  wire nf_assign_fu_516_reg_rep__43_n_16;
  wire nf_assign_fu_516_reg_rep__43_n_2;
  wire nf_assign_fu_516_reg_rep__43_n_3;
  wire nf_assign_fu_516_reg_rep__43_n_4;
  wire nf_assign_fu_516_reg_rep__43_n_5;
  wire nf_assign_fu_516_reg_rep__43_n_6;
  wire nf_assign_fu_516_reg_rep__43_n_7;
  wire nf_assign_fu_516_reg_rep__43_n_8;
  wire nf_assign_fu_516_reg_rep__43_n_9;
  wire nf_assign_fu_516_reg_rep__44_n_1;
  wire nf_assign_fu_516_reg_rep__44_n_10;
  wire nf_assign_fu_516_reg_rep__44_n_11;
  wire nf_assign_fu_516_reg_rep__44_n_12;
  wire nf_assign_fu_516_reg_rep__44_n_13;
  wire nf_assign_fu_516_reg_rep__44_n_14;
  wire nf_assign_fu_516_reg_rep__44_n_15;
  wire nf_assign_fu_516_reg_rep__44_n_16;
  wire nf_assign_fu_516_reg_rep__44_n_2;
  wire nf_assign_fu_516_reg_rep__44_n_3;
  wire nf_assign_fu_516_reg_rep__44_n_4;
  wire nf_assign_fu_516_reg_rep__44_n_5;
  wire nf_assign_fu_516_reg_rep__44_n_6;
  wire nf_assign_fu_516_reg_rep__44_n_7;
  wire nf_assign_fu_516_reg_rep__44_n_8;
  wire nf_assign_fu_516_reg_rep__44_n_9;
  wire nf_assign_fu_516_reg_rep__45_n_1;
  wire nf_assign_fu_516_reg_rep__45_n_10;
  wire nf_assign_fu_516_reg_rep__45_n_11;
  wire nf_assign_fu_516_reg_rep__45_n_12;
  wire nf_assign_fu_516_reg_rep__45_n_13;
  wire nf_assign_fu_516_reg_rep__45_n_14;
  wire nf_assign_fu_516_reg_rep__45_n_15;
  wire nf_assign_fu_516_reg_rep__45_n_16;
  wire nf_assign_fu_516_reg_rep__45_n_2;
  wire nf_assign_fu_516_reg_rep__45_n_3;
  wire nf_assign_fu_516_reg_rep__45_n_4;
  wire nf_assign_fu_516_reg_rep__45_n_5;
  wire nf_assign_fu_516_reg_rep__45_n_6;
  wire nf_assign_fu_516_reg_rep__45_n_7;
  wire nf_assign_fu_516_reg_rep__45_n_8;
  wire nf_assign_fu_516_reg_rep__45_n_9;
  wire nf_assign_fu_516_reg_rep__46_n_1;
  wire nf_assign_fu_516_reg_rep__46_n_10;
  wire nf_assign_fu_516_reg_rep__46_n_11;
  wire nf_assign_fu_516_reg_rep__46_n_12;
  wire nf_assign_fu_516_reg_rep__46_n_13;
  wire nf_assign_fu_516_reg_rep__46_n_14;
  wire nf_assign_fu_516_reg_rep__46_n_15;
  wire nf_assign_fu_516_reg_rep__46_n_16;
  wire nf_assign_fu_516_reg_rep__46_n_2;
  wire nf_assign_fu_516_reg_rep__46_n_3;
  wire nf_assign_fu_516_reg_rep__46_n_4;
  wire nf_assign_fu_516_reg_rep__46_n_5;
  wire nf_assign_fu_516_reg_rep__46_n_6;
  wire nf_assign_fu_516_reg_rep__46_n_7;
  wire nf_assign_fu_516_reg_rep__46_n_8;
  wire nf_assign_fu_516_reg_rep__46_n_9;
  wire nf_assign_fu_516_reg_rep__47_n_1;
  wire nf_assign_fu_516_reg_rep__47_n_10;
  wire nf_assign_fu_516_reg_rep__47_n_11;
  wire nf_assign_fu_516_reg_rep__47_n_12;
  wire nf_assign_fu_516_reg_rep__47_n_13;
  wire nf_assign_fu_516_reg_rep__47_n_14;
  wire nf_assign_fu_516_reg_rep__47_n_15;
  wire nf_assign_fu_516_reg_rep__47_n_16;
  wire nf_assign_fu_516_reg_rep__47_n_2;
  wire nf_assign_fu_516_reg_rep__47_n_3;
  wire nf_assign_fu_516_reg_rep__47_n_4;
  wire nf_assign_fu_516_reg_rep__47_n_5;
  wire nf_assign_fu_516_reg_rep__47_n_6;
  wire nf_assign_fu_516_reg_rep__47_n_7;
  wire nf_assign_fu_516_reg_rep__47_n_8;
  wire nf_assign_fu_516_reg_rep__47_n_9;
  wire nf_assign_fu_516_reg_rep__48_n_1;
  wire nf_assign_fu_516_reg_rep__48_n_10;
  wire nf_assign_fu_516_reg_rep__48_n_11;
  wire nf_assign_fu_516_reg_rep__48_n_12;
  wire nf_assign_fu_516_reg_rep__48_n_13;
  wire nf_assign_fu_516_reg_rep__48_n_14;
  wire nf_assign_fu_516_reg_rep__48_n_15;
  wire nf_assign_fu_516_reg_rep__48_n_16;
  wire nf_assign_fu_516_reg_rep__48_n_2;
  wire nf_assign_fu_516_reg_rep__48_n_3;
  wire nf_assign_fu_516_reg_rep__48_n_4;
  wire nf_assign_fu_516_reg_rep__48_n_5;
  wire nf_assign_fu_516_reg_rep__48_n_6;
  wire nf_assign_fu_516_reg_rep__48_n_7;
  wire nf_assign_fu_516_reg_rep__48_n_8;
  wire nf_assign_fu_516_reg_rep__48_n_9;
  wire nf_assign_fu_516_reg_rep__49_n_1;
  wire nf_assign_fu_516_reg_rep__49_n_10;
  wire nf_assign_fu_516_reg_rep__49_n_11;
  wire nf_assign_fu_516_reg_rep__49_n_12;
  wire nf_assign_fu_516_reg_rep__49_n_13;
  wire nf_assign_fu_516_reg_rep__49_n_14;
  wire nf_assign_fu_516_reg_rep__49_n_15;
  wire nf_assign_fu_516_reg_rep__49_n_16;
  wire nf_assign_fu_516_reg_rep__49_n_2;
  wire nf_assign_fu_516_reg_rep__49_n_3;
  wire nf_assign_fu_516_reg_rep__49_n_4;
  wire nf_assign_fu_516_reg_rep__49_n_5;
  wire nf_assign_fu_516_reg_rep__49_n_6;
  wire nf_assign_fu_516_reg_rep__49_n_7;
  wire nf_assign_fu_516_reg_rep__49_n_8;
  wire nf_assign_fu_516_reg_rep__49_n_9;
  wire nf_assign_fu_516_reg_rep__4_n_10;
  wire nf_assign_fu_516_reg_rep__4_n_11;
  wire nf_assign_fu_516_reg_rep__4_n_12;
  wire nf_assign_fu_516_reg_rep__4_n_13;
  wire nf_assign_fu_516_reg_rep__4_n_14;
  wire nf_assign_fu_516_reg_rep__4_n_15;
  wire nf_assign_fu_516_reg_rep__4_n_16;
  wire nf_assign_fu_516_reg_rep__4_n_2;
  wire nf_assign_fu_516_reg_rep__4_n_3;
  wire nf_assign_fu_516_reg_rep__4_n_4;
  wire nf_assign_fu_516_reg_rep__4_n_5;
  wire nf_assign_fu_516_reg_rep__4_n_6;
  wire nf_assign_fu_516_reg_rep__4_n_7;
  wire nf_assign_fu_516_reg_rep__4_n_8;
  wire nf_assign_fu_516_reg_rep__4_n_9;
  wire nf_assign_fu_516_reg_rep__50_n_1;
  wire nf_assign_fu_516_reg_rep__50_n_10;
  wire nf_assign_fu_516_reg_rep__50_n_11;
  wire nf_assign_fu_516_reg_rep__50_n_12;
  wire nf_assign_fu_516_reg_rep__50_n_13;
  wire nf_assign_fu_516_reg_rep__50_n_14;
  wire nf_assign_fu_516_reg_rep__50_n_15;
  wire nf_assign_fu_516_reg_rep__50_n_16;
  wire nf_assign_fu_516_reg_rep__50_n_2;
  wire nf_assign_fu_516_reg_rep__50_n_3;
  wire nf_assign_fu_516_reg_rep__50_n_4;
  wire nf_assign_fu_516_reg_rep__50_n_5;
  wire nf_assign_fu_516_reg_rep__50_n_6;
  wire nf_assign_fu_516_reg_rep__50_n_7;
  wire nf_assign_fu_516_reg_rep__50_n_8;
  wire nf_assign_fu_516_reg_rep__50_n_9;
  wire nf_assign_fu_516_reg_rep__51_n_1;
  wire nf_assign_fu_516_reg_rep__51_n_10;
  wire nf_assign_fu_516_reg_rep__51_n_11;
  wire nf_assign_fu_516_reg_rep__51_n_12;
  wire nf_assign_fu_516_reg_rep__51_n_13;
  wire nf_assign_fu_516_reg_rep__51_n_14;
  wire nf_assign_fu_516_reg_rep__51_n_15;
  wire nf_assign_fu_516_reg_rep__51_n_16;
  wire nf_assign_fu_516_reg_rep__51_n_2;
  wire nf_assign_fu_516_reg_rep__51_n_3;
  wire nf_assign_fu_516_reg_rep__51_n_4;
  wire nf_assign_fu_516_reg_rep__51_n_5;
  wire nf_assign_fu_516_reg_rep__51_n_6;
  wire nf_assign_fu_516_reg_rep__51_n_7;
  wire nf_assign_fu_516_reg_rep__51_n_8;
  wire nf_assign_fu_516_reg_rep__51_n_9;
  wire nf_assign_fu_516_reg_rep__52_n_1;
  wire nf_assign_fu_516_reg_rep__52_n_10;
  wire nf_assign_fu_516_reg_rep__52_n_11;
  wire nf_assign_fu_516_reg_rep__52_n_12;
  wire nf_assign_fu_516_reg_rep__52_n_13;
  wire nf_assign_fu_516_reg_rep__52_n_14;
  wire nf_assign_fu_516_reg_rep__52_n_15;
  wire nf_assign_fu_516_reg_rep__52_n_16;
  wire nf_assign_fu_516_reg_rep__52_n_2;
  wire nf_assign_fu_516_reg_rep__52_n_3;
  wire nf_assign_fu_516_reg_rep__52_n_4;
  wire nf_assign_fu_516_reg_rep__52_n_5;
  wire nf_assign_fu_516_reg_rep__52_n_6;
  wire nf_assign_fu_516_reg_rep__52_n_7;
  wire nf_assign_fu_516_reg_rep__52_n_8;
  wire nf_assign_fu_516_reg_rep__52_n_9;
  wire nf_assign_fu_516_reg_rep__53_n_1;
  wire nf_assign_fu_516_reg_rep__53_n_10;
  wire nf_assign_fu_516_reg_rep__53_n_11;
  wire nf_assign_fu_516_reg_rep__53_n_12;
  wire nf_assign_fu_516_reg_rep__53_n_13;
  wire nf_assign_fu_516_reg_rep__53_n_14;
  wire nf_assign_fu_516_reg_rep__53_n_15;
  wire nf_assign_fu_516_reg_rep__53_n_16;
  wire nf_assign_fu_516_reg_rep__53_n_2;
  wire nf_assign_fu_516_reg_rep__53_n_3;
  wire nf_assign_fu_516_reg_rep__53_n_4;
  wire nf_assign_fu_516_reg_rep__53_n_5;
  wire nf_assign_fu_516_reg_rep__53_n_6;
  wire nf_assign_fu_516_reg_rep__53_n_7;
  wire nf_assign_fu_516_reg_rep__53_n_8;
  wire nf_assign_fu_516_reg_rep__53_n_9;
  wire nf_assign_fu_516_reg_rep__54_n_1;
  wire nf_assign_fu_516_reg_rep__54_n_10;
  wire nf_assign_fu_516_reg_rep__54_n_11;
  wire nf_assign_fu_516_reg_rep__54_n_12;
  wire nf_assign_fu_516_reg_rep__54_n_13;
  wire nf_assign_fu_516_reg_rep__54_n_14;
  wire nf_assign_fu_516_reg_rep__54_n_15;
  wire nf_assign_fu_516_reg_rep__54_n_16;
  wire nf_assign_fu_516_reg_rep__54_n_2;
  wire nf_assign_fu_516_reg_rep__54_n_3;
  wire nf_assign_fu_516_reg_rep__54_n_4;
  wire nf_assign_fu_516_reg_rep__54_n_5;
  wire nf_assign_fu_516_reg_rep__54_n_6;
  wire nf_assign_fu_516_reg_rep__54_n_7;
  wire nf_assign_fu_516_reg_rep__54_n_8;
  wire nf_assign_fu_516_reg_rep__54_n_9;
  wire nf_assign_fu_516_reg_rep__5_n_10;
  wire nf_assign_fu_516_reg_rep__5_n_11;
  wire nf_assign_fu_516_reg_rep__5_n_12;
  wire nf_assign_fu_516_reg_rep__5_n_13;
  wire nf_assign_fu_516_reg_rep__5_n_14;
  wire nf_assign_fu_516_reg_rep__5_n_15;
  wire nf_assign_fu_516_reg_rep__5_n_16;
  wire nf_assign_fu_516_reg_rep__5_n_2;
  wire nf_assign_fu_516_reg_rep__5_n_3;
  wire nf_assign_fu_516_reg_rep__5_n_4;
  wire nf_assign_fu_516_reg_rep__5_n_5;
  wire nf_assign_fu_516_reg_rep__5_n_6;
  wire nf_assign_fu_516_reg_rep__5_n_7;
  wire nf_assign_fu_516_reg_rep__5_n_8;
  wire nf_assign_fu_516_reg_rep__5_n_9;
  wire nf_assign_fu_516_reg_rep__6_n_10;
  wire nf_assign_fu_516_reg_rep__6_n_11;
  wire nf_assign_fu_516_reg_rep__6_n_12;
  wire nf_assign_fu_516_reg_rep__6_n_13;
  wire nf_assign_fu_516_reg_rep__6_n_14;
  wire nf_assign_fu_516_reg_rep__6_n_15;
  wire nf_assign_fu_516_reg_rep__6_n_16;
  wire nf_assign_fu_516_reg_rep__6_n_2;
  wire nf_assign_fu_516_reg_rep__6_n_3;
  wire nf_assign_fu_516_reg_rep__6_n_4;
  wire nf_assign_fu_516_reg_rep__6_n_5;
  wire nf_assign_fu_516_reg_rep__6_n_6;
  wire nf_assign_fu_516_reg_rep__6_n_7;
  wire nf_assign_fu_516_reg_rep__6_n_8;
  wire nf_assign_fu_516_reg_rep__6_n_9;
  wire nf_assign_fu_516_reg_rep__7_n_10;
  wire nf_assign_fu_516_reg_rep__7_n_11;
  wire nf_assign_fu_516_reg_rep__7_n_12;
  wire nf_assign_fu_516_reg_rep__7_n_13;
  wire nf_assign_fu_516_reg_rep__7_n_14;
  wire nf_assign_fu_516_reg_rep__7_n_15;
  wire nf_assign_fu_516_reg_rep__7_n_16;
  wire nf_assign_fu_516_reg_rep__7_n_2;
  wire nf_assign_fu_516_reg_rep__7_n_3;
  wire nf_assign_fu_516_reg_rep__7_n_4;
  wire nf_assign_fu_516_reg_rep__7_n_5;
  wire nf_assign_fu_516_reg_rep__7_n_6;
  wire nf_assign_fu_516_reg_rep__7_n_7;
  wire nf_assign_fu_516_reg_rep__7_n_8;
  wire nf_assign_fu_516_reg_rep__7_n_9;
  wire nf_assign_fu_516_reg_rep__8_n_10;
  wire nf_assign_fu_516_reg_rep__8_n_11;
  wire nf_assign_fu_516_reg_rep__8_n_12;
  wire nf_assign_fu_516_reg_rep__8_n_13;
  wire nf_assign_fu_516_reg_rep__8_n_14;
  wire nf_assign_fu_516_reg_rep__8_n_15;
  wire nf_assign_fu_516_reg_rep__8_n_16;
  wire nf_assign_fu_516_reg_rep__8_n_2;
  wire nf_assign_fu_516_reg_rep__8_n_3;
  wire nf_assign_fu_516_reg_rep__8_n_4;
  wire nf_assign_fu_516_reg_rep__8_n_5;
  wire nf_assign_fu_516_reg_rep__8_n_6;
  wire nf_assign_fu_516_reg_rep__8_n_7;
  wire nf_assign_fu_516_reg_rep__8_n_8;
  wire nf_assign_fu_516_reg_rep__8_n_9;
  wire nf_assign_fu_516_reg_rep__9_n_10;
  wire nf_assign_fu_516_reg_rep__9_n_11;
  wire nf_assign_fu_516_reg_rep__9_n_12;
  wire nf_assign_fu_516_reg_rep__9_n_13;
  wire nf_assign_fu_516_reg_rep__9_n_14;
  wire nf_assign_fu_516_reg_rep__9_n_15;
  wire nf_assign_fu_516_reg_rep__9_n_16;
  wire nf_assign_fu_516_reg_rep__9_n_2;
  wire nf_assign_fu_516_reg_rep__9_n_3;
  wire nf_assign_fu_516_reg_rep__9_n_4;
  wire nf_assign_fu_516_reg_rep__9_n_5;
  wire nf_assign_fu_516_reg_rep__9_n_6;
  wire nf_assign_fu_516_reg_rep__9_n_7;
  wire nf_assign_fu_516_reg_rep__9_n_8;
  wire nf_assign_fu_516_reg_rep__9_n_9;
  wire nf_assign_fu_516_reg_rep_n_1;
  wire nf_assign_fu_516_reg_rep_n_10;
  wire nf_assign_fu_516_reg_rep_n_11;
  wire nf_assign_fu_516_reg_rep_n_12;
  wire nf_assign_fu_516_reg_rep_n_13;
  wire nf_assign_fu_516_reg_rep_n_14;
  wire nf_assign_fu_516_reg_rep_n_15;
  wire nf_assign_fu_516_reg_rep_n_16;
  wire nf_assign_fu_516_reg_rep_n_2;
  wire nf_assign_fu_516_reg_rep_n_3;
  wire nf_assign_fu_516_reg_rep_n_4;
  wire nf_assign_fu_516_reg_rep_n_5;
  wire nf_assign_fu_516_reg_rep_n_6;
  wire nf_assign_fu_516_reg_rep_n_7;
  wire nf_assign_fu_516_reg_rep_n_8;
  wire nf_assign_fu_516_reg_rep_n_9;
  wire [31:1]nf_fu_2738_p2;
  wire \odata[0]_i_2_n_1 ;
  wire \odata[12]_i_2_n_1 ;
  wire \odata[13]_i_2_n_1 ;
  wire \odata[13]_i_3_n_1 ;
  wire \odata[1]_i_2_n_1 ;
  wire \odata[1]_i_3_n_1 ;
  wire \odata[4]_i_2_n_1 ;
  wire \odata[5]_i_2_n_1 ;
  wire \odata[5]_i_3_n_1 ;
  wire \odata[8]_i_2_n_1 ;
  wire \odata[9]_i_2_n_1 ;
  wire \odata[9]_i_3_n_1 ;
  wire [32:0]\odata_reg[0] ;
  wire [8:0]\odata_reg[16] ;
  wire [6:0]p_1_in;
  wire [14:0]q0;
  wire [1:1]select_ln271_1_fu_2782_p3;
  wire [13:11]select_ln271_1_fu_2782_p3__0;
  wire [1:1]select_ln271_2_fu_2789_p3;
  wire [13:11]select_ln271_2_fu_2789_p3__0;
  wire [1:1]select_ln271_3_fu_2796_p3;
  wire [13:11]select_ln271_3_fu_2796_p3__0;
  wire [1:1]select_ln271_fu_2775_p3;
  wire [13:11]select_ln271_fu_2775_p3__0;
  wire [7:0]sext_ln700_11_fu_2409_p1;
  wire [9:0]sext_ln700_13_fu_2873_p1;
  wire [7:0]sext_ln700_18_fu_2537_p1;
  wire [9:0]sext_ln700_20_fu_2913_p1;
  wire [7:0]sext_ln700_25_fu_2665_p1;
  wire [9:0]sext_ln700_27_fu_2953_p1;
  wire [7:0]sext_ln700_4_fu_2281_p1;
  wire [9:0]sext_ln700_6_fu_2833_p1;
  wire sf_1_fu_384;
  wire sf_1_fu_3840;
  wire [4:0]sf_1_fu_384_reg;
  wire \sf_1_fu_384_reg[0]_i_3_n_1 ;
  wire \sf_1_fu_384_reg[0]_i_3_n_2 ;
  wire \sf_1_fu_384_reg[0]_i_3_n_3 ;
  wire \sf_1_fu_384_reg[0]_i_3_n_4 ;
  wire \sf_1_fu_384_reg[0]_i_3_n_5 ;
  wire \sf_1_fu_384_reg[0]_i_3_n_6 ;
  wire \sf_1_fu_384_reg[0]_i_3_n_7 ;
  wire \sf_1_fu_384_reg[0]_i_3_n_8 ;
  wire \sf_1_fu_384_reg[0]_rep__0_n_1 ;
  wire \sf_1_fu_384_reg[0]_rep_n_1 ;
  wire \sf_1_fu_384_reg[12]_i_1_n_1 ;
  wire \sf_1_fu_384_reg[12]_i_1_n_2 ;
  wire \sf_1_fu_384_reg[12]_i_1_n_3 ;
  wire \sf_1_fu_384_reg[12]_i_1_n_4 ;
  wire \sf_1_fu_384_reg[12]_i_1_n_5 ;
  wire \sf_1_fu_384_reg[12]_i_1_n_6 ;
  wire \sf_1_fu_384_reg[12]_i_1_n_7 ;
  wire \sf_1_fu_384_reg[12]_i_1_n_8 ;
  wire \sf_1_fu_384_reg[16]_i_1_n_1 ;
  wire \sf_1_fu_384_reg[16]_i_1_n_2 ;
  wire \sf_1_fu_384_reg[16]_i_1_n_3 ;
  wire \sf_1_fu_384_reg[16]_i_1_n_4 ;
  wire \sf_1_fu_384_reg[16]_i_1_n_5 ;
  wire \sf_1_fu_384_reg[16]_i_1_n_6 ;
  wire \sf_1_fu_384_reg[16]_i_1_n_7 ;
  wire \sf_1_fu_384_reg[16]_i_1_n_8 ;
  wire \sf_1_fu_384_reg[20]_i_1_n_1 ;
  wire \sf_1_fu_384_reg[20]_i_1_n_2 ;
  wire \sf_1_fu_384_reg[20]_i_1_n_3 ;
  wire \sf_1_fu_384_reg[20]_i_1_n_4 ;
  wire \sf_1_fu_384_reg[20]_i_1_n_5 ;
  wire \sf_1_fu_384_reg[20]_i_1_n_6 ;
  wire \sf_1_fu_384_reg[20]_i_1_n_7 ;
  wire \sf_1_fu_384_reg[20]_i_1_n_8 ;
  wire \sf_1_fu_384_reg[24]_i_1_n_1 ;
  wire \sf_1_fu_384_reg[24]_i_1_n_2 ;
  wire \sf_1_fu_384_reg[24]_i_1_n_3 ;
  wire \sf_1_fu_384_reg[24]_i_1_n_4 ;
  wire \sf_1_fu_384_reg[24]_i_1_n_5 ;
  wire \sf_1_fu_384_reg[24]_i_1_n_6 ;
  wire \sf_1_fu_384_reg[24]_i_1_n_7 ;
  wire \sf_1_fu_384_reg[24]_i_1_n_8 ;
  wire \sf_1_fu_384_reg[28]_i_1_n_2 ;
  wire \sf_1_fu_384_reg[28]_i_1_n_3 ;
  wire \sf_1_fu_384_reg[28]_i_1_n_4 ;
  wire \sf_1_fu_384_reg[28]_i_1_n_5 ;
  wire \sf_1_fu_384_reg[28]_i_1_n_6 ;
  wire \sf_1_fu_384_reg[28]_i_1_n_7 ;
  wire \sf_1_fu_384_reg[28]_i_1_n_8 ;
  wire \sf_1_fu_384_reg[4]_i_1_n_1 ;
  wire \sf_1_fu_384_reg[4]_i_1_n_2 ;
  wire \sf_1_fu_384_reg[4]_i_1_n_3 ;
  wire \sf_1_fu_384_reg[4]_i_1_n_4 ;
  wire \sf_1_fu_384_reg[4]_i_1_n_5 ;
  wire \sf_1_fu_384_reg[4]_i_1_n_6 ;
  wire \sf_1_fu_384_reg[4]_i_1_n_7 ;
  wire \sf_1_fu_384_reg[4]_i_1_n_8 ;
  wire \sf_1_fu_384_reg[8]_i_1_n_1 ;
  wire \sf_1_fu_384_reg[8]_i_1_n_2 ;
  wire \sf_1_fu_384_reg[8]_i_1_n_3 ;
  wire \sf_1_fu_384_reg[8]_i_1_n_4 ;
  wire \sf_1_fu_384_reg[8]_i_1_n_5 ;
  wire \sf_1_fu_384_reg[8]_i_1_n_6 ;
  wire \sf_1_fu_384_reg[8]_i_1_n_7 ;
  wire \sf_1_fu_384_reg[8]_i_1_n_8 ;
  wire [31:5]sf_1_fu_384_reg__0;
  wire [31:0]sf_fu_2040_p2;
  wire threshs_m_thresholds_10_ce0;
  wire [31:0]tmp_V_10_fu_424;
  wire [31:0]tmp_V_11_fu_428;
  wire [31:0]tmp_V_12_fu_432;
  wire [31:0]tmp_V_13_fu_436;
  wire [31:0]tmp_V_14_fu_440;
  wire [31:0]tmp_V_15_fu_444;
  wire [31:0]tmp_V_16_fu_448;
  wire [31:0]tmp_V_17_fu_452;
  wire \tmp_V_17_fu_452[31]_i_2_n_1 ;
  wire [31:0]tmp_V_18_fu_456;
  wire [31:0]tmp_V_19_fu_460;
  wire [31:0]tmp_V_1_fu_392;
  wire [31:0]tmp_V_20_fu_464;
  wire [31:0]tmp_V_21_fu_468;
  wire [31:0]tmp_V_22_fu_472;
  wire [31:0]tmp_V_23_fu_476;
  wire [31:0]tmp_V_24_fu_480;
  wire [31:0]tmp_V_25_fu_484;
  wire \tmp_V_25_fu_484[31]_i_2_n_1 ;
  wire [31:0]tmp_V_26_fu_488;
  wire [31:0]tmp_V_27_fu_492;
  wire [31:0]tmp_V_28_fu_496;
  wire [31:0]tmp_V_29_fu_500;
  wire [31:0]tmp_V_2_fu_396;
  wire [31:0]tmp_V_30_fu_504;
  wire [31:0]tmp_V_31_fu_508;
  wire [31:0]tmp_V_32_fu_512;
  wire [31:0]tmp_V_4_fu_400;
  wire [31:0]tmp_V_5_fu_404;
  wire [31:0]tmp_V_6_fu_408;
  wire [31:0]tmp_V_7_fu_412;
  wire [31:0]tmp_V_8_fu_416;
  wire [31:0]tmp_V_9_fu_420;
  wire \tmp_V_9_fu_420[31]_i_2_n_1 ;
  wire [31:0]tmp_V_fu_388;
  wire \tmp_V_fu_388[31]_i_2_n_1 ;
  wire \tmp_V_fu_388[31]_i_3_n_1 ;
  wire [3:0]wgt_M_instance_0_V_1_reg_4670;
  wire [3:0]wgt_M_instance_0_V_2_reg_4710;
  wire [3:0]wgt_M_instance_0_V_3_reg_4750;
  wire [3:0]wgt_M_instance_0_V_reg_4630;
  wire [3:0]wgt_M_instance_1_V_1_reg_4675;
  wire [3:0]wgt_M_instance_1_V_2_reg_4715;
  wire [3:0]wgt_M_instance_1_V_3_reg_4755;
  wire [3:0]wgt_M_instance_1_V_reg_4635;
  wire [3:0]wgt_M_instance_2_V_1_reg_4680;
  wire [3:0]wgt_M_instance_2_V_2_reg_4720;
  wire [3:0]wgt_M_instance_2_V_3_reg_4760;
  wire [3:0]wgt_M_instance_2_V_reg_4640;
  wire [3:0]wgt_M_instance_3_V_1_reg_4685;
  wire [3:0]wgt_M_instance_3_V_2_reg_4725;
  wire [3:0]wgt_M_instance_3_V_3_reg_4765;
  wire [3:0]wgt_M_instance_3_V_reg_4645;
  wire [3:0]wgt_M_instance_4_V_1_reg_4690;
  wire [3:0]wgt_M_instance_4_V_2_reg_4730;
  wire [3:0]wgt_M_instance_4_V_3_reg_4770;
  wire [3:0]wgt_M_instance_4_V_reg_4650;
  wire [3:0]wgt_M_instance_5_V_1_reg_4695;
  wire [3:0]wgt_M_instance_5_V_2_reg_4735;
  wire [3:0]wgt_M_instance_5_V_3_reg_4775;
  wire [3:0]wgt_M_instance_5_V_reg_4655;
  wire [3:0]wgt_M_instance_6_V_1_reg_4700;
  wire [3:0]wgt_M_instance_6_V_2_reg_4740;
  wire [3:0]wgt_M_instance_6_V_3_reg_4780;
  wire [3:0]wgt_M_instance_6_V_reg_4660;
  wire [3:0]wgt_M_instance_7_V_1_reg_4705;
  wire [3:0]wgt_M_instance_7_V_2_reg_4745;
  wire [3:0]wgt_M_instance_7_V_3_reg_4785;
  wire [3:0]wgt_M_instance_7_V_reg_4665;
  wire [3:1]\NLW_accu_V_0_0_0_fu_368_reg[11]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_0_0_0_fu_368_reg[11]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_accu_V_0_0_0_fu_368_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_accu_V_0_1_0_fu_372_reg[11]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_0_1_0_fu_372_reg[11]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_accu_V_0_1_0_fu_372_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_accu_V_0_2_0_fu_376_reg[11]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_0_2_0_fu_376_reg[11]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_accu_V_0_2_0_fu_376_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_accu_V_0_3_0_fu_380_reg[11]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_accu_V_0_3_0_fu_380_reg[11]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_accu_V_0_3_0_fu_380_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_11_reg_4824_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_11_reg_4824_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_13_reg_4829_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_13_reg_4829_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_13_reg_4829_reg[9]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_13_reg_4829_reg[9]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_17_reg_4839_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_17_reg_4839_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_19_reg_4844_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_19_reg_4844_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_1_reg_4799_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_1_reg_4799_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_21_reg_4849_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_21_reg_4849_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_21_reg_4849_reg[9]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_21_reg_4849_reg[9]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_25_reg_4859_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_25_reg_4859_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_27_reg_4864_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_27_reg_4864_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_29_reg_4869_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_29_reg_4869_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_29_reg_4869_reg[9]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_29_reg_4869_reg[9]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_3_reg_4804_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_3_reg_4804_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_5_reg_4809_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_5_reg_4809_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_5_reg_4809_reg[9]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_5_reg_4809_reg[9]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_9_reg_4819_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_9_reg_4819_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_i_0_reg_1267_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_0_reg_1267_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln289_reg_4790_reg[0]_i_16_CO_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln289_reg_4790_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_10_reg_5204_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_10_reg_5204_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_11_reg_5209_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_11_reg_5209_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_12_reg_5214_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_12_reg_5214_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_13_reg_5219_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_13_reg_5219_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_14_reg_5224_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_14_reg_5224_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_15_reg_5229_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_15_reg_5229_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_16_reg_5234_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_16_reg_5234_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_17_reg_5239_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_17_reg_5239_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_18_reg_5244_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_18_reg_5244_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_19_reg_5249_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_19_reg_5249_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_1_reg_5159_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_1_reg_5159_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_20_reg_5254_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_20_reg_5254_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_21_reg_5259_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_21_reg_5259_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_22_reg_5264_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_22_reg_5264_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_23_reg_5269_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_23_reg_5269_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_24_reg_5274_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_24_reg_5274_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_25_reg_5279_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_25_reg_5279_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_26_reg_5284_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_26_reg_5284_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_27_reg_5289_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_27_reg_5289_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_28_reg_5294_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_28_reg_5294_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_29_reg_5299_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_29_reg_5299_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_2_reg_5164_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_2_reg_5164_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_30_reg_5304_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_30_reg_5304_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_31_reg_5309_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_31_reg_5309_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_32_reg_5314_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_32_reg_5314_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_33_reg_5319_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_33_reg_5319_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_34_reg_5324_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_34_reg_5324_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_35_reg_5329_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_35_reg_5329_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_36_reg_5334_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_36_reg_5334_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_37_reg_5339_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_37_reg_5339_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_38_reg_5344_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_38_reg_5344_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_39_reg_5349_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_39_reg_5349_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_3_reg_5169_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_3_reg_5169_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_40_reg_5354_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_40_reg_5354_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_41_reg_5359_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_41_reg_5359_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_42_reg_5364_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_42_reg_5364_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_43_reg_5369_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_43_reg_5369_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_44_reg_5374_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_44_reg_5374_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_45_reg_5379_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_45_reg_5379_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_46_reg_5384_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_46_reg_5384_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_47_reg_5389_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_47_reg_5389_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_48_reg_5394_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_48_reg_5394_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_49_reg_5399_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_49_reg_5399_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_4_reg_5174_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_4_reg_5174_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_50_reg_5404_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_50_reg_5404_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_51_reg_5409_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_51_reg_5409_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_52_reg_5414_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_52_reg_5414_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_53_reg_5419_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_53_reg_5419_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_54_reg_5424_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_54_reg_5424_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_55_reg_5429_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_55_reg_5429_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_5_reg_5179_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_5_reg_5179_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_6_reg_5184_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_6_reg_5184_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_7_reg_5189_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_7_reg_5189_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_8_reg_5194_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_8_reg_5194_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_9_reg_5199_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_9_reg_5199_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_reg_5154_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_reg_5154_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_nf_assign_fu_516_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_nf_assign_fu_516_reg[31]_i_3_O_UNCONNECTED ;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__0_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__0_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__0_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__0_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__1_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__1_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__10_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__10_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__10_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__10_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__11_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__11_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__11_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__11_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__12_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__12_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__12_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__12_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__13_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__13_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__13_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__14_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__14_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__14_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__15_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__15_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__15_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__16_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__16_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__16_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__16_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__17_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__17_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__17_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__17_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__18_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__18_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__18_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__19_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__19_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__19_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__19_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__2_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__2_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__2_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__2_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__20_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__20_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__20_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__20_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__21_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__21_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__21_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__21_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__22_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__22_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__22_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__22_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__23_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__23_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__23_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__23_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__24_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__24_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__24_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__24_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__25_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__25_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__25_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__25_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__26_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__26_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__26_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__26_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__27_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__27_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__27_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__28_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__28_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__28_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__29_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__29_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__29_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__3_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__3_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__3_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__3_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__30_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__30_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__30_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__31_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__31_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__31_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__32_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__32_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__32_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__33_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__33_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__33_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__34_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__34_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__34_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__35_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__35_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__35_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__36_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__36_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__36_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__37_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__37_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__37_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__38_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__38_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__38_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__39_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__39_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__39_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__4_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__4_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__4_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__4_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__40_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__40_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__40_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__41_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__41_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__41_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__42_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__42_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__42_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__43_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__43_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__43_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__44_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__44_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__44_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__45_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__45_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__45_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__46_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__46_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__46_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__47_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__47_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__47_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__48_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__48_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__48_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__49_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__49_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__49_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__5_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__5_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__5_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__5_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__50_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__50_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__50_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__51_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__51_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__51_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__52_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__52_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__52_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__53_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__53_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__53_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__54_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__54_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__54_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__6_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__6_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__6_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__6_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__7_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__7_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__7_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__7_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__8_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__8_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__8_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__8_DOPBDOP_UNCONNECTED;
  wire [15:15]NLW_nf_assign_fu_516_reg_rep__9_DOADO_UNCONNECTED;
  wire [15:0]NLW_nf_assign_fu_516_reg_rep__9_DOBDO_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__9_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_nf_assign_fu_516_reg_rep__9_DOPBDOP_UNCONNECTED;
  wire [3:3]\NLW_sf_1_fu_384_reg[28]_i_1_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_5jm StreamingFCLayer_5jm_U1
       (.Q(tmp_V_32_fu_512),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 (tmp_V_24_fu_480),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 (tmp_V_23_fu_476),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 (tmp_V_22_fu_472),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 (tmp_V_21_fu_468),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 (tmp_V_20_fu_464),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 (tmp_V_19_fu_460),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 (tmp_V_18_fu_456),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 (tmp_V_17_fu_452),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 (tmp_V_31_fu_508),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 (tmp_V_30_fu_504),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 (tmp_V_29_fu_500),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 (tmp_V_28_fu_496),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 (tmp_V_27_fu_492),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 (tmp_V_26_fu_488),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 (tmp_V_25_fu_484),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 (\sf_1_fu_384_reg[0]_rep_n_1 ),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 (tmp_V_8_fu_416),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 (tmp_V_7_fu_412),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 (tmp_V_6_fu_408),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 (tmp_V_5_fu_404),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 (tmp_V_4_fu_400),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 (tmp_V_2_fu_396),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 (tmp_V_1_fu_392),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 (tmp_V_fu_388),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 (tmp_V_16_fu_448),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 (tmp_V_15_fu_444),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 (tmp_V_14_fu_440),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 (tmp_V_13_fu_436),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 (tmp_V_12_fu_432),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 (tmp_V_11_fu_428),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 (tmp_V_10_fu_424),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 (tmp_V_9_fu_420),
        .mux_4_0(mux_4_0),
        .mux_4_1(mux_4_1),
        .out(sf_1_fu_384_reg[3:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw StreamingFCLayer_6jw_U10
       (.Q({\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[3] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[2] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[1] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[0] }),
        .S(StreamingFCLayer_6jw_U10_n_1),
        .\add_ln700_11_reg_4824_reg[7] (mul_ln1352_11_fu_2333_p2[7]),
        .\add_ln700_11_reg_4824_reg[7]_i_3 (wgt_M_instance_0_V_1_reg_4670),
        .p(mul_ln1352_8_fu_2294_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_0 StreamingFCLayer_6jw_U11
       (.Q(mul_ln1352_17_fu_2435_p0),
        .\add_ln700_13_reg_4829_reg[9]_i_26 (wgt_M_instance_1_V_1_reg_4675),
        .p(mul_ln1352_9_fu_2307_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_1 StreamingFCLayer_6jw_U12
       (.O(sext_ln700_11_fu_2409_p1[7]),
        .Q(mul_ln1352_10_fu_2320_p0),
        .S(StreamingFCLayer_6jw_U12_n_1),
        .\add_ln700_13_reg_4829_reg[7]_i_3 (wgt_M_instance_2_V_1_reg_4680),
        .p(mul_ln1352_10_fu_2320_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_2 StreamingFCLayer_6jw_U13
       (.Q(mul_ln1352_11_fu_2333_p0),
        .\add_ln700_11_reg_4824_reg[7]_i_17 (wgt_M_instance_3_V_1_reg_4685),
        .p(mul_ln1352_11_fu_2333_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_3 StreamingFCLayer_6jw_U14
       (.Q(mul_ln1352_12_fu_2346_p0),
        .S(StreamingFCLayer_6jw_U14_n_1),
        .\add_ln700_9_reg_4819_reg[7] (mul_ln1352_14_fu_2368_p2[7]),
        .\add_ln700_9_reg_4819_reg[7]_i_3 (wgt_M_instance_4_V_1_reg_4690),
        .p(mul_ln1352_12_fu_2346_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_4 StreamingFCLayer_6jw_U15
       (.Q(mul_ln1352_13_fu_2359_p0),
        .\mul_ln1352_13_reg_4814_reg[7] (wgt_M_instance_5_V_1_reg_4695),
        .p(mul_ln1352_13_fu_2359_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_5 StreamingFCLayer_6jw_U16
       (.Q(mul_ln1352_14_fu_2368_p0),
        .\add_ln700_9_reg_4819_reg[7]_i_17 (wgt_M_instance_6_V_1_reg_4700),
        .p(mul_ln1352_14_fu_2368_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_6 StreamingFCLayer_6jw_U17
       (.Q(mul_ln1352_15_fu_2381_p0),
        .S(StreamingFCLayer_6jw_U17_n_1),
        .\add_ln700_13_reg_4829_reg[9]_i_2 (mul_ln1352_9_fu_2307_p2[7]),
        .\add_ln700_13_reg_4829_reg[9]_i_6 (wgt_M_instance_7_V_1_reg_4705),
        .p(mul_ln1352_15_fu_2381_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_7 StreamingFCLayer_6jw_U18
       (.Q({\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[3] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[2] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[1] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[0] }),
        .S(StreamingFCLayer_6jw_U18_n_1),
        .\add_ln700_19_reg_4844_reg[7] (mul_ln1352_19_fu_2461_p2[7]),
        .\add_ln700_19_reg_4844_reg[7]_i_3 (wgt_M_instance_0_V_2_reg_4710),
        .p(mul_ln1352_16_fu_2422_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_8 StreamingFCLayer_6jw_U19
       (.Q(mul_ln1352_17_fu_2435_p0),
        .\add_ln700_21_reg_4849_reg[9]_i_26 (wgt_M_instance_1_V_2_reg_4715),
        .p(mul_ln1352_17_fu_2435_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_9 StreamingFCLayer_6jw_U2
       (.Q({\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[3] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[2] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[1] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[0] }),
        .S(StreamingFCLayer_6jw_U2_n_1),
        .\add_ln700_3_reg_4804_reg[7] (mul_ln1352_3_fu_2149_p2[7]),
        .\add_ln700_3_reg_4804_reg[7]_i_3 (wgt_M_instance_0_V_reg_4630),
        .p(mul_ln1352_fu_2068_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_10 StreamingFCLayer_6jw_U20
       (.O(sext_ln700_18_fu_2537_p1[7]),
        .Q(mul_ln1352_10_fu_2320_p0),
        .S(StreamingFCLayer_6jw_U20_n_1),
        .\add_ln700_21_reg_4849_reg[7]_i_3 (wgt_M_instance_2_V_2_reg_4720),
        .p(mul_ln1352_18_fu_2448_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_11 StreamingFCLayer_6jw_U21
       (.Q(mul_ln1352_11_fu_2333_p0),
        .\add_ln700_19_reg_4844_reg[7]_i_17 (wgt_M_instance_3_V_2_reg_4725),
        .p(mul_ln1352_19_fu_2461_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_12 StreamingFCLayer_6jw_U22
       (.Q(mul_ln1352_12_fu_2346_p0),
        .S(StreamingFCLayer_6jw_U22_n_1),
        .\add_ln700_17_reg_4839_reg[7] (mul_ln1352_22_fu_2496_p2[7]),
        .\add_ln700_17_reg_4839_reg[7]_i_3 (wgt_M_instance_4_V_2_reg_4730),
        .p(mul_ln1352_20_fu_2474_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_13 StreamingFCLayer_6jw_U23
       (.Q(mul_ln1352_13_fu_2359_p0),
        .\mul_ln1352_21_reg_4834_reg[7] (wgt_M_instance_5_V_2_reg_4735),
        .p(mul_ln1352_21_fu_2487_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_14 StreamingFCLayer_6jw_U24
       (.Q(mul_ln1352_14_fu_2368_p0),
        .\add_ln700_17_reg_4839_reg[7]_i_17 (wgt_M_instance_6_V_2_reg_4740),
        .p(mul_ln1352_22_fu_2496_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_15 StreamingFCLayer_6jw_U25
       (.Q(mul_ln1352_15_fu_2381_p0),
        .S(StreamingFCLayer_6jw_U25_n_1),
        .\add_ln700_21_reg_4849_reg[9]_i_2 (mul_ln1352_17_fu_2435_p2[7]),
        .\add_ln700_21_reg_4849_reg[9]_i_6 (wgt_M_instance_7_V_2_reg_4745),
        .p(mul_ln1352_23_fu_2509_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_16 StreamingFCLayer_6jw_U26
       (.Q({\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[3] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[2] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[1] ,\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[0] }),
        .S(StreamingFCLayer_6jw_U26_n_1),
        .\add_ln700_27_reg_4864_reg[7] (mul_ln1352_27_fu_2589_p2[7]),
        .\add_ln700_27_reg_4864_reg[7]_i_3 (wgt_M_instance_0_V_3_reg_4750),
        .p(mul_ln1352_24_fu_2550_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_17 StreamingFCLayer_6jw_U27
       (.Q(mul_ln1352_17_fu_2435_p0),
        .\add_ln700_29_reg_4869_reg[9]_i_26 (wgt_M_instance_1_V_3_reg_4755),
        .p(mul_ln1352_25_fu_2563_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_18 StreamingFCLayer_6jw_U28
       (.O(sext_ln700_25_fu_2665_p1[7]),
        .Q(mul_ln1352_10_fu_2320_p0),
        .S(StreamingFCLayer_6jw_U28_n_1),
        .\add_ln700_29_reg_4869_reg[7]_i_3 (wgt_M_instance_2_V_3_reg_4760),
        .p(mul_ln1352_26_fu_2576_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_19 StreamingFCLayer_6jw_U29
       (.Q(mul_ln1352_11_fu_2333_p0),
        .\add_ln700_27_reg_4864_reg[7]_i_17 (wgt_M_instance_3_V_3_reg_4765),
        .p(mul_ln1352_27_fu_2589_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_20 StreamingFCLayer_6jw_U3
       (.Q(mul_ln1352_17_fu_2435_p0),
        .\add_ln700_5_reg_4809_reg[9]_i_26 (wgt_M_instance_1_V_reg_4635),
        .p(mul_ln1352_1_fu_2095_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_21 StreamingFCLayer_6jw_U30
       (.Q(mul_ln1352_12_fu_2346_p0),
        .S(StreamingFCLayer_6jw_U30_n_1),
        .\add_ln700_25_reg_4859_reg[7] (mul_ln1352_30_fu_2624_p2[7]),
        .\add_ln700_25_reg_4859_reg[7]_i_3 (wgt_M_instance_4_V_3_reg_4770),
        .p(mul_ln1352_28_fu_2602_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_22 StreamingFCLayer_6jw_U31
       (.Q(mul_ln1352_13_fu_2359_p0),
        .\mul_ln1352_29_reg_4854_reg[7] (wgt_M_instance_5_V_3_reg_4775),
        .p(mul_ln1352_29_fu_2615_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_23 StreamingFCLayer_6jw_U32
       (.Q(mul_ln1352_14_fu_2368_p0),
        .\add_ln700_25_reg_4859_reg[7]_i_17 (wgt_M_instance_6_V_3_reg_4780),
        .p(mul_ln1352_30_fu_2624_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_24 StreamingFCLayer_6jw_U33
       (.Q(mul_ln1352_15_fu_2381_p0),
        .S(StreamingFCLayer_6jw_U33_n_1),
        .\add_ln700_29_reg_4869_reg[9]_i_2 (mul_ln1352_25_fu_2563_p2[7]),
        .\add_ln700_29_reg_4869_reg[9]_i_6 (wgt_M_instance_7_V_3_reg_4785),
        .p(mul_ln1352_31_fu_2637_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_25 StreamingFCLayer_6jw_U4
       (.O(sext_ln700_4_fu_2281_p1[7]),
        .Q(mul_ln1352_10_fu_2320_p0),
        .S(StreamingFCLayer_6jw_U4_n_1),
        .\add_ln700_5_reg_4809_reg[7]_i_3 (wgt_M_instance_2_V_reg_4640),
        .p(mul_ln1352_2_fu_2122_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_26 StreamingFCLayer_6jw_U5
       (.Q(mul_ln1352_11_fu_2333_p0),
        .\add_ln700_3_reg_4804_reg[7]_i_17 (wgt_M_instance_3_V_reg_4645),
        .p(mul_ln1352_3_fu_2149_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_27 StreamingFCLayer_6jw_U6
       (.Q(mul_ln1352_12_fu_2346_p0),
        .S(StreamingFCLayer_6jw_U6_n_1),
        .\add_ln700_1_reg_4799_reg[7] (mul_ln1352_6_fu_2226_p2[7]),
        .\add_ln700_1_reg_4799_reg[7]_i_3 (wgt_M_instance_4_V_reg_4650),
        .p(mul_ln1352_4_fu_2176_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_28 StreamingFCLayer_6jw_U7
       (.Q(mul_ln1352_13_fu_2359_p0),
        .\mul_ln1352_5_reg_4794_reg[7] (wgt_M_instance_5_V_reg_4655),
        .p(mul_ln1352_5_fu_2203_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_29 StreamingFCLayer_6jw_U8
       (.Q(mul_ln1352_14_fu_2368_p0),
        .\add_ln700_1_reg_4799_reg[7]_i_17 (wgt_M_instance_6_V_reg_4660),
        .p(mul_ln1352_6_fu_2226_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_30 StreamingFCLayer_6jw_U9
       (.Q(mul_ln1352_15_fu_2381_p0),
        .S(StreamingFCLayer_6jw_U9_n_1),
        .\add_ln700_5_reg_4809_reg[9]_i_2 (mul_ln1352_1_fu_2095_p2[7]),
        .\add_ln700_5_reg_4809_reg[9]_i_6 (wgt_M_instance_7_V_reg_4665),
        .p(mul_ln1352_7_fu_2253_p2));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_0_0_fu_368[11]_i_11 
       (.I0(sext_ln700_6_fu_2833_p1[8]),
        .I1(accu_V_0_0_0_fu_368[8]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_1_reg_4799[8]),
        .O(\accu_V_0_0_0_fu_368[11]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_368[11]_i_13 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_368[6]),
        .I2(add_ln700_1_reg_4799[6]),
        .I3(sext_ln700_6_fu_2833_p1[6]),
        .O(\accu_V_0_0_0_fu_368[11]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    \accu_V_0_0_0_fu_368[11]_i_14 
       (.I0(add_ln700_1_reg_4799[8]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_368[8]),
        .I3(sext_ln700_6_fu_2833_p1[8]),
        .O(\accu_V_0_0_0_fu_368[11]_i_14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \accu_V_0_0_0_fu_368[11]_i_15 
       (.I0(add_ln700_1_reg_4799[7]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_368[7]),
        .O(\accu_V_0_0_0_fu_368[11]_i_15_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \accu_V_0_0_0_fu_368[11]_i_16 
       (.I0(add_ln700_5_reg_4809[8]),
        .O(\accu_V_0_0_0_fu_368[11]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_0_0_0_fu_368[11]_i_17 
       (.I0(add_ln700_5_reg_4809[8]),
        .I1(add_ln700_5_reg_4809[9]),
        .O(\accu_V_0_0_0_fu_368[11]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_0_0_fu_368[11]_i_18 
       (.I0(add_ln700_5_reg_4809[8]),
        .I1(add_ln700_3_reg_4804[8]),
        .O(\accu_V_0_0_0_fu_368[11]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_0_0_fu_368[11]_i_19 
       (.I0(add_ln700_3_reg_4804[7]),
        .I1(add_ln700_5_reg_4809[7]),
        .O(\accu_V_0_0_0_fu_368[11]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'hBABA3220)) 
    \accu_V_0_0_0_fu_368[11]_i_2 
       (.I0(\accu_V_0_0_0_fu_368_reg[11]_i_10_n_2 ),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_368[10]),
        .I3(accu_V_0_0_0_fu_368[9]),
        .I4(sext_ln700_6_fu_2833_p1[9]),
        .O(\accu_V_0_0_0_fu_368[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_0_0_fu_368[11]_i_20 
       (.I0(add_ln700_3_reg_4804[6]),
        .I1(add_ln700_5_reg_4809[6]),
        .O(\accu_V_0_0_0_fu_368[11]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_0_0_fu_368[11]_i_21 
       (.I0(add_ln700_3_reg_4804[5]),
        .I1(add_ln700_5_reg_4809[5]),
        .O(\accu_V_0_0_0_fu_368[11]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_0_0_fu_368[11]_i_22 
       (.I0(add_ln700_3_reg_4804[4]),
        .I1(add_ln700_5_reg_4809[4]),
        .O(\accu_V_0_0_0_fu_368[11]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h00008E000A0A008E)) 
    \accu_V_0_0_0_fu_368[11]_i_3 
       (.I0(sext_ln700_6_fu_2833_p1[8]),
        .I1(accu_V_0_0_0_fu_368[8]),
        .I2(add_ln700_1_reg_4799[8]),
        .I3(accu_V_0_0_0_fu_368[9]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(sext_ln700_6_fu_2833_p1[9]),
        .O(\accu_V_0_0_0_fu_368[11]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7575757510107510)) 
    \accu_V_0_0_0_fu_368[11]_i_4 
       (.I0(\accu_V_0_0_0_fu_368[11]_i_11_n_1 ),
        .I1(mul_ln1352_5_reg_4794[7]),
        .I2(sext_ln700_6_fu_2833_p1[7]),
        .I3(accu_V_0_0_0_fu_368[7]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(add_ln700_1_reg_4799[7]),
        .O(\accu_V_0_0_0_fu_368[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99F9FF9F00909909)) 
    \accu_V_0_0_0_fu_368[11]_i_5 
       (.I0(sext_ln700_6_fu_2833_p1[7]),
        .I1(mul_ln1352_5_reg_4794[7]),
        .I2(accu_V_0_0_0_fu_368[7]),
        .I3(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I4(add_ln700_1_reg_4799[7]),
        .I5(\accu_V_0_0_0_fu_368[11]_i_13_n_1 ),
        .O(\accu_V_0_0_0_fu_368[11]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h55FFFEE055FF011F)) 
    \accu_V_0_0_0_fu_368[11]_i_6 
       (.I0(sext_ln700_6_fu_2833_p1[9]),
        .I1(accu_V_0_0_0_fu_368[9]),
        .I2(accu_V_0_0_0_fu_368[10]),
        .I3(\accu_V_0_0_0_fu_368_reg[11]_i_10_n_2 ),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(accu_V_0_0_0_fu_368[11]),
        .O(\accu_V_0_0_0_fu_368[11]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h9699666996996966)) 
    \accu_V_0_0_0_fu_368[11]_i_7 
       (.I0(\accu_V_0_0_0_fu_368[11]_i_3_n_1 ),
        .I1(\accu_V_0_0_0_fu_368_reg[11]_i_10_n_2 ),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(accu_V_0_0_0_fu_368[10]),
        .I4(sext_ln700_6_fu_2833_p1[9]),
        .I5(accu_V_0_0_0_fu_368[9]),
        .O(\accu_V_0_0_0_fu_368[11]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \accu_V_0_0_0_fu_368[11]_i_8 
       (.I0(\accu_V_0_0_0_fu_368[11]_i_4_n_1 ),
        .I1(sext_ln700_6_fu_2833_p1[9]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(accu_V_0_0_0_fu_368[9]),
        .I4(\accu_V_0_0_0_fu_368[11]_i_14_n_1 ),
        .O(\accu_V_0_0_0_fu_368[11]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \accu_V_0_0_0_fu_368[11]_i_9 
       (.I0(\accu_V_0_0_0_fu_368[11]_i_5_n_1 ),
        .I1(\accu_V_0_0_0_fu_368[11]_i_11_n_1 ),
        .I2(mul_ln1352_5_reg_4794[7]),
        .I3(sext_ln700_6_fu_2833_p1[7]),
        .I4(\accu_V_0_0_0_fu_368[11]_i_15_n_1 ),
        .O(\accu_V_0_0_0_fu_368[11]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_0_0_fu_368[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .O(accu_V_0_0_0_fu_3680));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_0_0_fu_368[15]_i_3 
       (.I0(accu_V_0_0_0_fu_368[13]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_3_fu_2796_p3__0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_0_0_fu_368[15]_i_4 
       (.I0(accu_V_0_0_0_fu_368[12]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_3_fu_2796_p3__0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_0_0_fu_368[15]_i_5 
       (.I0(accu_V_0_0_0_fu_368[11]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_3_fu_2796_p3__0[11]));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_0_0_fu_368[15]_i_6 
       (.I0(accu_V_0_0_0_fu_368[14]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_368[15]),
        .O(\accu_V_0_0_0_fu_368[15]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_0_0_fu_368[15]_i_7 
       (.I0(accu_V_0_0_0_fu_368[13]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_368[14]),
        .O(\accu_V_0_0_0_fu_368[15]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_0_0_fu_368[15]_i_8 
       (.I0(accu_V_0_0_0_fu_368[12]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_368[13]),
        .O(\accu_V_0_0_0_fu_368[15]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_0_0_fu_368[15]_i_9 
       (.I0(accu_V_0_0_0_fu_368[11]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_368[12]),
        .O(\accu_V_0_0_0_fu_368[15]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_368[3]_i_10 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_368[2]),
        .I2(add_ln700_1_reg_4799[2]),
        .I3(sext_ln700_6_fu_2833_p1[2]),
        .O(\accu_V_0_0_0_fu_368[3]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_0_0_fu_368[3]_i_11 
       (.I0(accu_V_0_0_0_fu_368[1]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_3_fu_2796_p3));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_0_0_fu_368[3]_i_2 
       (.I0(mul_ln1352_5_reg_4794[2]),
        .I1(\accu_V_0_0_0_fu_368[3]_i_9_n_1 ),
        .I2(sext_ln700_6_fu_2833_p1[1]),
        .I3(add_ln700_1_reg_4799[1]),
        .I4(accu_V_0_0_0_fu_368[1]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_0_0_fu_368[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h88E87717771788E8)) 
    \accu_V_0_0_0_fu_368[3]_i_3 
       (.I0(sext_ln700_6_fu_2833_p1[1]),
        .I1(add_ln700_1_reg_4799[1]),
        .I2(accu_V_0_0_0_fu_368[1]),
        .I3(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I4(mul_ln1352_5_reg_4794[2]),
        .I5(\accu_V_0_0_0_fu_368[3]_i_9_n_1 ),
        .O(\accu_V_0_0_0_fu_368[3]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h9A65659A)) 
    \accu_V_0_0_0_fu_368[3]_i_4 
       (.I0(add_ln700_1_reg_4799[1]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_368[1]),
        .I3(sext_ln700_6_fu_2833_p1[1]),
        .I4(mul_ln1352_5_reg_4794[1]),
        .O(\accu_V_0_0_0_fu_368[3]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_0_0_fu_368[3]_i_5 
       (.I0(\accu_V_0_0_0_fu_368[3]_i_2_n_1 ),
        .I1(\accu_V_0_0_0_fu_368[7]_i_14_n_1 ),
        .I2(mul_ln1352_5_reg_4794[3]),
        .I3(\accu_V_0_0_0_fu_368[3]_i_10_n_1 ),
        .O(\accu_V_0_0_0_fu_368[3]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \accu_V_0_0_0_fu_368[3]_i_6 
       (.I0(\accu_V_0_0_0_fu_368[3]_i_9_n_1 ),
        .I1(mul_ln1352_5_reg_4794[2]),
        .I2(sext_ln700_6_fu_2833_p1[1]),
        .I3(select_ln271_3_fu_2796_p3),
        .I4(add_ln700_1_reg_4799[1]),
        .I5(mul_ln1352_5_reg_4794[1]),
        .O(\accu_V_0_0_0_fu_368[3]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h6A6A566A)) 
    \accu_V_0_0_0_fu_368[3]_i_7 
       (.I0(\accu_V_0_0_0_fu_368[3]_i_4_n_1 ),
        .I1(sext_ln700_6_fu_2833_p1[0]),
        .I2(add_ln700_1_reg_4799[0]),
        .I3(accu_V_0_0_0_fu_368[0]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_0_0_fu_368[3]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h9A65659A)) 
    \accu_V_0_0_0_fu_368[3]_i_8 
       (.I0(add_ln700_1_reg_4799[0]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_368[0]),
        .I3(sext_ln700_6_fu_2833_p1[0]),
        .I4(mul_ln1352_5_reg_4794[0]),
        .O(\accu_V_0_0_0_fu_368[3]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_0_0_fu_368[3]_i_9 
       (.I0(sext_ln700_6_fu_2833_p1[2]),
        .I1(accu_V_0_0_0_fu_368[2]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_1_reg_4799[2]),
        .O(\accu_V_0_0_0_fu_368[3]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_0_0_fu_368[7]_i_10 
       (.I0(sext_ln700_6_fu_2833_p1[6]),
        .I1(accu_V_0_0_0_fu_368[6]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_1_reg_4799[6]),
        .O(\accu_V_0_0_0_fu_368[7]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_0_0_fu_368[7]_i_11 
       (.I0(sext_ln700_6_fu_2833_p1[5]),
        .I1(accu_V_0_0_0_fu_368[5]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_1_reg_4799[5]),
        .O(\accu_V_0_0_0_fu_368[7]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_0_0_fu_368[7]_i_12 
       (.I0(sext_ln700_6_fu_2833_p1[4]),
        .I1(accu_V_0_0_0_fu_368[4]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_1_reg_4799[4]),
        .O(\accu_V_0_0_0_fu_368[7]_i_12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_0_0_fu_368[7]_i_14 
       (.I0(sext_ln700_6_fu_2833_p1[3]),
        .I1(accu_V_0_0_0_fu_368[3]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_1_reg_4799[3]),
        .O(\accu_V_0_0_0_fu_368[7]_i_14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \accu_V_0_0_0_fu_368[7]_i_15 
       (.I0(add_ln700_1_reg_4799[7]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_368[7]),
        .O(\accu_V_0_0_0_fu_368[7]_i_15_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_368[7]_i_16 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_368[5]),
        .I2(add_ln700_1_reg_4799[5]),
        .I3(sext_ln700_6_fu_2833_p1[5]),
        .O(\accu_V_0_0_0_fu_368[7]_i_16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_368[7]_i_17 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_368[4]),
        .I2(add_ln700_1_reg_4799[4]),
        .I3(sext_ln700_6_fu_2833_p1[4]),
        .O(\accu_V_0_0_0_fu_368[7]_i_17_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_368[7]_i_18 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_368[3]),
        .I2(add_ln700_1_reg_4799[3]),
        .I3(sext_ln700_6_fu_2833_p1[3]),
        .O(\accu_V_0_0_0_fu_368[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_0_0_fu_368[7]_i_19 
       (.I0(add_ln700_3_reg_4804[3]),
        .I1(add_ln700_5_reg_4809[3]),
        .O(\accu_V_0_0_0_fu_368[7]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_0_0_fu_368[7]_i_2 
       (.I0(mul_ln1352_5_reg_4794[6]),
        .I1(\accu_V_0_0_0_fu_368[7]_i_10_n_1 ),
        .I2(sext_ln700_6_fu_2833_p1[5]),
        .I3(add_ln700_1_reg_4799[5]),
        .I4(accu_V_0_0_0_fu_368[5]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_0_0_fu_368[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_0_0_fu_368[7]_i_20 
       (.I0(add_ln700_3_reg_4804[2]),
        .I1(add_ln700_5_reg_4809[2]),
        .O(\accu_V_0_0_0_fu_368[7]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_0_0_fu_368[7]_i_21 
       (.I0(add_ln700_3_reg_4804[1]),
        .I1(add_ln700_5_reg_4809[1]),
        .O(\accu_V_0_0_0_fu_368[7]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_0_0_fu_368[7]_i_22 
       (.I0(add_ln700_3_reg_4804[0]),
        .I1(add_ln700_5_reg_4809[0]),
        .O(\accu_V_0_0_0_fu_368[7]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_0_0_fu_368[7]_i_3 
       (.I0(mul_ln1352_5_reg_4794[5]),
        .I1(\accu_V_0_0_0_fu_368[7]_i_11_n_1 ),
        .I2(sext_ln700_6_fu_2833_p1[4]),
        .I3(add_ln700_1_reg_4799[4]),
        .I4(accu_V_0_0_0_fu_368[4]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_0_0_fu_368[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_0_0_fu_368[7]_i_4 
       (.I0(mul_ln1352_5_reg_4794[4]),
        .I1(\accu_V_0_0_0_fu_368[7]_i_12_n_1 ),
        .I2(sext_ln700_6_fu_2833_p1[3]),
        .I3(add_ln700_1_reg_4799[3]),
        .I4(accu_V_0_0_0_fu_368[3]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_0_0_fu_368[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_0_0_fu_368[7]_i_5 
       (.I0(mul_ln1352_5_reg_4794[3]),
        .I1(\accu_V_0_0_0_fu_368[7]_i_14_n_1 ),
        .I2(sext_ln700_6_fu_2833_p1[2]),
        .I3(add_ln700_1_reg_4799[2]),
        .I4(accu_V_0_0_0_fu_368[2]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_0_0_fu_368[7]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \accu_V_0_0_0_fu_368[7]_i_6 
       (.I0(\accu_V_0_0_0_fu_368[7]_i_2_n_1 ),
        .I1(\accu_V_0_0_0_fu_368[7]_i_15_n_1 ),
        .I2(sext_ln700_6_fu_2833_p1[7]),
        .I3(mul_ln1352_5_reg_4794[7]),
        .I4(\accu_V_0_0_0_fu_368[11]_i_13_n_1 ),
        .O(\accu_V_0_0_0_fu_368[7]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_0_0_fu_368[7]_i_7 
       (.I0(\accu_V_0_0_0_fu_368[7]_i_3_n_1 ),
        .I1(\accu_V_0_0_0_fu_368[7]_i_10_n_1 ),
        .I2(mul_ln1352_5_reg_4794[6]),
        .I3(\accu_V_0_0_0_fu_368[7]_i_16_n_1 ),
        .O(\accu_V_0_0_0_fu_368[7]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_0_0_fu_368[7]_i_8 
       (.I0(\accu_V_0_0_0_fu_368[7]_i_4_n_1 ),
        .I1(\accu_V_0_0_0_fu_368[7]_i_11_n_1 ),
        .I2(mul_ln1352_5_reg_4794[5]),
        .I3(\accu_V_0_0_0_fu_368[7]_i_17_n_1 ),
        .O(\accu_V_0_0_0_fu_368[7]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_0_0_fu_368[7]_i_9 
       (.I0(\accu_V_0_0_0_fu_368[7]_i_5_n_1 ),
        .I1(\accu_V_0_0_0_fu_368[7]_i_12_n_1 ),
        .I2(mul_ln1352_5_reg_4794[4]),
        .I3(\accu_V_0_0_0_fu_368[7]_i_18_n_1 ),
        .O(\accu_V_0_0_0_fu_368[7]_i_9_n_1 ));
  FDRE \accu_V_0_0_0_fu_368_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[0]),
        .Q(accu_V_0_0_0_fu_368[0]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_368_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[10]),
        .Q(accu_V_0_0_0_fu_368[10]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_368_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[11]),
        .Q(accu_V_0_0_0_fu_368[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_0_0_fu_368_reg[11]_i_1 
       (.CI(\accu_V_0_0_0_fu_368_reg[7]_i_1_n_1 ),
        .CO({\accu_V_0_0_0_fu_368_reg[11]_i_1_n_1 ,\accu_V_0_0_0_fu_368_reg[11]_i_1_n_2 ,\accu_V_0_0_0_fu_368_reg[11]_i_1_n_3 ,\accu_V_0_0_0_fu_368_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_0_0_fu_368[11]_i_2_n_1 ,\accu_V_0_0_0_fu_368[11]_i_3_n_1 ,\accu_V_0_0_0_fu_368[11]_i_4_n_1 ,\accu_V_0_0_0_fu_368[11]_i_5_n_1 }),
        .O(accu_0_0_V_fu_2837_p2[11:8]),
        .S({\accu_V_0_0_0_fu_368[11]_i_6_n_1 ,\accu_V_0_0_0_fu_368[11]_i_7_n_1 ,\accu_V_0_0_0_fu_368[11]_i_8_n_1 ,\accu_V_0_0_0_fu_368[11]_i_9_n_1 }));
  CARRY4 \accu_V_0_0_0_fu_368_reg[11]_i_10 
       (.CI(\accu_V_0_0_0_fu_368_reg[11]_i_12_n_1 ),
        .CO({\NLW_accu_V_0_0_0_fu_368_reg[11]_i_10_CO_UNCONNECTED [3],\accu_V_0_0_0_fu_368_reg[11]_i_10_n_2 ,\NLW_accu_V_0_0_0_fu_368_reg[11]_i_10_CO_UNCONNECTED [1],\accu_V_0_0_0_fu_368_reg[11]_i_10_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln700_5_reg_4809[8],\accu_V_0_0_0_fu_368[11]_i_16_n_1 }),
        .O({\NLW_accu_V_0_0_0_fu_368_reg[11]_i_10_O_UNCONNECTED [3:2],sext_ln700_6_fu_2833_p1[9:8]}),
        .S({1'b0,1'b1,\accu_V_0_0_0_fu_368[11]_i_17_n_1 ,\accu_V_0_0_0_fu_368[11]_i_18_n_1 }));
  CARRY4 \accu_V_0_0_0_fu_368_reg[11]_i_12 
       (.CI(\accu_V_0_0_0_fu_368_reg[7]_i_13_n_1 ),
        .CO({\accu_V_0_0_0_fu_368_reg[11]_i_12_n_1 ,\accu_V_0_0_0_fu_368_reg[11]_i_12_n_2 ,\accu_V_0_0_0_fu_368_reg[11]_i_12_n_3 ,\accu_V_0_0_0_fu_368_reg[11]_i_12_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln700_3_reg_4804[7:4]),
        .O(sext_ln700_6_fu_2833_p1[7:4]),
        .S({\accu_V_0_0_0_fu_368[11]_i_19_n_1 ,\accu_V_0_0_0_fu_368[11]_i_20_n_1 ,\accu_V_0_0_0_fu_368[11]_i_21_n_1 ,\accu_V_0_0_0_fu_368[11]_i_22_n_1 }));
  FDRE \accu_V_0_0_0_fu_368_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[12]),
        .Q(accu_V_0_0_0_fu_368[12]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_368_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[13]),
        .Q(accu_V_0_0_0_fu_368[13]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_368_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[14]),
        .Q(accu_V_0_0_0_fu_368[14]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_368_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[15]),
        .Q(accu_V_0_0_0_fu_368[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_0_0_fu_368_reg[15]_i_2 
       (.CI(\accu_V_0_0_0_fu_368_reg[11]_i_1_n_1 ),
        .CO({\NLW_accu_V_0_0_0_fu_368_reg[15]_i_2_CO_UNCONNECTED [3],\accu_V_0_0_0_fu_368_reg[15]_i_2_n_2 ,\accu_V_0_0_0_fu_368_reg[15]_i_2_n_3 ,\accu_V_0_0_0_fu_368_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln271_3_fu_2796_p3__0}),
        .O(accu_0_0_V_fu_2837_p2[15:12]),
        .S({\accu_V_0_0_0_fu_368[15]_i_6_n_1 ,\accu_V_0_0_0_fu_368[15]_i_7_n_1 ,\accu_V_0_0_0_fu_368[15]_i_8_n_1 ,\accu_V_0_0_0_fu_368[15]_i_9_n_1 }));
  FDRE \accu_V_0_0_0_fu_368_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[1]),
        .Q(accu_V_0_0_0_fu_368[1]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_368_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[2]),
        .Q(accu_V_0_0_0_fu_368[2]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_368_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[3]),
        .Q(accu_V_0_0_0_fu_368[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_0_0_fu_368_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_0_0_0_fu_368_reg[3]_i_1_n_1 ,\accu_V_0_0_0_fu_368_reg[3]_i_1_n_2 ,\accu_V_0_0_0_fu_368_reg[3]_i_1_n_3 ,\accu_V_0_0_0_fu_368_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_0_0_fu_368[3]_i_2_n_1 ,\accu_V_0_0_0_fu_368[3]_i_3_n_1 ,\accu_V_0_0_0_fu_368[3]_i_4_n_1 ,mul_ln1352_5_reg_4794[0]}),
        .O(accu_0_0_V_fu_2837_p2[3:0]),
        .S({\accu_V_0_0_0_fu_368[3]_i_5_n_1 ,\accu_V_0_0_0_fu_368[3]_i_6_n_1 ,\accu_V_0_0_0_fu_368[3]_i_7_n_1 ,\accu_V_0_0_0_fu_368[3]_i_8_n_1 }));
  FDRE \accu_V_0_0_0_fu_368_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[4]),
        .Q(accu_V_0_0_0_fu_368[4]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_368_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[5]),
        .Q(accu_V_0_0_0_fu_368[5]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_368_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[6]),
        .Q(accu_V_0_0_0_fu_368[6]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_368_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[7]),
        .Q(accu_V_0_0_0_fu_368[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_0_0_fu_368_reg[7]_i_1 
       (.CI(\accu_V_0_0_0_fu_368_reg[3]_i_1_n_1 ),
        .CO({\accu_V_0_0_0_fu_368_reg[7]_i_1_n_1 ,\accu_V_0_0_0_fu_368_reg[7]_i_1_n_2 ,\accu_V_0_0_0_fu_368_reg[7]_i_1_n_3 ,\accu_V_0_0_0_fu_368_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_0_0_fu_368[7]_i_2_n_1 ,\accu_V_0_0_0_fu_368[7]_i_3_n_1 ,\accu_V_0_0_0_fu_368[7]_i_4_n_1 ,\accu_V_0_0_0_fu_368[7]_i_5_n_1 }),
        .O(accu_0_0_V_fu_2837_p2[7:4]),
        .S({\accu_V_0_0_0_fu_368[7]_i_6_n_1 ,\accu_V_0_0_0_fu_368[7]_i_7_n_1 ,\accu_V_0_0_0_fu_368[7]_i_8_n_1 ,\accu_V_0_0_0_fu_368[7]_i_9_n_1 }));
  CARRY4 \accu_V_0_0_0_fu_368_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\accu_V_0_0_0_fu_368_reg[7]_i_13_n_1 ,\accu_V_0_0_0_fu_368_reg[7]_i_13_n_2 ,\accu_V_0_0_0_fu_368_reg[7]_i_13_n_3 ,\accu_V_0_0_0_fu_368_reg[7]_i_13_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln700_3_reg_4804[3:0]),
        .O(sext_ln700_6_fu_2833_p1[3:0]),
        .S({\accu_V_0_0_0_fu_368[7]_i_19_n_1 ,\accu_V_0_0_0_fu_368[7]_i_20_n_1 ,\accu_V_0_0_0_fu_368[7]_i_21_n_1 ,\accu_V_0_0_0_fu_368[7]_i_22_n_1 }));
  FDRE \accu_V_0_0_0_fu_368_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[8]),
        .Q(accu_V_0_0_0_fu_368[8]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_368_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_0_V_fu_2837_p2[9]),
        .Q(accu_V_0_0_0_fu_368[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_1_0_fu_372[11]_i_11 
       (.I0(sext_ln700_13_fu_2873_p1[8]),
        .I1(accu_V_0_1_0_fu_372[8]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_9_reg_4819[8]),
        .O(\accu_V_0_1_0_fu_372[11]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_372[11]_i_13 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_372[6]),
        .I2(add_ln700_9_reg_4819[6]),
        .I3(sext_ln700_13_fu_2873_p1[6]),
        .O(\accu_V_0_1_0_fu_372[11]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    \accu_V_0_1_0_fu_372[11]_i_14 
       (.I0(add_ln700_9_reg_4819[8]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_372[8]),
        .I3(sext_ln700_13_fu_2873_p1[8]),
        .O(\accu_V_0_1_0_fu_372[11]_i_14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \accu_V_0_1_0_fu_372[11]_i_15 
       (.I0(add_ln700_9_reg_4819[7]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_372[7]),
        .O(\accu_V_0_1_0_fu_372[11]_i_15_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \accu_V_0_1_0_fu_372[11]_i_16 
       (.I0(add_ln700_13_reg_4829[8]),
        .O(\accu_V_0_1_0_fu_372[11]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_0_1_0_fu_372[11]_i_17 
       (.I0(add_ln700_13_reg_4829[8]),
        .I1(add_ln700_13_reg_4829[9]),
        .O(\accu_V_0_1_0_fu_372[11]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_1_0_fu_372[11]_i_18 
       (.I0(add_ln700_13_reg_4829[8]),
        .I1(add_ln700_11_reg_4824[8]),
        .O(\accu_V_0_1_0_fu_372[11]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_1_0_fu_372[11]_i_19 
       (.I0(add_ln700_11_reg_4824[7]),
        .I1(add_ln700_13_reg_4829[7]),
        .O(\accu_V_0_1_0_fu_372[11]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'hBABA3220)) 
    \accu_V_0_1_0_fu_372[11]_i_2 
       (.I0(\accu_V_0_1_0_fu_372_reg[11]_i_10_n_2 ),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_372[10]),
        .I3(accu_V_0_1_0_fu_372[9]),
        .I4(sext_ln700_13_fu_2873_p1[9]),
        .O(\accu_V_0_1_0_fu_372[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_1_0_fu_372[11]_i_20 
       (.I0(add_ln700_11_reg_4824[6]),
        .I1(add_ln700_13_reg_4829[6]),
        .O(\accu_V_0_1_0_fu_372[11]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_1_0_fu_372[11]_i_21 
       (.I0(add_ln700_11_reg_4824[5]),
        .I1(add_ln700_13_reg_4829[5]),
        .O(\accu_V_0_1_0_fu_372[11]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_1_0_fu_372[11]_i_22 
       (.I0(add_ln700_11_reg_4824[4]),
        .I1(add_ln700_13_reg_4829[4]),
        .O(\accu_V_0_1_0_fu_372[11]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h00008E000A0A008E)) 
    \accu_V_0_1_0_fu_372[11]_i_3 
       (.I0(sext_ln700_13_fu_2873_p1[8]),
        .I1(accu_V_0_1_0_fu_372[8]),
        .I2(add_ln700_9_reg_4819[8]),
        .I3(accu_V_0_1_0_fu_372[9]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(sext_ln700_13_fu_2873_p1[9]),
        .O(\accu_V_0_1_0_fu_372[11]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7575757510107510)) 
    \accu_V_0_1_0_fu_372[11]_i_4 
       (.I0(\accu_V_0_1_0_fu_372[11]_i_11_n_1 ),
        .I1(mul_ln1352_13_reg_4814[7]),
        .I2(sext_ln700_13_fu_2873_p1[7]),
        .I3(accu_V_0_1_0_fu_372[7]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(add_ln700_9_reg_4819[7]),
        .O(\accu_V_0_1_0_fu_372[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99F9FF9F00909909)) 
    \accu_V_0_1_0_fu_372[11]_i_5 
       (.I0(sext_ln700_13_fu_2873_p1[7]),
        .I1(mul_ln1352_13_reg_4814[7]),
        .I2(accu_V_0_1_0_fu_372[7]),
        .I3(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I4(add_ln700_9_reg_4819[7]),
        .I5(\accu_V_0_1_0_fu_372[11]_i_13_n_1 ),
        .O(\accu_V_0_1_0_fu_372[11]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h55FFFEE055FF011F)) 
    \accu_V_0_1_0_fu_372[11]_i_6 
       (.I0(sext_ln700_13_fu_2873_p1[9]),
        .I1(accu_V_0_1_0_fu_372[9]),
        .I2(accu_V_0_1_0_fu_372[10]),
        .I3(\accu_V_0_1_0_fu_372_reg[11]_i_10_n_2 ),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(accu_V_0_1_0_fu_372[11]),
        .O(\accu_V_0_1_0_fu_372[11]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h9699666996996966)) 
    \accu_V_0_1_0_fu_372[11]_i_7 
       (.I0(\accu_V_0_1_0_fu_372[11]_i_3_n_1 ),
        .I1(\accu_V_0_1_0_fu_372_reg[11]_i_10_n_2 ),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(accu_V_0_1_0_fu_372[10]),
        .I4(sext_ln700_13_fu_2873_p1[9]),
        .I5(accu_V_0_1_0_fu_372[9]),
        .O(\accu_V_0_1_0_fu_372[11]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \accu_V_0_1_0_fu_372[11]_i_8 
       (.I0(\accu_V_0_1_0_fu_372[11]_i_4_n_1 ),
        .I1(sext_ln700_13_fu_2873_p1[9]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(accu_V_0_1_0_fu_372[9]),
        .I4(\accu_V_0_1_0_fu_372[11]_i_14_n_1 ),
        .O(\accu_V_0_1_0_fu_372[11]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \accu_V_0_1_0_fu_372[11]_i_9 
       (.I0(\accu_V_0_1_0_fu_372[11]_i_5_n_1 ),
        .I1(\accu_V_0_1_0_fu_372[11]_i_11_n_1 ),
        .I2(mul_ln1352_13_reg_4814[7]),
        .I3(sext_ln700_13_fu_2873_p1[7]),
        .I4(\accu_V_0_1_0_fu_372[11]_i_15_n_1 ),
        .O(\accu_V_0_1_0_fu_372[11]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_1_0_fu_372[15]_i_2 
       (.I0(accu_V_0_1_0_fu_372[13]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_2_fu_2789_p3__0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_1_0_fu_372[15]_i_3 
       (.I0(accu_V_0_1_0_fu_372[12]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_2_fu_2789_p3__0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_1_0_fu_372[15]_i_4 
       (.I0(accu_V_0_1_0_fu_372[11]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_2_fu_2789_p3__0[11]));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_1_0_fu_372[15]_i_5 
       (.I0(accu_V_0_1_0_fu_372[14]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_372[15]),
        .O(\accu_V_0_1_0_fu_372[15]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_1_0_fu_372[15]_i_6 
       (.I0(accu_V_0_1_0_fu_372[13]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_372[14]),
        .O(\accu_V_0_1_0_fu_372[15]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_1_0_fu_372[15]_i_7 
       (.I0(accu_V_0_1_0_fu_372[12]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_372[13]),
        .O(\accu_V_0_1_0_fu_372[15]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_1_0_fu_372[15]_i_8 
       (.I0(accu_V_0_1_0_fu_372[11]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_372[12]),
        .O(\accu_V_0_1_0_fu_372[15]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_372[3]_i_10 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_372[2]),
        .I2(add_ln700_9_reg_4819[2]),
        .I3(sext_ln700_13_fu_2873_p1[2]),
        .O(\accu_V_0_1_0_fu_372[3]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_1_0_fu_372[3]_i_11 
       (.I0(accu_V_0_1_0_fu_372[1]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_2_fu_2789_p3));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_1_0_fu_372[3]_i_2 
       (.I0(mul_ln1352_13_reg_4814[2]),
        .I1(\accu_V_0_1_0_fu_372[3]_i_9_n_1 ),
        .I2(sext_ln700_13_fu_2873_p1[1]),
        .I3(add_ln700_9_reg_4819[1]),
        .I4(accu_V_0_1_0_fu_372[1]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_1_0_fu_372[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h88E87717771788E8)) 
    \accu_V_0_1_0_fu_372[3]_i_3 
       (.I0(sext_ln700_13_fu_2873_p1[1]),
        .I1(add_ln700_9_reg_4819[1]),
        .I2(accu_V_0_1_0_fu_372[1]),
        .I3(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I4(mul_ln1352_13_reg_4814[2]),
        .I5(\accu_V_0_1_0_fu_372[3]_i_9_n_1 ),
        .O(\accu_V_0_1_0_fu_372[3]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h9A65659A)) 
    \accu_V_0_1_0_fu_372[3]_i_4 
       (.I0(add_ln700_9_reg_4819[1]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_372[1]),
        .I3(sext_ln700_13_fu_2873_p1[1]),
        .I4(mul_ln1352_13_reg_4814[1]),
        .O(\accu_V_0_1_0_fu_372[3]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_1_0_fu_372[3]_i_5 
       (.I0(\accu_V_0_1_0_fu_372[3]_i_2_n_1 ),
        .I1(\accu_V_0_1_0_fu_372[7]_i_14_n_1 ),
        .I2(mul_ln1352_13_reg_4814[3]),
        .I3(\accu_V_0_1_0_fu_372[3]_i_10_n_1 ),
        .O(\accu_V_0_1_0_fu_372[3]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \accu_V_0_1_0_fu_372[3]_i_6 
       (.I0(\accu_V_0_1_0_fu_372[3]_i_9_n_1 ),
        .I1(mul_ln1352_13_reg_4814[2]),
        .I2(sext_ln700_13_fu_2873_p1[1]),
        .I3(select_ln271_2_fu_2789_p3),
        .I4(add_ln700_9_reg_4819[1]),
        .I5(mul_ln1352_13_reg_4814[1]),
        .O(\accu_V_0_1_0_fu_372[3]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h6A6A566A)) 
    \accu_V_0_1_0_fu_372[3]_i_7 
       (.I0(\accu_V_0_1_0_fu_372[3]_i_4_n_1 ),
        .I1(sext_ln700_13_fu_2873_p1[0]),
        .I2(add_ln700_9_reg_4819[0]),
        .I3(accu_V_0_1_0_fu_372[0]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_1_0_fu_372[3]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h9A65659A)) 
    \accu_V_0_1_0_fu_372[3]_i_8 
       (.I0(add_ln700_9_reg_4819[0]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_372[0]),
        .I3(sext_ln700_13_fu_2873_p1[0]),
        .I4(mul_ln1352_13_reg_4814[0]),
        .O(\accu_V_0_1_0_fu_372[3]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_1_0_fu_372[3]_i_9 
       (.I0(sext_ln700_13_fu_2873_p1[2]),
        .I1(accu_V_0_1_0_fu_372[2]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_9_reg_4819[2]),
        .O(\accu_V_0_1_0_fu_372[3]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_1_0_fu_372[7]_i_10 
       (.I0(sext_ln700_13_fu_2873_p1[6]),
        .I1(accu_V_0_1_0_fu_372[6]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_9_reg_4819[6]),
        .O(\accu_V_0_1_0_fu_372[7]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_1_0_fu_372[7]_i_11 
       (.I0(sext_ln700_13_fu_2873_p1[5]),
        .I1(accu_V_0_1_0_fu_372[5]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_9_reg_4819[5]),
        .O(\accu_V_0_1_0_fu_372[7]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_1_0_fu_372[7]_i_12 
       (.I0(sext_ln700_13_fu_2873_p1[4]),
        .I1(accu_V_0_1_0_fu_372[4]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_9_reg_4819[4]),
        .O(\accu_V_0_1_0_fu_372[7]_i_12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_1_0_fu_372[7]_i_14 
       (.I0(sext_ln700_13_fu_2873_p1[3]),
        .I1(accu_V_0_1_0_fu_372[3]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_9_reg_4819[3]),
        .O(\accu_V_0_1_0_fu_372[7]_i_14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \accu_V_0_1_0_fu_372[7]_i_15 
       (.I0(add_ln700_9_reg_4819[7]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_372[7]),
        .O(\accu_V_0_1_0_fu_372[7]_i_15_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_372[7]_i_16 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_372[5]),
        .I2(add_ln700_9_reg_4819[5]),
        .I3(sext_ln700_13_fu_2873_p1[5]),
        .O(\accu_V_0_1_0_fu_372[7]_i_16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_372[7]_i_17 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_372[4]),
        .I2(add_ln700_9_reg_4819[4]),
        .I3(sext_ln700_13_fu_2873_p1[4]),
        .O(\accu_V_0_1_0_fu_372[7]_i_17_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_372[7]_i_18 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_372[3]),
        .I2(add_ln700_9_reg_4819[3]),
        .I3(sext_ln700_13_fu_2873_p1[3]),
        .O(\accu_V_0_1_0_fu_372[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_1_0_fu_372[7]_i_19 
       (.I0(add_ln700_11_reg_4824[3]),
        .I1(add_ln700_13_reg_4829[3]),
        .O(\accu_V_0_1_0_fu_372[7]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_1_0_fu_372[7]_i_2 
       (.I0(mul_ln1352_13_reg_4814[6]),
        .I1(\accu_V_0_1_0_fu_372[7]_i_10_n_1 ),
        .I2(sext_ln700_13_fu_2873_p1[5]),
        .I3(add_ln700_9_reg_4819[5]),
        .I4(accu_V_0_1_0_fu_372[5]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_1_0_fu_372[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_1_0_fu_372[7]_i_20 
       (.I0(add_ln700_11_reg_4824[2]),
        .I1(add_ln700_13_reg_4829[2]),
        .O(\accu_V_0_1_0_fu_372[7]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_1_0_fu_372[7]_i_21 
       (.I0(add_ln700_11_reg_4824[1]),
        .I1(add_ln700_13_reg_4829[1]),
        .O(\accu_V_0_1_0_fu_372[7]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_1_0_fu_372[7]_i_22 
       (.I0(add_ln700_11_reg_4824[0]),
        .I1(add_ln700_13_reg_4829[0]),
        .O(\accu_V_0_1_0_fu_372[7]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_1_0_fu_372[7]_i_3 
       (.I0(mul_ln1352_13_reg_4814[5]),
        .I1(\accu_V_0_1_0_fu_372[7]_i_11_n_1 ),
        .I2(sext_ln700_13_fu_2873_p1[4]),
        .I3(add_ln700_9_reg_4819[4]),
        .I4(accu_V_0_1_0_fu_372[4]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_1_0_fu_372[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_1_0_fu_372[7]_i_4 
       (.I0(mul_ln1352_13_reg_4814[4]),
        .I1(\accu_V_0_1_0_fu_372[7]_i_12_n_1 ),
        .I2(sext_ln700_13_fu_2873_p1[3]),
        .I3(add_ln700_9_reg_4819[3]),
        .I4(accu_V_0_1_0_fu_372[3]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_1_0_fu_372[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_1_0_fu_372[7]_i_5 
       (.I0(mul_ln1352_13_reg_4814[3]),
        .I1(\accu_V_0_1_0_fu_372[7]_i_14_n_1 ),
        .I2(sext_ln700_13_fu_2873_p1[2]),
        .I3(add_ln700_9_reg_4819[2]),
        .I4(accu_V_0_1_0_fu_372[2]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_1_0_fu_372[7]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \accu_V_0_1_0_fu_372[7]_i_6 
       (.I0(\accu_V_0_1_0_fu_372[7]_i_2_n_1 ),
        .I1(\accu_V_0_1_0_fu_372[7]_i_15_n_1 ),
        .I2(sext_ln700_13_fu_2873_p1[7]),
        .I3(mul_ln1352_13_reg_4814[7]),
        .I4(\accu_V_0_1_0_fu_372[11]_i_13_n_1 ),
        .O(\accu_V_0_1_0_fu_372[7]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_1_0_fu_372[7]_i_7 
       (.I0(\accu_V_0_1_0_fu_372[7]_i_3_n_1 ),
        .I1(\accu_V_0_1_0_fu_372[7]_i_10_n_1 ),
        .I2(mul_ln1352_13_reg_4814[6]),
        .I3(\accu_V_0_1_0_fu_372[7]_i_16_n_1 ),
        .O(\accu_V_0_1_0_fu_372[7]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_1_0_fu_372[7]_i_8 
       (.I0(\accu_V_0_1_0_fu_372[7]_i_4_n_1 ),
        .I1(\accu_V_0_1_0_fu_372[7]_i_11_n_1 ),
        .I2(mul_ln1352_13_reg_4814[5]),
        .I3(\accu_V_0_1_0_fu_372[7]_i_17_n_1 ),
        .O(\accu_V_0_1_0_fu_372[7]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_1_0_fu_372[7]_i_9 
       (.I0(\accu_V_0_1_0_fu_372[7]_i_5_n_1 ),
        .I1(\accu_V_0_1_0_fu_372[7]_i_12_n_1 ),
        .I2(mul_ln1352_13_reg_4814[4]),
        .I3(\accu_V_0_1_0_fu_372[7]_i_18_n_1 ),
        .O(\accu_V_0_1_0_fu_372[7]_i_9_n_1 ));
  FDRE \accu_V_0_1_0_fu_372_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[0]),
        .Q(accu_V_0_1_0_fu_372[0]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_372_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[10]),
        .Q(accu_V_0_1_0_fu_372[10]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_372_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[11]),
        .Q(accu_V_0_1_0_fu_372[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_1_0_fu_372_reg[11]_i_1 
       (.CI(\accu_V_0_1_0_fu_372_reg[7]_i_1_n_1 ),
        .CO({\accu_V_0_1_0_fu_372_reg[11]_i_1_n_1 ,\accu_V_0_1_0_fu_372_reg[11]_i_1_n_2 ,\accu_V_0_1_0_fu_372_reg[11]_i_1_n_3 ,\accu_V_0_1_0_fu_372_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_1_0_fu_372[11]_i_2_n_1 ,\accu_V_0_1_0_fu_372[11]_i_3_n_1 ,\accu_V_0_1_0_fu_372[11]_i_4_n_1 ,\accu_V_0_1_0_fu_372[11]_i_5_n_1 }),
        .O(accu_0_1_V_fu_2877_p2[11:8]),
        .S({\accu_V_0_1_0_fu_372[11]_i_6_n_1 ,\accu_V_0_1_0_fu_372[11]_i_7_n_1 ,\accu_V_0_1_0_fu_372[11]_i_8_n_1 ,\accu_V_0_1_0_fu_372[11]_i_9_n_1 }));
  CARRY4 \accu_V_0_1_0_fu_372_reg[11]_i_10 
       (.CI(\accu_V_0_1_0_fu_372_reg[11]_i_12_n_1 ),
        .CO({\NLW_accu_V_0_1_0_fu_372_reg[11]_i_10_CO_UNCONNECTED [3],\accu_V_0_1_0_fu_372_reg[11]_i_10_n_2 ,\NLW_accu_V_0_1_0_fu_372_reg[11]_i_10_CO_UNCONNECTED [1],\accu_V_0_1_0_fu_372_reg[11]_i_10_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln700_13_reg_4829[8],\accu_V_0_1_0_fu_372[11]_i_16_n_1 }),
        .O({\NLW_accu_V_0_1_0_fu_372_reg[11]_i_10_O_UNCONNECTED [3:2],sext_ln700_13_fu_2873_p1[9:8]}),
        .S({1'b0,1'b1,\accu_V_0_1_0_fu_372[11]_i_17_n_1 ,\accu_V_0_1_0_fu_372[11]_i_18_n_1 }));
  CARRY4 \accu_V_0_1_0_fu_372_reg[11]_i_12 
       (.CI(\accu_V_0_1_0_fu_372_reg[7]_i_13_n_1 ),
        .CO({\accu_V_0_1_0_fu_372_reg[11]_i_12_n_1 ,\accu_V_0_1_0_fu_372_reg[11]_i_12_n_2 ,\accu_V_0_1_0_fu_372_reg[11]_i_12_n_3 ,\accu_V_0_1_0_fu_372_reg[11]_i_12_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln700_11_reg_4824[7:4]),
        .O(sext_ln700_13_fu_2873_p1[7:4]),
        .S({\accu_V_0_1_0_fu_372[11]_i_19_n_1 ,\accu_V_0_1_0_fu_372[11]_i_20_n_1 ,\accu_V_0_1_0_fu_372[11]_i_21_n_1 ,\accu_V_0_1_0_fu_372[11]_i_22_n_1 }));
  FDRE \accu_V_0_1_0_fu_372_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[12]),
        .Q(accu_V_0_1_0_fu_372[12]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_372_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[13]),
        .Q(accu_V_0_1_0_fu_372[13]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_372_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[14]),
        .Q(accu_V_0_1_0_fu_372[14]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_372_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[15]),
        .Q(accu_V_0_1_0_fu_372[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_1_0_fu_372_reg[15]_i_1 
       (.CI(\accu_V_0_1_0_fu_372_reg[11]_i_1_n_1 ),
        .CO({\NLW_accu_V_0_1_0_fu_372_reg[15]_i_1_CO_UNCONNECTED [3],\accu_V_0_1_0_fu_372_reg[15]_i_1_n_2 ,\accu_V_0_1_0_fu_372_reg[15]_i_1_n_3 ,\accu_V_0_1_0_fu_372_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln271_2_fu_2789_p3__0}),
        .O(accu_0_1_V_fu_2877_p2[15:12]),
        .S({\accu_V_0_1_0_fu_372[15]_i_5_n_1 ,\accu_V_0_1_0_fu_372[15]_i_6_n_1 ,\accu_V_0_1_0_fu_372[15]_i_7_n_1 ,\accu_V_0_1_0_fu_372[15]_i_8_n_1 }));
  FDRE \accu_V_0_1_0_fu_372_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[1]),
        .Q(accu_V_0_1_0_fu_372[1]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_372_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[2]),
        .Q(accu_V_0_1_0_fu_372[2]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_372_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[3]),
        .Q(accu_V_0_1_0_fu_372[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_1_0_fu_372_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_0_1_0_fu_372_reg[3]_i_1_n_1 ,\accu_V_0_1_0_fu_372_reg[3]_i_1_n_2 ,\accu_V_0_1_0_fu_372_reg[3]_i_1_n_3 ,\accu_V_0_1_0_fu_372_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_1_0_fu_372[3]_i_2_n_1 ,\accu_V_0_1_0_fu_372[3]_i_3_n_1 ,\accu_V_0_1_0_fu_372[3]_i_4_n_1 ,mul_ln1352_13_reg_4814[0]}),
        .O(accu_0_1_V_fu_2877_p2[3:0]),
        .S({\accu_V_0_1_0_fu_372[3]_i_5_n_1 ,\accu_V_0_1_0_fu_372[3]_i_6_n_1 ,\accu_V_0_1_0_fu_372[3]_i_7_n_1 ,\accu_V_0_1_0_fu_372[3]_i_8_n_1 }));
  FDRE \accu_V_0_1_0_fu_372_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[4]),
        .Q(accu_V_0_1_0_fu_372[4]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_372_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[5]),
        .Q(accu_V_0_1_0_fu_372[5]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_372_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[6]),
        .Q(accu_V_0_1_0_fu_372[6]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_372_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[7]),
        .Q(accu_V_0_1_0_fu_372[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_1_0_fu_372_reg[7]_i_1 
       (.CI(\accu_V_0_1_0_fu_372_reg[3]_i_1_n_1 ),
        .CO({\accu_V_0_1_0_fu_372_reg[7]_i_1_n_1 ,\accu_V_0_1_0_fu_372_reg[7]_i_1_n_2 ,\accu_V_0_1_0_fu_372_reg[7]_i_1_n_3 ,\accu_V_0_1_0_fu_372_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_1_0_fu_372[7]_i_2_n_1 ,\accu_V_0_1_0_fu_372[7]_i_3_n_1 ,\accu_V_0_1_0_fu_372[7]_i_4_n_1 ,\accu_V_0_1_0_fu_372[7]_i_5_n_1 }),
        .O(accu_0_1_V_fu_2877_p2[7:4]),
        .S({\accu_V_0_1_0_fu_372[7]_i_6_n_1 ,\accu_V_0_1_0_fu_372[7]_i_7_n_1 ,\accu_V_0_1_0_fu_372[7]_i_8_n_1 ,\accu_V_0_1_0_fu_372[7]_i_9_n_1 }));
  CARRY4 \accu_V_0_1_0_fu_372_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\accu_V_0_1_0_fu_372_reg[7]_i_13_n_1 ,\accu_V_0_1_0_fu_372_reg[7]_i_13_n_2 ,\accu_V_0_1_0_fu_372_reg[7]_i_13_n_3 ,\accu_V_0_1_0_fu_372_reg[7]_i_13_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln700_11_reg_4824[3:0]),
        .O(sext_ln700_13_fu_2873_p1[3:0]),
        .S({\accu_V_0_1_0_fu_372[7]_i_19_n_1 ,\accu_V_0_1_0_fu_372[7]_i_20_n_1 ,\accu_V_0_1_0_fu_372[7]_i_21_n_1 ,\accu_V_0_1_0_fu_372[7]_i_22_n_1 }));
  FDRE \accu_V_0_1_0_fu_372_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[8]),
        .Q(accu_V_0_1_0_fu_372[8]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_372_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_1_V_fu_2877_p2[9]),
        .Q(accu_V_0_1_0_fu_372[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_2_0_fu_376[11]_i_11 
       (.I0(sext_ln700_20_fu_2913_p1[8]),
        .I1(accu_V_0_2_0_fu_376[8]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_17_reg_4839[8]),
        .O(\accu_V_0_2_0_fu_376[11]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_376[11]_i_13 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_376[6]),
        .I2(add_ln700_17_reg_4839[6]),
        .I3(sext_ln700_20_fu_2913_p1[6]),
        .O(\accu_V_0_2_0_fu_376[11]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    \accu_V_0_2_0_fu_376[11]_i_14 
       (.I0(add_ln700_17_reg_4839[8]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_376[8]),
        .I3(sext_ln700_20_fu_2913_p1[8]),
        .O(\accu_V_0_2_0_fu_376[11]_i_14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \accu_V_0_2_0_fu_376[11]_i_15 
       (.I0(add_ln700_17_reg_4839[7]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_376[7]),
        .O(\accu_V_0_2_0_fu_376[11]_i_15_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \accu_V_0_2_0_fu_376[11]_i_16 
       (.I0(add_ln700_21_reg_4849[8]),
        .O(\accu_V_0_2_0_fu_376[11]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_0_2_0_fu_376[11]_i_17 
       (.I0(add_ln700_21_reg_4849[8]),
        .I1(add_ln700_21_reg_4849[9]),
        .O(\accu_V_0_2_0_fu_376[11]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_2_0_fu_376[11]_i_18 
       (.I0(add_ln700_21_reg_4849[8]),
        .I1(add_ln700_19_reg_4844[8]),
        .O(\accu_V_0_2_0_fu_376[11]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_2_0_fu_376[11]_i_19 
       (.I0(add_ln700_19_reg_4844[7]),
        .I1(add_ln700_21_reg_4849[7]),
        .O(\accu_V_0_2_0_fu_376[11]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'hBABA3220)) 
    \accu_V_0_2_0_fu_376[11]_i_2 
       (.I0(\accu_V_0_2_0_fu_376_reg[11]_i_10_n_2 ),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_376[10]),
        .I3(accu_V_0_2_0_fu_376[9]),
        .I4(sext_ln700_20_fu_2913_p1[9]),
        .O(\accu_V_0_2_0_fu_376[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_2_0_fu_376[11]_i_20 
       (.I0(add_ln700_19_reg_4844[6]),
        .I1(add_ln700_21_reg_4849[6]),
        .O(\accu_V_0_2_0_fu_376[11]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_2_0_fu_376[11]_i_21 
       (.I0(add_ln700_19_reg_4844[5]),
        .I1(add_ln700_21_reg_4849[5]),
        .O(\accu_V_0_2_0_fu_376[11]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_2_0_fu_376[11]_i_22 
       (.I0(add_ln700_19_reg_4844[4]),
        .I1(add_ln700_21_reg_4849[4]),
        .O(\accu_V_0_2_0_fu_376[11]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h00008E000A0A008E)) 
    \accu_V_0_2_0_fu_376[11]_i_3 
       (.I0(sext_ln700_20_fu_2913_p1[8]),
        .I1(accu_V_0_2_0_fu_376[8]),
        .I2(add_ln700_17_reg_4839[8]),
        .I3(accu_V_0_2_0_fu_376[9]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(sext_ln700_20_fu_2913_p1[9]),
        .O(\accu_V_0_2_0_fu_376[11]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7575757510107510)) 
    \accu_V_0_2_0_fu_376[11]_i_4 
       (.I0(\accu_V_0_2_0_fu_376[11]_i_11_n_1 ),
        .I1(mul_ln1352_21_reg_4834[7]),
        .I2(sext_ln700_20_fu_2913_p1[7]),
        .I3(accu_V_0_2_0_fu_376[7]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(add_ln700_17_reg_4839[7]),
        .O(\accu_V_0_2_0_fu_376[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99F9FF9F00909909)) 
    \accu_V_0_2_0_fu_376[11]_i_5 
       (.I0(sext_ln700_20_fu_2913_p1[7]),
        .I1(mul_ln1352_21_reg_4834[7]),
        .I2(accu_V_0_2_0_fu_376[7]),
        .I3(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I4(add_ln700_17_reg_4839[7]),
        .I5(\accu_V_0_2_0_fu_376[11]_i_13_n_1 ),
        .O(\accu_V_0_2_0_fu_376[11]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h55FFFEE055FF011F)) 
    \accu_V_0_2_0_fu_376[11]_i_6 
       (.I0(sext_ln700_20_fu_2913_p1[9]),
        .I1(accu_V_0_2_0_fu_376[9]),
        .I2(accu_V_0_2_0_fu_376[10]),
        .I3(\accu_V_0_2_0_fu_376_reg[11]_i_10_n_2 ),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(accu_V_0_2_0_fu_376[11]),
        .O(\accu_V_0_2_0_fu_376[11]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h9699666996996966)) 
    \accu_V_0_2_0_fu_376[11]_i_7 
       (.I0(\accu_V_0_2_0_fu_376[11]_i_3_n_1 ),
        .I1(\accu_V_0_2_0_fu_376_reg[11]_i_10_n_2 ),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(accu_V_0_2_0_fu_376[10]),
        .I4(sext_ln700_20_fu_2913_p1[9]),
        .I5(accu_V_0_2_0_fu_376[9]),
        .O(\accu_V_0_2_0_fu_376[11]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \accu_V_0_2_0_fu_376[11]_i_8 
       (.I0(\accu_V_0_2_0_fu_376[11]_i_4_n_1 ),
        .I1(sext_ln700_20_fu_2913_p1[9]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(accu_V_0_2_0_fu_376[9]),
        .I4(\accu_V_0_2_0_fu_376[11]_i_14_n_1 ),
        .O(\accu_V_0_2_0_fu_376[11]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \accu_V_0_2_0_fu_376[11]_i_9 
       (.I0(\accu_V_0_2_0_fu_376[11]_i_5_n_1 ),
        .I1(\accu_V_0_2_0_fu_376[11]_i_11_n_1 ),
        .I2(mul_ln1352_21_reg_4834[7]),
        .I3(sext_ln700_20_fu_2913_p1[7]),
        .I4(\accu_V_0_2_0_fu_376[11]_i_15_n_1 ),
        .O(\accu_V_0_2_0_fu_376[11]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_2_0_fu_376[15]_i_2 
       (.I0(accu_V_0_2_0_fu_376[13]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_1_fu_2782_p3__0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_2_0_fu_376[15]_i_3 
       (.I0(accu_V_0_2_0_fu_376[12]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_1_fu_2782_p3__0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_2_0_fu_376[15]_i_4 
       (.I0(accu_V_0_2_0_fu_376[11]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_1_fu_2782_p3__0[11]));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_2_0_fu_376[15]_i_5 
       (.I0(accu_V_0_2_0_fu_376[14]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_376[15]),
        .O(\accu_V_0_2_0_fu_376[15]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_2_0_fu_376[15]_i_6 
       (.I0(accu_V_0_2_0_fu_376[13]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_376[14]),
        .O(\accu_V_0_2_0_fu_376[15]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_2_0_fu_376[15]_i_7 
       (.I0(accu_V_0_2_0_fu_376[12]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_376[13]),
        .O(\accu_V_0_2_0_fu_376[15]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_2_0_fu_376[15]_i_8 
       (.I0(accu_V_0_2_0_fu_376[11]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_376[12]),
        .O(\accu_V_0_2_0_fu_376[15]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_376[3]_i_10 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_376[2]),
        .I2(add_ln700_17_reg_4839[2]),
        .I3(sext_ln700_20_fu_2913_p1[2]),
        .O(\accu_V_0_2_0_fu_376[3]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_2_0_fu_376[3]_i_11 
       (.I0(accu_V_0_2_0_fu_376[1]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_1_fu_2782_p3));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_2_0_fu_376[3]_i_2 
       (.I0(mul_ln1352_21_reg_4834[2]),
        .I1(\accu_V_0_2_0_fu_376[3]_i_9_n_1 ),
        .I2(sext_ln700_20_fu_2913_p1[1]),
        .I3(add_ln700_17_reg_4839[1]),
        .I4(accu_V_0_2_0_fu_376[1]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_2_0_fu_376[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h88E87717771788E8)) 
    \accu_V_0_2_0_fu_376[3]_i_3 
       (.I0(sext_ln700_20_fu_2913_p1[1]),
        .I1(add_ln700_17_reg_4839[1]),
        .I2(accu_V_0_2_0_fu_376[1]),
        .I3(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I4(mul_ln1352_21_reg_4834[2]),
        .I5(\accu_V_0_2_0_fu_376[3]_i_9_n_1 ),
        .O(\accu_V_0_2_0_fu_376[3]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h9A65659A)) 
    \accu_V_0_2_0_fu_376[3]_i_4 
       (.I0(add_ln700_17_reg_4839[1]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_376[1]),
        .I3(sext_ln700_20_fu_2913_p1[1]),
        .I4(mul_ln1352_21_reg_4834[1]),
        .O(\accu_V_0_2_0_fu_376[3]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_2_0_fu_376[3]_i_5 
       (.I0(\accu_V_0_2_0_fu_376[3]_i_2_n_1 ),
        .I1(\accu_V_0_2_0_fu_376[7]_i_14_n_1 ),
        .I2(mul_ln1352_21_reg_4834[3]),
        .I3(\accu_V_0_2_0_fu_376[3]_i_10_n_1 ),
        .O(\accu_V_0_2_0_fu_376[3]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \accu_V_0_2_0_fu_376[3]_i_6 
       (.I0(\accu_V_0_2_0_fu_376[3]_i_9_n_1 ),
        .I1(mul_ln1352_21_reg_4834[2]),
        .I2(sext_ln700_20_fu_2913_p1[1]),
        .I3(select_ln271_1_fu_2782_p3),
        .I4(add_ln700_17_reg_4839[1]),
        .I5(mul_ln1352_21_reg_4834[1]),
        .O(\accu_V_0_2_0_fu_376[3]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h6A6A566A)) 
    \accu_V_0_2_0_fu_376[3]_i_7 
       (.I0(\accu_V_0_2_0_fu_376[3]_i_4_n_1 ),
        .I1(sext_ln700_20_fu_2913_p1[0]),
        .I2(add_ln700_17_reg_4839[0]),
        .I3(accu_V_0_2_0_fu_376[0]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_2_0_fu_376[3]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h9A65659A)) 
    \accu_V_0_2_0_fu_376[3]_i_8 
       (.I0(add_ln700_17_reg_4839[0]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_376[0]),
        .I3(sext_ln700_20_fu_2913_p1[0]),
        .I4(mul_ln1352_21_reg_4834[0]),
        .O(\accu_V_0_2_0_fu_376[3]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_2_0_fu_376[3]_i_9 
       (.I0(sext_ln700_20_fu_2913_p1[2]),
        .I1(accu_V_0_2_0_fu_376[2]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_17_reg_4839[2]),
        .O(\accu_V_0_2_0_fu_376[3]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_2_0_fu_376[7]_i_10 
       (.I0(sext_ln700_20_fu_2913_p1[6]),
        .I1(accu_V_0_2_0_fu_376[6]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_17_reg_4839[6]),
        .O(\accu_V_0_2_0_fu_376[7]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_2_0_fu_376[7]_i_11 
       (.I0(sext_ln700_20_fu_2913_p1[5]),
        .I1(accu_V_0_2_0_fu_376[5]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_17_reg_4839[5]),
        .O(\accu_V_0_2_0_fu_376[7]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_2_0_fu_376[7]_i_12 
       (.I0(sext_ln700_20_fu_2913_p1[4]),
        .I1(accu_V_0_2_0_fu_376[4]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_17_reg_4839[4]),
        .O(\accu_V_0_2_0_fu_376[7]_i_12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_2_0_fu_376[7]_i_14 
       (.I0(sext_ln700_20_fu_2913_p1[3]),
        .I1(accu_V_0_2_0_fu_376[3]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_17_reg_4839[3]),
        .O(\accu_V_0_2_0_fu_376[7]_i_14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \accu_V_0_2_0_fu_376[7]_i_15 
       (.I0(add_ln700_17_reg_4839[7]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_376[7]),
        .O(\accu_V_0_2_0_fu_376[7]_i_15_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_376[7]_i_16 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_376[5]),
        .I2(add_ln700_17_reg_4839[5]),
        .I3(sext_ln700_20_fu_2913_p1[5]),
        .O(\accu_V_0_2_0_fu_376[7]_i_16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_376[7]_i_17 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_376[4]),
        .I2(add_ln700_17_reg_4839[4]),
        .I3(sext_ln700_20_fu_2913_p1[4]),
        .O(\accu_V_0_2_0_fu_376[7]_i_17_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_376[7]_i_18 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_376[3]),
        .I2(add_ln700_17_reg_4839[3]),
        .I3(sext_ln700_20_fu_2913_p1[3]),
        .O(\accu_V_0_2_0_fu_376[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_2_0_fu_376[7]_i_19 
       (.I0(add_ln700_19_reg_4844[3]),
        .I1(add_ln700_21_reg_4849[3]),
        .O(\accu_V_0_2_0_fu_376[7]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_2_0_fu_376[7]_i_2 
       (.I0(mul_ln1352_21_reg_4834[6]),
        .I1(\accu_V_0_2_0_fu_376[7]_i_10_n_1 ),
        .I2(sext_ln700_20_fu_2913_p1[5]),
        .I3(add_ln700_17_reg_4839[5]),
        .I4(accu_V_0_2_0_fu_376[5]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_2_0_fu_376[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_2_0_fu_376[7]_i_20 
       (.I0(add_ln700_19_reg_4844[2]),
        .I1(add_ln700_21_reg_4849[2]),
        .O(\accu_V_0_2_0_fu_376[7]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_2_0_fu_376[7]_i_21 
       (.I0(add_ln700_19_reg_4844[1]),
        .I1(add_ln700_21_reg_4849[1]),
        .O(\accu_V_0_2_0_fu_376[7]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_2_0_fu_376[7]_i_22 
       (.I0(add_ln700_19_reg_4844[0]),
        .I1(add_ln700_21_reg_4849[0]),
        .O(\accu_V_0_2_0_fu_376[7]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_2_0_fu_376[7]_i_3 
       (.I0(mul_ln1352_21_reg_4834[5]),
        .I1(\accu_V_0_2_0_fu_376[7]_i_11_n_1 ),
        .I2(sext_ln700_20_fu_2913_p1[4]),
        .I3(add_ln700_17_reg_4839[4]),
        .I4(accu_V_0_2_0_fu_376[4]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_2_0_fu_376[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_2_0_fu_376[7]_i_4 
       (.I0(mul_ln1352_21_reg_4834[4]),
        .I1(\accu_V_0_2_0_fu_376[7]_i_12_n_1 ),
        .I2(sext_ln700_20_fu_2913_p1[3]),
        .I3(add_ln700_17_reg_4839[3]),
        .I4(accu_V_0_2_0_fu_376[3]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_2_0_fu_376[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_2_0_fu_376[7]_i_5 
       (.I0(mul_ln1352_21_reg_4834[3]),
        .I1(\accu_V_0_2_0_fu_376[7]_i_14_n_1 ),
        .I2(sext_ln700_20_fu_2913_p1[2]),
        .I3(add_ln700_17_reg_4839[2]),
        .I4(accu_V_0_2_0_fu_376[2]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_2_0_fu_376[7]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \accu_V_0_2_0_fu_376[7]_i_6 
       (.I0(\accu_V_0_2_0_fu_376[7]_i_2_n_1 ),
        .I1(\accu_V_0_2_0_fu_376[7]_i_15_n_1 ),
        .I2(sext_ln700_20_fu_2913_p1[7]),
        .I3(mul_ln1352_21_reg_4834[7]),
        .I4(\accu_V_0_2_0_fu_376[11]_i_13_n_1 ),
        .O(\accu_V_0_2_0_fu_376[7]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_2_0_fu_376[7]_i_7 
       (.I0(\accu_V_0_2_0_fu_376[7]_i_3_n_1 ),
        .I1(\accu_V_0_2_0_fu_376[7]_i_10_n_1 ),
        .I2(mul_ln1352_21_reg_4834[6]),
        .I3(\accu_V_0_2_0_fu_376[7]_i_16_n_1 ),
        .O(\accu_V_0_2_0_fu_376[7]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_2_0_fu_376[7]_i_8 
       (.I0(\accu_V_0_2_0_fu_376[7]_i_4_n_1 ),
        .I1(\accu_V_0_2_0_fu_376[7]_i_11_n_1 ),
        .I2(mul_ln1352_21_reg_4834[5]),
        .I3(\accu_V_0_2_0_fu_376[7]_i_17_n_1 ),
        .O(\accu_V_0_2_0_fu_376[7]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_2_0_fu_376[7]_i_9 
       (.I0(\accu_V_0_2_0_fu_376[7]_i_5_n_1 ),
        .I1(\accu_V_0_2_0_fu_376[7]_i_12_n_1 ),
        .I2(mul_ln1352_21_reg_4834[4]),
        .I3(\accu_V_0_2_0_fu_376[7]_i_18_n_1 ),
        .O(\accu_V_0_2_0_fu_376[7]_i_9_n_1 ));
  FDRE \accu_V_0_2_0_fu_376_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[0]),
        .Q(accu_V_0_2_0_fu_376[0]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_376_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[10]),
        .Q(accu_V_0_2_0_fu_376[10]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_376_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[11]),
        .Q(accu_V_0_2_0_fu_376[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_2_0_fu_376_reg[11]_i_1 
       (.CI(\accu_V_0_2_0_fu_376_reg[7]_i_1_n_1 ),
        .CO({\accu_V_0_2_0_fu_376_reg[11]_i_1_n_1 ,\accu_V_0_2_0_fu_376_reg[11]_i_1_n_2 ,\accu_V_0_2_0_fu_376_reg[11]_i_1_n_3 ,\accu_V_0_2_0_fu_376_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_2_0_fu_376[11]_i_2_n_1 ,\accu_V_0_2_0_fu_376[11]_i_3_n_1 ,\accu_V_0_2_0_fu_376[11]_i_4_n_1 ,\accu_V_0_2_0_fu_376[11]_i_5_n_1 }),
        .O(accu_0_2_V_fu_2917_p2[11:8]),
        .S({\accu_V_0_2_0_fu_376[11]_i_6_n_1 ,\accu_V_0_2_0_fu_376[11]_i_7_n_1 ,\accu_V_0_2_0_fu_376[11]_i_8_n_1 ,\accu_V_0_2_0_fu_376[11]_i_9_n_1 }));
  CARRY4 \accu_V_0_2_0_fu_376_reg[11]_i_10 
       (.CI(\accu_V_0_2_0_fu_376_reg[11]_i_12_n_1 ),
        .CO({\NLW_accu_V_0_2_0_fu_376_reg[11]_i_10_CO_UNCONNECTED [3],\accu_V_0_2_0_fu_376_reg[11]_i_10_n_2 ,\NLW_accu_V_0_2_0_fu_376_reg[11]_i_10_CO_UNCONNECTED [1],\accu_V_0_2_0_fu_376_reg[11]_i_10_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln700_21_reg_4849[8],\accu_V_0_2_0_fu_376[11]_i_16_n_1 }),
        .O({\NLW_accu_V_0_2_0_fu_376_reg[11]_i_10_O_UNCONNECTED [3:2],sext_ln700_20_fu_2913_p1[9:8]}),
        .S({1'b0,1'b1,\accu_V_0_2_0_fu_376[11]_i_17_n_1 ,\accu_V_0_2_0_fu_376[11]_i_18_n_1 }));
  CARRY4 \accu_V_0_2_0_fu_376_reg[11]_i_12 
       (.CI(\accu_V_0_2_0_fu_376_reg[7]_i_13_n_1 ),
        .CO({\accu_V_0_2_0_fu_376_reg[11]_i_12_n_1 ,\accu_V_0_2_0_fu_376_reg[11]_i_12_n_2 ,\accu_V_0_2_0_fu_376_reg[11]_i_12_n_3 ,\accu_V_0_2_0_fu_376_reg[11]_i_12_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln700_19_reg_4844[7:4]),
        .O(sext_ln700_20_fu_2913_p1[7:4]),
        .S({\accu_V_0_2_0_fu_376[11]_i_19_n_1 ,\accu_V_0_2_0_fu_376[11]_i_20_n_1 ,\accu_V_0_2_0_fu_376[11]_i_21_n_1 ,\accu_V_0_2_0_fu_376[11]_i_22_n_1 }));
  FDRE \accu_V_0_2_0_fu_376_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[12]),
        .Q(accu_V_0_2_0_fu_376[12]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_376_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[13]),
        .Q(accu_V_0_2_0_fu_376[13]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_376_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[14]),
        .Q(accu_V_0_2_0_fu_376[14]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_376_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[15]),
        .Q(accu_V_0_2_0_fu_376[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_2_0_fu_376_reg[15]_i_1 
       (.CI(\accu_V_0_2_0_fu_376_reg[11]_i_1_n_1 ),
        .CO({\NLW_accu_V_0_2_0_fu_376_reg[15]_i_1_CO_UNCONNECTED [3],\accu_V_0_2_0_fu_376_reg[15]_i_1_n_2 ,\accu_V_0_2_0_fu_376_reg[15]_i_1_n_3 ,\accu_V_0_2_0_fu_376_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln271_1_fu_2782_p3__0}),
        .O(accu_0_2_V_fu_2917_p2[15:12]),
        .S({\accu_V_0_2_0_fu_376[15]_i_5_n_1 ,\accu_V_0_2_0_fu_376[15]_i_6_n_1 ,\accu_V_0_2_0_fu_376[15]_i_7_n_1 ,\accu_V_0_2_0_fu_376[15]_i_8_n_1 }));
  FDRE \accu_V_0_2_0_fu_376_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[1]),
        .Q(accu_V_0_2_0_fu_376[1]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_376_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[2]),
        .Q(accu_V_0_2_0_fu_376[2]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_376_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[3]),
        .Q(accu_V_0_2_0_fu_376[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_2_0_fu_376_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_0_2_0_fu_376_reg[3]_i_1_n_1 ,\accu_V_0_2_0_fu_376_reg[3]_i_1_n_2 ,\accu_V_0_2_0_fu_376_reg[3]_i_1_n_3 ,\accu_V_0_2_0_fu_376_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_2_0_fu_376[3]_i_2_n_1 ,\accu_V_0_2_0_fu_376[3]_i_3_n_1 ,\accu_V_0_2_0_fu_376[3]_i_4_n_1 ,mul_ln1352_21_reg_4834[0]}),
        .O(accu_0_2_V_fu_2917_p2[3:0]),
        .S({\accu_V_0_2_0_fu_376[3]_i_5_n_1 ,\accu_V_0_2_0_fu_376[3]_i_6_n_1 ,\accu_V_0_2_0_fu_376[3]_i_7_n_1 ,\accu_V_0_2_0_fu_376[3]_i_8_n_1 }));
  FDRE \accu_V_0_2_0_fu_376_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[4]),
        .Q(accu_V_0_2_0_fu_376[4]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_376_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[5]),
        .Q(accu_V_0_2_0_fu_376[5]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_376_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[6]),
        .Q(accu_V_0_2_0_fu_376[6]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_376_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[7]),
        .Q(accu_V_0_2_0_fu_376[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_2_0_fu_376_reg[7]_i_1 
       (.CI(\accu_V_0_2_0_fu_376_reg[3]_i_1_n_1 ),
        .CO({\accu_V_0_2_0_fu_376_reg[7]_i_1_n_1 ,\accu_V_0_2_0_fu_376_reg[7]_i_1_n_2 ,\accu_V_0_2_0_fu_376_reg[7]_i_1_n_3 ,\accu_V_0_2_0_fu_376_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_2_0_fu_376[7]_i_2_n_1 ,\accu_V_0_2_0_fu_376[7]_i_3_n_1 ,\accu_V_0_2_0_fu_376[7]_i_4_n_1 ,\accu_V_0_2_0_fu_376[7]_i_5_n_1 }),
        .O(accu_0_2_V_fu_2917_p2[7:4]),
        .S({\accu_V_0_2_0_fu_376[7]_i_6_n_1 ,\accu_V_0_2_0_fu_376[7]_i_7_n_1 ,\accu_V_0_2_0_fu_376[7]_i_8_n_1 ,\accu_V_0_2_0_fu_376[7]_i_9_n_1 }));
  CARRY4 \accu_V_0_2_0_fu_376_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\accu_V_0_2_0_fu_376_reg[7]_i_13_n_1 ,\accu_V_0_2_0_fu_376_reg[7]_i_13_n_2 ,\accu_V_0_2_0_fu_376_reg[7]_i_13_n_3 ,\accu_V_0_2_0_fu_376_reg[7]_i_13_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln700_19_reg_4844[3:0]),
        .O(sext_ln700_20_fu_2913_p1[3:0]),
        .S({\accu_V_0_2_0_fu_376[7]_i_19_n_1 ,\accu_V_0_2_0_fu_376[7]_i_20_n_1 ,\accu_V_0_2_0_fu_376[7]_i_21_n_1 ,\accu_V_0_2_0_fu_376[7]_i_22_n_1 }));
  FDRE \accu_V_0_2_0_fu_376_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[8]),
        .Q(accu_V_0_2_0_fu_376[8]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_376_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_2_V_fu_2917_p2[9]),
        .Q(accu_V_0_2_0_fu_376[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_3_0_fu_380[11]_i_11 
       (.I0(sext_ln700_27_fu_2953_p1[8]),
        .I1(accu_V_0_3_0_fu_380[8]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_25_reg_4859[8]),
        .O(\accu_V_0_3_0_fu_380[11]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_380[11]_i_13 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_380[6]),
        .I2(add_ln700_25_reg_4859[6]),
        .I3(sext_ln700_27_fu_2953_p1[6]),
        .O(\accu_V_0_3_0_fu_380[11]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7510)) 
    \accu_V_0_3_0_fu_380[11]_i_14 
       (.I0(add_ln700_25_reg_4859[8]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_380[8]),
        .I3(sext_ln700_27_fu_2953_p1[8]),
        .O(\accu_V_0_3_0_fu_380[11]_i_14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \accu_V_0_3_0_fu_380[11]_i_15 
       (.I0(add_ln700_25_reg_4859[7]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_380[7]),
        .O(\accu_V_0_3_0_fu_380[11]_i_15_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \accu_V_0_3_0_fu_380[11]_i_16 
       (.I0(add_ln700_29_reg_4869[8]),
        .O(\accu_V_0_3_0_fu_380[11]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \accu_V_0_3_0_fu_380[11]_i_17 
       (.I0(add_ln700_29_reg_4869[8]),
        .I1(add_ln700_29_reg_4869[9]),
        .O(\accu_V_0_3_0_fu_380[11]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_3_0_fu_380[11]_i_18 
       (.I0(add_ln700_29_reg_4869[8]),
        .I1(add_ln700_27_reg_4864[8]),
        .O(\accu_V_0_3_0_fu_380[11]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_3_0_fu_380[11]_i_19 
       (.I0(add_ln700_27_reg_4864[7]),
        .I1(add_ln700_29_reg_4869[7]),
        .O(\accu_V_0_3_0_fu_380[11]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'hBABA3220)) 
    \accu_V_0_3_0_fu_380[11]_i_2 
       (.I0(\accu_V_0_3_0_fu_380_reg[11]_i_10_n_2 ),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_380[10]),
        .I3(accu_V_0_3_0_fu_380[9]),
        .I4(sext_ln700_27_fu_2953_p1[9]),
        .O(\accu_V_0_3_0_fu_380[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_3_0_fu_380[11]_i_20 
       (.I0(add_ln700_27_reg_4864[6]),
        .I1(add_ln700_29_reg_4869[6]),
        .O(\accu_V_0_3_0_fu_380[11]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_3_0_fu_380[11]_i_21 
       (.I0(add_ln700_27_reg_4864[5]),
        .I1(add_ln700_29_reg_4869[5]),
        .O(\accu_V_0_3_0_fu_380[11]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_3_0_fu_380[11]_i_22 
       (.I0(add_ln700_27_reg_4864[4]),
        .I1(add_ln700_29_reg_4869[4]),
        .O(\accu_V_0_3_0_fu_380[11]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h00008E000A0A008E)) 
    \accu_V_0_3_0_fu_380[11]_i_3 
       (.I0(sext_ln700_27_fu_2953_p1[8]),
        .I1(accu_V_0_3_0_fu_380[8]),
        .I2(add_ln700_25_reg_4859[8]),
        .I3(accu_V_0_3_0_fu_380[9]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(sext_ln700_27_fu_2953_p1[9]),
        .O(\accu_V_0_3_0_fu_380[11]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7575757510107510)) 
    \accu_V_0_3_0_fu_380[11]_i_4 
       (.I0(\accu_V_0_3_0_fu_380[11]_i_11_n_1 ),
        .I1(mul_ln1352_29_reg_4854[7]),
        .I2(sext_ln700_27_fu_2953_p1[7]),
        .I3(accu_V_0_3_0_fu_380[7]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(add_ln700_25_reg_4859[7]),
        .O(\accu_V_0_3_0_fu_380[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99F9FF9F00909909)) 
    \accu_V_0_3_0_fu_380[11]_i_5 
       (.I0(sext_ln700_27_fu_2953_p1[7]),
        .I1(mul_ln1352_29_reg_4854[7]),
        .I2(accu_V_0_3_0_fu_380[7]),
        .I3(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I4(add_ln700_25_reg_4859[7]),
        .I5(\accu_V_0_3_0_fu_380[11]_i_13_n_1 ),
        .O(\accu_V_0_3_0_fu_380[11]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h55FFFEE055FF011F)) 
    \accu_V_0_3_0_fu_380[11]_i_6 
       (.I0(sext_ln700_27_fu_2953_p1[9]),
        .I1(accu_V_0_3_0_fu_380[9]),
        .I2(accu_V_0_3_0_fu_380[10]),
        .I3(\accu_V_0_3_0_fu_380_reg[11]_i_10_n_2 ),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I5(accu_V_0_3_0_fu_380[11]),
        .O(\accu_V_0_3_0_fu_380[11]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h9699666996996966)) 
    \accu_V_0_3_0_fu_380[11]_i_7 
       (.I0(\accu_V_0_3_0_fu_380[11]_i_3_n_1 ),
        .I1(\accu_V_0_3_0_fu_380_reg[11]_i_10_n_2 ),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(accu_V_0_3_0_fu_380[10]),
        .I4(sext_ln700_27_fu_2953_p1[9]),
        .I5(accu_V_0_3_0_fu_380[9]),
        .O(\accu_V_0_3_0_fu_380[11]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \accu_V_0_3_0_fu_380[11]_i_8 
       (.I0(\accu_V_0_3_0_fu_380[11]_i_4_n_1 ),
        .I1(sext_ln700_27_fu_2953_p1[9]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(accu_V_0_3_0_fu_380[9]),
        .I4(\accu_V_0_3_0_fu_380[11]_i_14_n_1 ),
        .O(\accu_V_0_3_0_fu_380[11]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \accu_V_0_3_0_fu_380[11]_i_9 
       (.I0(\accu_V_0_3_0_fu_380[11]_i_5_n_1 ),
        .I1(\accu_V_0_3_0_fu_380[11]_i_11_n_1 ),
        .I2(mul_ln1352_29_reg_4854[7]),
        .I3(sext_ln700_27_fu_2953_p1[7]),
        .I4(\accu_V_0_3_0_fu_380[11]_i_15_n_1 ),
        .O(\accu_V_0_3_0_fu_380[11]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_3_0_fu_380[15]_i_2 
       (.I0(accu_V_0_3_0_fu_380[13]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_fu_2775_p3__0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_3_0_fu_380[15]_i_3 
       (.I0(accu_V_0_3_0_fu_380[12]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_fu_2775_p3__0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_3_0_fu_380[15]_i_4 
       (.I0(accu_V_0_3_0_fu_380[11]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_fu_2775_p3__0[11]));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_3_0_fu_380[15]_i_5 
       (.I0(accu_V_0_3_0_fu_380[14]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_380[15]),
        .O(\accu_V_0_3_0_fu_380[15]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_3_0_fu_380[15]_i_6 
       (.I0(accu_V_0_3_0_fu_380[13]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_380[14]),
        .O(\accu_V_0_3_0_fu_380[15]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_3_0_fu_380[15]_i_7 
       (.I0(accu_V_0_3_0_fu_380[12]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_380[13]),
        .O(\accu_V_0_3_0_fu_380[15]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_3_0_fu_380[15]_i_8 
       (.I0(accu_V_0_3_0_fu_380[11]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_380[12]),
        .O(\accu_V_0_3_0_fu_380[15]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_380[3]_i_10 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_380[2]),
        .I2(add_ln700_25_reg_4859[2]),
        .I3(sext_ln700_27_fu_2953_p1[2]),
        .O(\accu_V_0_3_0_fu_380[3]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_3_0_fu_380[3]_i_11 
       (.I0(accu_V_0_3_0_fu_380[1]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(select_ln271_fu_2775_p3));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_3_0_fu_380[3]_i_2 
       (.I0(mul_ln1352_29_reg_4854[2]),
        .I1(\accu_V_0_3_0_fu_380[3]_i_9_n_1 ),
        .I2(sext_ln700_27_fu_2953_p1[1]),
        .I3(add_ln700_25_reg_4859[1]),
        .I4(accu_V_0_3_0_fu_380[1]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_3_0_fu_380[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h88E87717771788E8)) 
    \accu_V_0_3_0_fu_380[3]_i_3 
       (.I0(sext_ln700_27_fu_2953_p1[1]),
        .I1(add_ln700_25_reg_4859[1]),
        .I2(accu_V_0_3_0_fu_380[1]),
        .I3(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I4(mul_ln1352_29_reg_4854[2]),
        .I5(\accu_V_0_3_0_fu_380[3]_i_9_n_1 ),
        .O(\accu_V_0_3_0_fu_380[3]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h9A65659A)) 
    \accu_V_0_3_0_fu_380[3]_i_4 
       (.I0(add_ln700_25_reg_4859[1]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_380[1]),
        .I3(sext_ln700_27_fu_2953_p1[1]),
        .I4(mul_ln1352_29_reg_4854[1]),
        .O(\accu_V_0_3_0_fu_380[3]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_3_0_fu_380[3]_i_5 
       (.I0(\accu_V_0_3_0_fu_380[3]_i_2_n_1 ),
        .I1(\accu_V_0_3_0_fu_380[7]_i_14_n_1 ),
        .I2(mul_ln1352_29_reg_4854[3]),
        .I3(\accu_V_0_3_0_fu_380[3]_i_10_n_1 ),
        .O(\accu_V_0_3_0_fu_380[3]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \accu_V_0_3_0_fu_380[3]_i_6 
       (.I0(\accu_V_0_3_0_fu_380[3]_i_9_n_1 ),
        .I1(mul_ln1352_29_reg_4854[2]),
        .I2(sext_ln700_27_fu_2953_p1[1]),
        .I3(select_ln271_fu_2775_p3),
        .I4(add_ln700_25_reg_4859[1]),
        .I5(mul_ln1352_29_reg_4854[1]),
        .O(\accu_V_0_3_0_fu_380[3]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h6A6A566A)) 
    \accu_V_0_3_0_fu_380[3]_i_7 
       (.I0(\accu_V_0_3_0_fu_380[3]_i_4_n_1 ),
        .I1(sext_ln700_27_fu_2953_p1[0]),
        .I2(add_ln700_25_reg_4859[0]),
        .I3(accu_V_0_3_0_fu_380[0]),
        .I4(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_3_0_fu_380[3]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h9A65659A)) 
    \accu_V_0_3_0_fu_380[3]_i_8 
       (.I0(add_ln700_25_reg_4859[0]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_380[0]),
        .I3(sext_ln700_27_fu_2953_p1[0]),
        .I4(mul_ln1352_29_reg_4854[0]),
        .O(\accu_V_0_3_0_fu_380[3]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_3_0_fu_380[3]_i_9 
       (.I0(sext_ln700_27_fu_2953_p1[2]),
        .I1(accu_V_0_3_0_fu_380[2]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_25_reg_4859[2]),
        .O(\accu_V_0_3_0_fu_380[3]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_3_0_fu_380[7]_i_10 
       (.I0(sext_ln700_27_fu_2953_p1[6]),
        .I1(accu_V_0_3_0_fu_380[6]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_25_reg_4859[6]),
        .O(\accu_V_0_3_0_fu_380[7]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_3_0_fu_380[7]_i_11 
       (.I0(sext_ln700_27_fu_2953_p1[5]),
        .I1(accu_V_0_3_0_fu_380[5]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_25_reg_4859[5]),
        .O(\accu_V_0_3_0_fu_380[7]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_3_0_fu_380[7]_i_12 
       (.I0(sext_ln700_27_fu_2953_p1[4]),
        .I1(accu_V_0_3_0_fu_380[4]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_25_reg_4859[4]),
        .O(\accu_V_0_3_0_fu_380[7]_i_12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \accu_V_0_3_0_fu_380[7]_i_14 
       (.I0(sext_ln700_27_fu_2953_p1[3]),
        .I1(accu_V_0_3_0_fu_380[3]),
        .I2(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I3(add_ln700_25_reg_4859[3]),
        .O(\accu_V_0_3_0_fu_380[7]_i_14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \accu_V_0_3_0_fu_380[7]_i_15 
       (.I0(add_ln700_25_reg_4859[7]),
        .I1(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_380[7]),
        .O(\accu_V_0_3_0_fu_380[7]_i_15_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_380[7]_i_16 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_380[5]),
        .I2(add_ln700_25_reg_4859[5]),
        .I3(sext_ln700_27_fu_2953_p1[5]),
        .O(\accu_V_0_3_0_fu_380[7]_i_16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_380[7]_i_17 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_380[4]),
        .I2(add_ln700_25_reg_4859[4]),
        .I3(sext_ln700_27_fu_2953_p1[4]),
        .O(\accu_V_0_3_0_fu_380[7]_i_17_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_380[7]_i_18 
       (.I0(icmp_ln271_reg_4622_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_380[3]),
        .I2(add_ln700_25_reg_4859[3]),
        .I3(sext_ln700_27_fu_2953_p1[3]),
        .O(\accu_V_0_3_0_fu_380[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_3_0_fu_380[7]_i_19 
       (.I0(add_ln700_27_reg_4864[3]),
        .I1(add_ln700_29_reg_4869[3]),
        .O(\accu_V_0_3_0_fu_380[7]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_3_0_fu_380[7]_i_2 
       (.I0(mul_ln1352_29_reg_4854[6]),
        .I1(\accu_V_0_3_0_fu_380[7]_i_10_n_1 ),
        .I2(sext_ln700_27_fu_2953_p1[5]),
        .I3(add_ln700_25_reg_4859[5]),
        .I4(accu_V_0_3_0_fu_380[5]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_3_0_fu_380[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_3_0_fu_380[7]_i_20 
       (.I0(add_ln700_27_reg_4864[2]),
        .I1(add_ln700_29_reg_4869[2]),
        .O(\accu_V_0_3_0_fu_380[7]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_3_0_fu_380[7]_i_21 
       (.I0(add_ln700_27_reg_4864[1]),
        .I1(add_ln700_29_reg_4869[1]),
        .O(\accu_V_0_3_0_fu_380[7]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu_V_0_3_0_fu_380[7]_i_22 
       (.I0(add_ln700_27_reg_4864[0]),
        .I1(add_ln700_29_reg_4869[0]),
        .O(\accu_V_0_3_0_fu_380[7]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_3_0_fu_380[7]_i_3 
       (.I0(mul_ln1352_29_reg_4854[5]),
        .I1(\accu_V_0_3_0_fu_380[7]_i_11_n_1 ),
        .I2(sext_ln700_27_fu_2953_p1[4]),
        .I3(add_ln700_25_reg_4859[4]),
        .I4(accu_V_0_3_0_fu_380[4]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_3_0_fu_380[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_3_0_fu_380[7]_i_4 
       (.I0(mul_ln1352_29_reg_4854[4]),
        .I1(\accu_V_0_3_0_fu_380[7]_i_12_n_1 ),
        .I2(sext_ln700_27_fu_2953_p1[3]),
        .I3(add_ln700_25_reg_4859[3]),
        .I4(accu_V_0_3_0_fu_380[3]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_3_0_fu_380[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hE888E888EEE8E888)) 
    \accu_V_0_3_0_fu_380[7]_i_5 
       (.I0(mul_ln1352_29_reg_4854[3]),
        .I1(\accu_V_0_3_0_fu_380[7]_i_14_n_1 ),
        .I2(sext_ln700_27_fu_2953_p1[2]),
        .I3(add_ln700_25_reg_4859[2]),
        .I4(accu_V_0_3_0_fu_380[2]),
        .I5(icmp_ln271_reg_4622_pp0_iter1_reg),
        .O(\accu_V_0_3_0_fu_380[7]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \accu_V_0_3_0_fu_380[7]_i_6 
       (.I0(\accu_V_0_3_0_fu_380[7]_i_2_n_1 ),
        .I1(\accu_V_0_3_0_fu_380[7]_i_15_n_1 ),
        .I2(sext_ln700_27_fu_2953_p1[7]),
        .I3(mul_ln1352_29_reg_4854[7]),
        .I4(\accu_V_0_3_0_fu_380[11]_i_13_n_1 ),
        .O(\accu_V_0_3_0_fu_380[7]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_3_0_fu_380[7]_i_7 
       (.I0(\accu_V_0_3_0_fu_380[7]_i_3_n_1 ),
        .I1(\accu_V_0_3_0_fu_380[7]_i_10_n_1 ),
        .I2(mul_ln1352_29_reg_4854[6]),
        .I3(\accu_V_0_3_0_fu_380[7]_i_16_n_1 ),
        .O(\accu_V_0_3_0_fu_380[7]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_3_0_fu_380[7]_i_8 
       (.I0(\accu_V_0_3_0_fu_380[7]_i_4_n_1 ),
        .I1(\accu_V_0_3_0_fu_380[7]_i_11_n_1 ),
        .I2(mul_ln1352_29_reg_4854[5]),
        .I3(\accu_V_0_3_0_fu_380[7]_i_17_n_1 ),
        .O(\accu_V_0_3_0_fu_380[7]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \accu_V_0_3_0_fu_380[7]_i_9 
       (.I0(\accu_V_0_3_0_fu_380[7]_i_5_n_1 ),
        .I1(\accu_V_0_3_0_fu_380[7]_i_12_n_1 ),
        .I2(mul_ln1352_29_reg_4854[4]),
        .I3(\accu_V_0_3_0_fu_380[7]_i_18_n_1 ),
        .O(\accu_V_0_3_0_fu_380[7]_i_9_n_1 ));
  FDRE \accu_V_0_3_0_fu_380_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[0]),
        .Q(accu_V_0_3_0_fu_380[0]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_380_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[10]),
        .Q(accu_V_0_3_0_fu_380[10]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_380_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[11]),
        .Q(accu_V_0_3_0_fu_380[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_3_0_fu_380_reg[11]_i_1 
       (.CI(\accu_V_0_3_0_fu_380_reg[7]_i_1_n_1 ),
        .CO({\accu_V_0_3_0_fu_380_reg[11]_i_1_n_1 ,\accu_V_0_3_0_fu_380_reg[11]_i_1_n_2 ,\accu_V_0_3_0_fu_380_reg[11]_i_1_n_3 ,\accu_V_0_3_0_fu_380_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_3_0_fu_380[11]_i_2_n_1 ,\accu_V_0_3_0_fu_380[11]_i_3_n_1 ,\accu_V_0_3_0_fu_380[11]_i_4_n_1 ,\accu_V_0_3_0_fu_380[11]_i_5_n_1 }),
        .O(accu_0_3_V_fu_2957_p2[11:8]),
        .S({\accu_V_0_3_0_fu_380[11]_i_6_n_1 ,\accu_V_0_3_0_fu_380[11]_i_7_n_1 ,\accu_V_0_3_0_fu_380[11]_i_8_n_1 ,\accu_V_0_3_0_fu_380[11]_i_9_n_1 }));
  CARRY4 \accu_V_0_3_0_fu_380_reg[11]_i_10 
       (.CI(\accu_V_0_3_0_fu_380_reg[11]_i_12_n_1 ),
        .CO({\NLW_accu_V_0_3_0_fu_380_reg[11]_i_10_CO_UNCONNECTED [3],\accu_V_0_3_0_fu_380_reg[11]_i_10_n_2 ,\NLW_accu_V_0_3_0_fu_380_reg[11]_i_10_CO_UNCONNECTED [1],\accu_V_0_3_0_fu_380_reg[11]_i_10_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln700_29_reg_4869[8],\accu_V_0_3_0_fu_380[11]_i_16_n_1 }),
        .O({\NLW_accu_V_0_3_0_fu_380_reg[11]_i_10_O_UNCONNECTED [3:2],sext_ln700_27_fu_2953_p1[9:8]}),
        .S({1'b0,1'b1,\accu_V_0_3_0_fu_380[11]_i_17_n_1 ,\accu_V_0_3_0_fu_380[11]_i_18_n_1 }));
  CARRY4 \accu_V_0_3_0_fu_380_reg[11]_i_12 
       (.CI(\accu_V_0_3_0_fu_380_reg[7]_i_13_n_1 ),
        .CO({\accu_V_0_3_0_fu_380_reg[11]_i_12_n_1 ,\accu_V_0_3_0_fu_380_reg[11]_i_12_n_2 ,\accu_V_0_3_0_fu_380_reg[11]_i_12_n_3 ,\accu_V_0_3_0_fu_380_reg[11]_i_12_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln700_27_reg_4864[7:4]),
        .O(sext_ln700_27_fu_2953_p1[7:4]),
        .S({\accu_V_0_3_0_fu_380[11]_i_19_n_1 ,\accu_V_0_3_0_fu_380[11]_i_20_n_1 ,\accu_V_0_3_0_fu_380[11]_i_21_n_1 ,\accu_V_0_3_0_fu_380[11]_i_22_n_1 }));
  FDRE \accu_V_0_3_0_fu_380_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[12]),
        .Q(accu_V_0_3_0_fu_380[12]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_380_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[13]),
        .Q(accu_V_0_3_0_fu_380[13]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_380_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[14]),
        .Q(accu_V_0_3_0_fu_380[14]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_380_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[15]),
        .Q(accu_V_0_3_0_fu_380[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_3_0_fu_380_reg[15]_i_1 
       (.CI(\accu_V_0_3_0_fu_380_reg[11]_i_1_n_1 ),
        .CO({\NLW_accu_V_0_3_0_fu_380_reg[15]_i_1_CO_UNCONNECTED [3],\accu_V_0_3_0_fu_380_reg[15]_i_1_n_2 ,\accu_V_0_3_0_fu_380_reg[15]_i_1_n_3 ,\accu_V_0_3_0_fu_380_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln271_fu_2775_p3__0}),
        .O(accu_0_3_V_fu_2957_p2[15:12]),
        .S({\accu_V_0_3_0_fu_380[15]_i_5_n_1 ,\accu_V_0_3_0_fu_380[15]_i_6_n_1 ,\accu_V_0_3_0_fu_380[15]_i_7_n_1 ,\accu_V_0_3_0_fu_380[15]_i_8_n_1 }));
  FDRE \accu_V_0_3_0_fu_380_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[1]),
        .Q(accu_V_0_3_0_fu_380[1]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_380_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[2]),
        .Q(accu_V_0_3_0_fu_380[2]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_380_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[3]),
        .Q(accu_V_0_3_0_fu_380[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_3_0_fu_380_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_0_3_0_fu_380_reg[3]_i_1_n_1 ,\accu_V_0_3_0_fu_380_reg[3]_i_1_n_2 ,\accu_V_0_3_0_fu_380_reg[3]_i_1_n_3 ,\accu_V_0_3_0_fu_380_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_3_0_fu_380[3]_i_2_n_1 ,\accu_V_0_3_0_fu_380[3]_i_3_n_1 ,\accu_V_0_3_0_fu_380[3]_i_4_n_1 ,mul_ln1352_29_reg_4854[0]}),
        .O(accu_0_3_V_fu_2957_p2[3:0]),
        .S({\accu_V_0_3_0_fu_380[3]_i_5_n_1 ,\accu_V_0_3_0_fu_380[3]_i_6_n_1 ,\accu_V_0_3_0_fu_380[3]_i_7_n_1 ,\accu_V_0_3_0_fu_380[3]_i_8_n_1 }));
  FDRE \accu_V_0_3_0_fu_380_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[4]),
        .Q(accu_V_0_3_0_fu_380[4]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_380_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[5]),
        .Q(accu_V_0_3_0_fu_380[5]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_380_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[6]),
        .Q(accu_V_0_3_0_fu_380[6]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_380_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[7]),
        .Q(accu_V_0_3_0_fu_380[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_3_0_fu_380_reg[7]_i_1 
       (.CI(\accu_V_0_3_0_fu_380_reg[3]_i_1_n_1 ),
        .CO({\accu_V_0_3_0_fu_380_reg[7]_i_1_n_1 ,\accu_V_0_3_0_fu_380_reg[7]_i_1_n_2 ,\accu_V_0_3_0_fu_380_reg[7]_i_1_n_3 ,\accu_V_0_3_0_fu_380_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_3_0_fu_380[7]_i_2_n_1 ,\accu_V_0_3_0_fu_380[7]_i_3_n_1 ,\accu_V_0_3_0_fu_380[7]_i_4_n_1 ,\accu_V_0_3_0_fu_380[7]_i_5_n_1 }),
        .O(accu_0_3_V_fu_2957_p2[7:4]),
        .S({\accu_V_0_3_0_fu_380[7]_i_6_n_1 ,\accu_V_0_3_0_fu_380[7]_i_7_n_1 ,\accu_V_0_3_0_fu_380[7]_i_8_n_1 ,\accu_V_0_3_0_fu_380[7]_i_9_n_1 }));
  CARRY4 \accu_V_0_3_0_fu_380_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\accu_V_0_3_0_fu_380_reg[7]_i_13_n_1 ,\accu_V_0_3_0_fu_380_reg[7]_i_13_n_2 ,\accu_V_0_3_0_fu_380_reg[7]_i_13_n_3 ,\accu_V_0_3_0_fu_380_reg[7]_i_13_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln700_27_reg_4864[3:0]),
        .O(sext_ln700_27_fu_2953_p1[3:0]),
        .S({\accu_V_0_3_0_fu_380[7]_i_19_n_1 ,\accu_V_0_3_0_fu_380[7]_i_20_n_1 ,\accu_V_0_3_0_fu_380[7]_i_21_n_1 ,\accu_V_0_3_0_fu_380[7]_i_22_n_1 }));
  FDRE \accu_V_0_3_0_fu_380_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[8]),
        .Q(accu_V_0_3_0_fu_380[8]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_380_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_3680),
        .D(accu_0_3_V_fu_2957_p2[9]),
        .Q(accu_V_0_3_0_fu_380[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_11_reg_4824[3]_i_3 
       (.I0(mul_ln1352_8_fu_2294_p2[3]),
        .I1(mul_ln1352_11_fu_2333_p2[3]),
        .O(\add_ln700_11_reg_4824[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_11_reg_4824[3]_i_4 
       (.I0(mul_ln1352_8_fu_2294_p2[2]),
        .I1(mul_ln1352_11_fu_2333_p2[2]),
        .O(\add_ln700_11_reg_4824[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_11_reg_4824[3]_i_5 
       (.I0(mul_ln1352_8_fu_2294_p2[1]),
        .I1(mul_ln1352_11_fu_2333_p2[1]),
        .O(\add_ln700_11_reg_4824[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_11_reg_4824[3]_i_6 
       (.I0(mul_ln1352_8_fu_2294_p2[0]),
        .I1(mul_ln1352_11_fu_2333_p2[0]),
        .O(\add_ln700_11_reg_4824[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_11_reg_4824[7]_i_2 
       (.I0(mul_ln1352_8_fu_2294_p2[7]),
        .O(\add_ln700_11_reg_4824[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_11_reg_4824[7]_i_5 
       (.I0(mul_ln1352_8_fu_2294_p2[6]),
        .I1(mul_ln1352_11_fu_2333_p2[6]),
        .O(\add_ln700_11_reg_4824[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_11_reg_4824[7]_i_6 
       (.I0(mul_ln1352_8_fu_2294_p2[5]),
        .I1(mul_ln1352_11_fu_2333_p2[5]),
        .O(\add_ln700_11_reg_4824[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_11_reg_4824[7]_i_7 
       (.I0(mul_ln1352_8_fu_2294_p2[4]),
        .I1(mul_ln1352_11_fu_2333_p2[4]),
        .O(\add_ln700_11_reg_4824[7]_i_7_n_1 ));
  FDRE \add_ln700_11_reg_4824_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_11_fu_2397_p2[0]),
        .Q(add_ln700_11_reg_4824[0]),
        .R(1'b0));
  FDRE \add_ln700_11_reg_4824_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_11_fu_2397_p2[1]),
        .Q(add_ln700_11_reg_4824[1]),
        .R(1'b0));
  FDRE \add_ln700_11_reg_4824_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_11_fu_2397_p2[2]),
        .Q(add_ln700_11_reg_4824[2]),
        .R(1'b0));
  FDRE \add_ln700_11_reg_4824_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_11_fu_2397_p2[3]),
        .Q(add_ln700_11_reg_4824[3]),
        .R(1'b0));
  CARRY4 \add_ln700_11_reg_4824_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_11_reg_4824_reg[3]_i_1_n_1 ,\add_ln700_11_reg_4824_reg[3]_i_1_n_2 ,\add_ln700_11_reg_4824_reg[3]_i_1_n_3 ,\add_ln700_11_reg_4824_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_8_fu_2294_p2[3:0]),
        .O(add_ln700_11_fu_2397_p2[3:0]),
        .S({\add_ln700_11_reg_4824[3]_i_3_n_1 ,\add_ln700_11_reg_4824[3]_i_4_n_1 ,\add_ln700_11_reg_4824[3]_i_5_n_1 ,\add_ln700_11_reg_4824[3]_i_6_n_1 }));
  FDRE \add_ln700_11_reg_4824_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_11_fu_2397_p2[4]),
        .Q(add_ln700_11_reg_4824[4]),
        .R(1'b0));
  FDRE \add_ln700_11_reg_4824_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_11_fu_2397_p2[5]),
        .Q(add_ln700_11_reg_4824[5]),
        .R(1'b0));
  FDRE \add_ln700_11_reg_4824_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_11_fu_2397_p2[6]),
        .Q(add_ln700_11_reg_4824[6]),
        .R(1'b0));
  FDRE \add_ln700_11_reg_4824_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_11_fu_2397_p2[7]),
        .Q(add_ln700_11_reg_4824[7]),
        .R(1'b0));
  CARRY4 \add_ln700_11_reg_4824_reg[7]_i_1 
       (.CI(\add_ln700_11_reg_4824_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_11_reg_4824_reg[7]_i_1_n_1 ,\add_ln700_11_reg_4824_reg[7]_i_1_n_2 ,\add_ln700_11_reg_4824_reg[7]_i_1_n_3 ,\add_ln700_11_reg_4824_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_11_reg_4824[7]_i_2_n_1 ,mul_ln1352_8_fu_2294_p2[6:4]}),
        .O(add_ln700_11_fu_2397_p2[7:4]),
        .S({StreamingFCLayer_6jw_U10_n_1,\add_ln700_11_reg_4824[7]_i_5_n_1 ,\add_ln700_11_reg_4824[7]_i_6_n_1 ,\add_ln700_11_reg_4824[7]_i_7_n_1 }));
  FDRE \add_ln700_11_reg_4824_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_11_fu_2397_p2[8]),
        .Q(add_ln700_11_reg_4824[8]),
        .R(1'b0));
  CARRY4 \add_ln700_11_reg_4824_reg[8]_i_1 
       (.CI(\add_ln700_11_reg_4824_reg[7]_i_1_n_1 ),
        .CO(\NLW_add_ln700_11_reg_4824_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_11_reg_4824_reg[8]_i_1_O_UNCONNECTED [3:1],add_ln700_11_fu_2397_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[3]_i_3 
       (.I0(mul_ln1352_10_fu_2320_p2[3]),
        .I1(sext_ln700_11_fu_2409_p1[3]),
        .O(\add_ln700_13_reg_4829[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[3]_i_4 
       (.I0(mul_ln1352_10_fu_2320_p2[2]),
        .I1(sext_ln700_11_fu_2409_p1[2]),
        .O(\add_ln700_13_reg_4829[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[3]_i_5 
       (.I0(mul_ln1352_10_fu_2320_p2[1]),
        .I1(sext_ln700_11_fu_2409_p1[1]),
        .O(\add_ln700_13_reg_4829[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[3]_i_6 
       (.I0(mul_ln1352_10_fu_2320_p2[0]),
        .I1(sext_ln700_11_fu_2409_p1[0]),
        .O(\add_ln700_13_reg_4829[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_13_reg_4829[7]_i_2 
       (.I0(sext_ln700_11_fu_2409_p1[7]),
        .O(\add_ln700_13_reg_4829[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[7]_i_5 
       (.I0(mul_ln1352_10_fu_2320_p2[6]),
        .I1(sext_ln700_11_fu_2409_p1[6]),
        .O(\add_ln700_13_reg_4829[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[7]_i_6 
       (.I0(mul_ln1352_10_fu_2320_p2[5]),
        .I1(sext_ln700_11_fu_2409_p1[5]),
        .O(\add_ln700_13_reg_4829[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[7]_i_7 
       (.I0(mul_ln1352_10_fu_2320_p2[4]),
        .I1(sext_ln700_11_fu_2409_p1[4]),
        .O(\add_ln700_13_reg_4829[7]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[9]_i_10 
       (.I0(mul_ln1352_15_fu_2381_p2[4]),
        .I1(mul_ln1352_9_fu_2307_p2[4]),
        .O(\add_ln700_13_reg_4829[9]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[9]_i_13 
       (.I0(mul_ln1352_15_fu_2381_p2[3]),
        .I1(mul_ln1352_9_fu_2307_p2[3]),
        .O(\add_ln700_13_reg_4829[9]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[9]_i_14 
       (.I0(mul_ln1352_15_fu_2381_p2[2]),
        .I1(mul_ln1352_9_fu_2307_p2[2]),
        .O(\add_ln700_13_reg_4829[9]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[9]_i_15 
       (.I0(mul_ln1352_15_fu_2381_p2[1]),
        .I1(mul_ln1352_9_fu_2307_p2[1]),
        .O(\add_ln700_13_reg_4829[9]_i_15_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[9]_i_16 
       (.I0(mul_ln1352_15_fu_2381_p2[0]),
        .I1(mul_ln1352_9_fu_2307_p2[0]),
        .O(\add_ln700_13_reg_4829[9]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[9]_i_3 
       (.I0(sext_ln700_11_fu_2409_p1[7]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_11_n_4 ),
        .O(\add_ln700_13_reg_4829[9]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_13_reg_4829[9]_i_5 
       (.I0(mul_ln1352_15_fu_2381_p2[7]),
        .O(\add_ln700_13_reg_4829[9]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[9]_i_8 
       (.I0(mul_ln1352_15_fu_2381_p2[6]),
        .I1(mul_ln1352_9_fu_2307_p2[6]),
        .O(\add_ln700_13_reg_4829[9]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[9]_i_9 
       (.I0(mul_ln1352_15_fu_2381_p2[5]),
        .I1(mul_ln1352_9_fu_2307_p2[5]),
        .O(\add_ln700_13_reg_4829[9]_i_9_n_1 ));
  FDRE \add_ln700_13_reg_4829_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_13_fu_2413_p2[0]),
        .Q(add_ln700_13_reg_4829[0]),
        .R(1'b0));
  FDRE \add_ln700_13_reg_4829_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_13_fu_2413_p2[1]),
        .Q(add_ln700_13_reg_4829[1]),
        .R(1'b0));
  FDRE \add_ln700_13_reg_4829_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_13_fu_2413_p2[2]),
        .Q(add_ln700_13_reg_4829[2]),
        .R(1'b0));
  FDRE \add_ln700_13_reg_4829_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_13_fu_2413_p2[3]),
        .Q(add_ln700_13_reg_4829[3]),
        .R(1'b0));
  CARRY4 \add_ln700_13_reg_4829_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_13_reg_4829_reg[3]_i_1_n_1 ,\add_ln700_13_reg_4829_reg[3]_i_1_n_2 ,\add_ln700_13_reg_4829_reg[3]_i_1_n_3 ,\add_ln700_13_reg_4829_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_10_fu_2320_p2[3:0]),
        .O(add_ln700_13_fu_2413_p2[3:0]),
        .S({\add_ln700_13_reg_4829[3]_i_3_n_1 ,\add_ln700_13_reg_4829[3]_i_4_n_1 ,\add_ln700_13_reg_4829[3]_i_5_n_1 ,\add_ln700_13_reg_4829[3]_i_6_n_1 }));
  FDRE \add_ln700_13_reg_4829_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_13_fu_2413_p2[4]),
        .Q(add_ln700_13_reg_4829[4]),
        .R(1'b0));
  FDRE \add_ln700_13_reg_4829_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_13_fu_2413_p2[5]),
        .Q(add_ln700_13_reg_4829[5]),
        .R(1'b0));
  FDRE \add_ln700_13_reg_4829_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_13_fu_2413_p2[6]),
        .Q(add_ln700_13_reg_4829[6]),
        .R(1'b0));
  FDRE \add_ln700_13_reg_4829_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_13_fu_2413_p2[7]),
        .Q(add_ln700_13_reg_4829[7]),
        .R(1'b0));
  CARRY4 \add_ln700_13_reg_4829_reg[7]_i_1 
       (.CI(\add_ln700_13_reg_4829_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_13_reg_4829_reg[7]_i_1_n_1 ,\add_ln700_13_reg_4829_reg[7]_i_1_n_2 ,\add_ln700_13_reg_4829_reg[7]_i_1_n_3 ,\add_ln700_13_reg_4829_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_13_reg_4829[7]_i_2_n_1 ,mul_ln1352_10_fu_2320_p2[6:4]}),
        .O(add_ln700_13_fu_2413_p2[7:4]),
        .S({StreamingFCLayer_6jw_U12_n_1,\add_ln700_13_reg_4829[7]_i_5_n_1 ,\add_ln700_13_reg_4829[7]_i_6_n_1 ,\add_ln700_13_reg_4829[7]_i_7_n_1 }));
  FDRE \add_ln700_13_reg_4829_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_13_fu_2413_p2[8]),
        .Q(add_ln700_13_reg_4829[8]),
        .R(1'b0));
  FDRE \add_ln700_13_reg_4829_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_13_fu_2413_p2[9]),
        .Q(add_ln700_13_reg_4829[9]),
        .R(1'b0));
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_1 
       (.CI(\add_ln700_13_reg_4829_reg[7]_i_1_n_1 ),
        .CO({\NLW_add_ln700_13_reg_4829_reg[9]_i_1_CO_UNCONNECTED [3:1],\add_ln700_13_reg_4829_reg[9]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext_ln700_11_fu_2409_p1[7]}),
        .O({\NLW_add_ln700_13_reg_4829_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln700_13_fu_2413_p2[9:8]}),
        .S({1'b0,1'b0,1'b1,\add_ln700_13_reg_4829[9]_i_3_n_1 }));
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_11 
       (.CI(\add_ln700_13_reg_4829_reg[9]_i_2_n_1 ),
        .CO({\NLW_add_ln700_13_reg_4829_reg[9]_i_11_CO_UNCONNECTED [3:1],\add_ln700_13_reg_4829_reg[9]_i_11_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln700_13_reg_4829_reg[9]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_2 
       (.CI(\add_ln700_13_reg_4829_reg[9]_i_4_n_1 ),
        .CO({\add_ln700_13_reg_4829_reg[9]_i_2_n_1 ,\add_ln700_13_reg_4829_reg[9]_i_2_n_2 ,\add_ln700_13_reg_4829_reg[9]_i_2_n_3 ,\add_ln700_13_reg_4829_reg[9]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_13_reg_4829[9]_i_5_n_1 ,mul_ln1352_15_fu_2381_p2[6:4]}),
        .O(sext_ln700_11_fu_2409_p1[7:4]),
        .S({StreamingFCLayer_6jw_U17_n_1,\add_ln700_13_reg_4829[9]_i_8_n_1 ,\add_ln700_13_reg_4829[9]_i_9_n_1 ,\add_ln700_13_reg_4829[9]_i_10_n_1 }));
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_4 
       (.CI(1'b0),
        .CO({\add_ln700_13_reg_4829_reg[9]_i_4_n_1 ,\add_ln700_13_reg_4829_reg[9]_i_4_n_2 ,\add_ln700_13_reg_4829_reg[9]_i_4_n_3 ,\add_ln700_13_reg_4829_reg[9]_i_4_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_15_fu_2381_p2[3:0]),
        .O(sext_ln700_11_fu_2409_p1[3:0]),
        .S({\add_ln700_13_reg_4829[9]_i_13_n_1 ,\add_ln700_13_reg_4829[9]_i_14_n_1 ,\add_ln700_13_reg_4829[9]_i_15_n_1 ,\add_ln700_13_reg_4829[9]_i_16_n_1 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_17_reg_4839[3]_i_3 
       (.I0(mul_ln1352_20_fu_2474_p2[3]),
        .I1(mul_ln1352_22_fu_2496_p2[3]),
        .O(\add_ln700_17_reg_4839[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_17_reg_4839[3]_i_4 
       (.I0(mul_ln1352_20_fu_2474_p2[2]),
        .I1(mul_ln1352_22_fu_2496_p2[2]),
        .O(\add_ln700_17_reg_4839[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_17_reg_4839[3]_i_5 
       (.I0(mul_ln1352_20_fu_2474_p2[1]),
        .I1(mul_ln1352_22_fu_2496_p2[1]),
        .O(\add_ln700_17_reg_4839[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_17_reg_4839[3]_i_6 
       (.I0(mul_ln1352_20_fu_2474_p2[0]),
        .I1(mul_ln1352_22_fu_2496_p2[0]),
        .O(\add_ln700_17_reg_4839[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_17_reg_4839[7]_i_2 
       (.I0(mul_ln1352_20_fu_2474_p2[7]),
        .O(\add_ln700_17_reg_4839[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_17_reg_4839[7]_i_5 
       (.I0(mul_ln1352_20_fu_2474_p2[6]),
        .I1(mul_ln1352_22_fu_2496_p2[6]),
        .O(\add_ln700_17_reg_4839[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_17_reg_4839[7]_i_6 
       (.I0(mul_ln1352_20_fu_2474_p2[5]),
        .I1(mul_ln1352_22_fu_2496_p2[5]),
        .O(\add_ln700_17_reg_4839[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_17_reg_4839[7]_i_7 
       (.I0(mul_ln1352_20_fu_2474_p2[4]),
        .I1(mul_ln1352_22_fu_2496_p2[4]),
        .O(\add_ln700_17_reg_4839[7]_i_7_n_1 ));
  FDRE \add_ln700_17_reg_4839_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_17_fu_2519_p2[0]),
        .Q(add_ln700_17_reg_4839[0]),
        .R(1'b0));
  FDRE \add_ln700_17_reg_4839_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_17_fu_2519_p2[1]),
        .Q(add_ln700_17_reg_4839[1]),
        .R(1'b0));
  FDRE \add_ln700_17_reg_4839_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_17_fu_2519_p2[2]),
        .Q(add_ln700_17_reg_4839[2]),
        .R(1'b0));
  FDRE \add_ln700_17_reg_4839_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_17_fu_2519_p2[3]),
        .Q(add_ln700_17_reg_4839[3]),
        .R(1'b0));
  CARRY4 \add_ln700_17_reg_4839_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_17_reg_4839_reg[3]_i_1_n_1 ,\add_ln700_17_reg_4839_reg[3]_i_1_n_2 ,\add_ln700_17_reg_4839_reg[3]_i_1_n_3 ,\add_ln700_17_reg_4839_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_20_fu_2474_p2[3:0]),
        .O(add_ln700_17_fu_2519_p2[3:0]),
        .S({\add_ln700_17_reg_4839[3]_i_3_n_1 ,\add_ln700_17_reg_4839[3]_i_4_n_1 ,\add_ln700_17_reg_4839[3]_i_5_n_1 ,\add_ln700_17_reg_4839[3]_i_6_n_1 }));
  FDRE \add_ln700_17_reg_4839_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_17_fu_2519_p2[4]),
        .Q(add_ln700_17_reg_4839[4]),
        .R(1'b0));
  FDRE \add_ln700_17_reg_4839_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_17_fu_2519_p2[5]),
        .Q(add_ln700_17_reg_4839[5]),
        .R(1'b0));
  FDRE \add_ln700_17_reg_4839_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_17_fu_2519_p2[6]),
        .Q(add_ln700_17_reg_4839[6]),
        .R(1'b0));
  FDRE \add_ln700_17_reg_4839_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_17_fu_2519_p2[7]),
        .Q(add_ln700_17_reg_4839[7]),
        .R(1'b0));
  CARRY4 \add_ln700_17_reg_4839_reg[7]_i_1 
       (.CI(\add_ln700_17_reg_4839_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_17_reg_4839_reg[7]_i_1_n_1 ,\add_ln700_17_reg_4839_reg[7]_i_1_n_2 ,\add_ln700_17_reg_4839_reg[7]_i_1_n_3 ,\add_ln700_17_reg_4839_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_17_reg_4839[7]_i_2_n_1 ,mul_ln1352_20_fu_2474_p2[6:4]}),
        .O(add_ln700_17_fu_2519_p2[7:4]),
        .S({StreamingFCLayer_6jw_U22_n_1,\add_ln700_17_reg_4839[7]_i_5_n_1 ,\add_ln700_17_reg_4839[7]_i_6_n_1 ,\add_ln700_17_reg_4839[7]_i_7_n_1 }));
  FDRE \add_ln700_17_reg_4839_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_17_fu_2519_p2[8]),
        .Q(add_ln700_17_reg_4839[8]),
        .R(1'b0));
  CARRY4 \add_ln700_17_reg_4839_reg[8]_i_1 
       (.CI(\add_ln700_17_reg_4839_reg[7]_i_1_n_1 ),
        .CO(\NLW_add_ln700_17_reg_4839_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_17_reg_4839_reg[8]_i_1_O_UNCONNECTED [3:1],add_ln700_17_fu_2519_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_19_reg_4844[3]_i_3 
       (.I0(mul_ln1352_16_fu_2422_p2[3]),
        .I1(mul_ln1352_19_fu_2461_p2[3]),
        .O(\add_ln700_19_reg_4844[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_19_reg_4844[3]_i_4 
       (.I0(mul_ln1352_16_fu_2422_p2[2]),
        .I1(mul_ln1352_19_fu_2461_p2[2]),
        .O(\add_ln700_19_reg_4844[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_19_reg_4844[3]_i_5 
       (.I0(mul_ln1352_16_fu_2422_p2[1]),
        .I1(mul_ln1352_19_fu_2461_p2[1]),
        .O(\add_ln700_19_reg_4844[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_19_reg_4844[3]_i_6 
       (.I0(mul_ln1352_16_fu_2422_p2[0]),
        .I1(mul_ln1352_19_fu_2461_p2[0]),
        .O(\add_ln700_19_reg_4844[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_19_reg_4844[7]_i_2 
       (.I0(mul_ln1352_16_fu_2422_p2[7]),
        .O(\add_ln700_19_reg_4844[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_19_reg_4844[7]_i_5 
       (.I0(mul_ln1352_16_fu_2422_p2[6]),
        .I1(mul_ln1352_19_fu_2461_p2[6]),
        .O(\add_ln700_19_reg_4844[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_19_reg_4844[7]_i_6 
       (.I0(mul_ln1352_16_fu_2422_p2[5]),
        .I1(mul_ln1352_19_fu_2461_p2[5]),
        .O(\add_ln700_19_reg_4844[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_19_reg_4844[7]_i_7 
       (.I0(mul_ln1352_16_fu_2422_p2[4]),
        .I1(mul_ln1352_19_fu_2461_p2[4]),
        .O(\add_ln700_19_reg_4844[7]_i_7_n_1 ));
  FDRE \add_ln700_19_reg_4844_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_19_fu_2525_p2[0]),
        .Q(add_ln700_19_reg_4844[0]),
        .R(1'b0));
  FDRE \add_ln700_19_reg_4844_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_19_fu_2525_p2[1]),
        .Q(add_ln700_19_reg_4844[1]),
        .R(1'b0));
  FDRE \add_ln700_19_reg_4844_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_19_fu_2525_p2[2]),
        .Q(add_ln700_19_reg_4844[2]),
        .R(1'b0));
  FDRE \add_ln700_19_reg_4844_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_19_fu_2525_p2[3]),
        .Q(add_ln700_19_reg_4844[3]),
        .R(1'b0));
  CARRY4 \add_ln700_19_reg_4844_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_19_reg_4844_reg[3]_i_1_n_1 ,\add_ln700_19_reg_4844_reg[3]_i_1_n_2 ,\add_ln700_19_reg_4844_reg[3]_i_1_n_3 ,\add_ln700_19_reg_4844_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_16_fu_2422_p2[3:0]),
        .O(add_ln700_19_fu_2525_p2[3:0]),
        .S({\add_ln700_19_reg_4844[3]_i_3_n_1 ,\add_ln700_19_reg_4844[3]_i_4_n_1 ,\add_ln700_19_reg_4844[3]_i_5_n_1 ,\add_ln700_19_reg_4844[3]_i_6_n_1 }));
  FDRE \add_ln700_19_reg_4844_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_19_fu_2525_p2[4]),
        .Q(add_ln700_19_reg_4844[4]),
        .R(1'b0));
  FDRE \add_ln700_19_reg_4844_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_19_fu_2525_p2[5]),
        .Q(add_ln700_19_reg_4844[5]),
        .R(1'b0));
  FDRE \add_ln700_19_reg_4844_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_19_fu_2525_p2[6]),
        .Q(add_ln700_19_reg_4844[6]),
        .R(1'b0));
  FDRE \add_ln700_19_reg_4844_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_19_fu_2525_p2[7]),
        .Q(add_ln700_19_reg_4844[7]),
        .R(1'b0));
  CARRY4 \add_ln700_19_reg_4844_reg[7]_i_1 
       (.CI(\add_ln700_19_reg_4844_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_19_reg_4844_reg[7]_i_1_n_1 ,\add_ln700_19_reg_4844_reg[7]_i_1_n_2 ,\add_ln700_19_reg_4844_reg[7]_i_1_n_3 ,\add_ln700_19_reg_4844_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_19_reg_4844[7]_i_2_n_1 ,mul_ln1352_16_fu_2422_p2[6:4]}),
        .O(add_ln700_19_fu_2525_p2[7:4]),
        .S({StreamingFCLayer_6jw_U18_n_1,\add_ln700_19_reg_4844[7]_i_5_n_1 ,\add_ln700_19_reg_4844[7]_i_6_n_1 ,\add_ln700_19_reg_4844[7]_i_7_n_1 }));
  FDRE \add_ln700_19_reg_4844_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_19_fu_2525_p2[8]),
        .Q(add_ln700_19_reg_4844[8]),
        .R(1'b0));
  CARRY4 \add_ln700_19_reg_4844_reg[8]_i_1 
       (.CI(\add_ln700_19_reg_4844_reg[7]_i_1_n_1 ),
        .CO(\NLW_add_ln700_19_reg_4844_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_19_reg_4844_reg[8]_i_1_O_UNCONNECTED [3:1],add_ln700_19_fu_2525_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_4799[3]_i_3 
       (.I0(mul_ln1352_4_fu_2176_p2[3]),
        .I1(mul_ln1352_6_fu_2226_p2[3]),
        .O(\add_ln700_1_reg_4799[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_4799[3]_i_4 
       (.I0(mul_ln1352_4_fu_2176_p2[2]),
        .I1(mul_ln1352_6_fu_2226_p2[2]),
        .O(\add_ln700_1_reg_4799[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_4799[3]_i_5 
       (.I0(mul_ln1352_4_fu_2176_p2[1]),
        .I1(mul_ln1352_6_fu_2226_p2[1]),
        .O(\add_ln700_1_reg_4799[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_4799[3]_i_6 
       (.I0(mul_ln1352_4_fu_2176_p2[0]),
        .I1(mul_ln1352_6_fu_2226_p2[0]),
        .O(\add_ln700_1_reg_4799[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_1_reg_4799[7]_i_2 
       (.I0(mul_ln1352_4_fu_2176_p2[7]),
        .O(\add_ln700_1_reg_4799[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_4799[7]_i_5 
       (.I0(mul_ln1352_4_fu_2176_p2[6]),
        .I1(mul_ln1352_6_fu_2226_p2[6]),
        .O(\add_ln700_1_reg_4799[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_4799[7]_i_6 
       (.I0(mul_ln1352_4_fu_2176_p2[5]),
        .I1(mul_ln1352_6_fu_2226_p2[5]),
        .O(\add_ln700_1_reg_4799[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_4799[7]_i_7 
       (.I0(mul_ln1352_4_fu_2176_p2[4]),
        .I1(mul_ln1352_6_fu_2226_p2[4]),
        .O(\add_ln700_1_reg_4799[7]_i_7_n_1 ));
  FDRE \add_ln700_1_reg_4799_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_1_fu_2263_p2[0]),
        .Q(add_ln700_1_reg_4799[0]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_4799_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_1_fu_2263_p2[1]),
        .Q(add_ln700_1_reg_4799[1]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_4799_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_1_fu_2263_p2[2]),
        .Q(add_ln700_1_reg_4799[2]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_4799_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_1_fu_2263_p2[3]),
        .Q(add_ln700_1_reg_4799[3]),
        .R(1'b0));
  CARRY4 \add_ln700_1_reg_4799_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_1_reg_4799_reg[3]_i_1_n_1 ,\add_ln700_1_reg_4799_reg[3]_i_1_n_2 ,\add_ln700_1_reg_4799_reg[3]_i_1_n_3 ,\add_ln700_1_reg_4799_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_4_fu_2176_p2[3:0]),
        .O(add_ln700_1_fu_2263_p2[3:0]),
        .S({\add_ln700_1_reg_4799[3]_i_3_n_1 ,\add_ln700_1_reg_4799[3]_i_4_n_1 ,\add_ln700_1_reg_4799[3]_i_5_n_1 ,\add_ln700_1_reg_4799[3]_i_6_n_1 }));
  FDRE \add_ln700_1_reg_4799_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_1_fu_2263_p2[4]),
        .Q(add_ln700_1_reg_4799[4]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_4799_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_1_fu_2263_p2[5]),
        .Q(add_ln700_1_reg_4799[5]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_4799_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_1_fu_2263_p2[6]),
        .Q(add_ln700_1_reg_4799[6]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_4799_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_1_fu_2263_p2[7]),
        .Q(add_ln700_1_reg_4799[7]),
        .R(1'b0));
  CARRY4 \add_ln700_1_reg_4799_reg[7]_i_1 
       (.CI(\add_ln700_1_reg_4799_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_1_reg_4799_reg[7]_i_1_n_1 ,\add_ln700_1_reg_4799_reg[7]_i_1_n_2 ,\add_ln700_1_reg_4799_reg[7]_i_1_n_3 ,\add_ln700_1_reg_4799_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_4799[7]_i_2_n_1 ,mul_ln1352_4_fu_2176_p2[6:4]}),
        .O(add_ln700_1_fu_2263_p2[7:4]),
        .S({StreamingFCLayer_6jw_U6_n_1,\add_ln700_1_reg_4799[7]_i_5_n_1 ,\add_ln700_1_reg_4799[7]_i_6_n_1 ,\add_ln700_1_reg_4799[7]_i_7_n_1 }));
  FDRE \add_ln700_1_reg_4799_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_1_fu_2263_p2[8]),
        .Q(add_ln700_1_reg_4799[8]),
        .R(1'b0));
  CARRY4 \add_ln700_1_reg_4799_reg[8]_i_1 
       (.CI(\add_ln700_1_reg_4799_reg[7]_i_1_n_1 ),
        .CO(\NLW_add_ln700_1_reg_4799_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_1_reg_4799_reg[8]_i_1_O_UNCONNECTED [3:1],add_ln700_1_fu_2263_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[3]_i_3 
       (.I0(mul_ln1352_18_fu_2448_p2[3]),
        .I1(sext_ln700_18_fu_2537_p1[3]),
        .O(\add_ln700_21_reg_4849[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[3]_i_4 
       (.I0(mul_ln1352_18_fu_2448_p2[2]),
        .I1(sext_ln700_18_fu_2537_p1[2]),
        .O(\add_ln700_21_reg_4849[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[3]_i_5 
       (.I0(mul_ln1352_18_fu_2448_p2[1]),
        .I1(sext_ln700_18_fu_2537_p1[1]),
        .O(\add_ln700_21_reg_4849[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[3]_i_6 
       (.I0(mul_ln1352_18_fu_2448_p2[0]),
        .I1(sext_ln700_18_fu_2537_p1[0]),
        .O(\add_ln700_21_reg_4849[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_21_reg_4849[7]_i_2 
       (.I0(sext_ln700_18_fu_2537_p1[7]),
        .O(\add_ln700_21_reg_4849[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[7]_i_5 
       (.I0(mul_ln1352_18_fu_2448_p2[6]),
        .I1(sext_ln700_18_fu_2537_p1[6]),
        .O(\add_ln700_21_reg_4849[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[7]_i_6 
       (.I0(mul_ln1352_18_fu_2448_p2[5]),
        .I1(sext_ln700_18_fu_2537_p1[5]),
        .O(\add_ln700_21_reg_4849[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[7]_i_7 
       (.I0(mul_ln1352_18_fu_2448_p2[4]),
        .I1(sext_ln700_18_fu_2537_p1[4]),
        .O(\add_ln700_21_reg_4849[7]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[9]_i_10 
       (.I0(mul_ln1352_23_fu_2509_p2[4]),
        .I1(mul_ln1352_17_fu_2435_p2[4]),
        .O(\add_ln700_21_reg_4849[9]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[9]_i_13 
       (.I0(mul_ln1352_23_fu_2509_p2[3]),
        .I1(mul_ln1352_17_fu_2435_p2[3]),
        .O(\add_ln700_21_reg_4849[9]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[9]_i_14 
       (.I0(mul_ln1352_23_fu_2509_p2[2]),
        .I1(mul_ln1352_17_fu_2435_p2[2]),
        .O(\add_ln700_21_reg_4849[9]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[9]_i_15 
       (.I0(mul_ln1352_23_fu_2509_p2[1]),
        .I1(mul_ln1352_17_fu_2435_p2[1]),
        .O(\add_ln700_21_reg_4849[9]_i_15_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[9]_i_16 
       (.I0(mul_ln1352_23_fu_2509_p2[0]),
        .I1(mul_ln1352_17_fu_2435_p2[0]),
        .O(\add_ln700_21_reg_4849[9]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[9]_i_3 
       (.I0(sext_ln700_18_fu_2537_p1[7]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_11_n_4 ),
        .O(\add_ln700_21_reg_4849[9]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_21_reg_4849[9]_i_5 
       (.I0(mul_ln1352_23_fu_2509_p2[7]),
        .O(\add_ln700_21_reg_4849[9]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[9]_i_8 
       (.I0(mul_ln1352_23_fu_2509_p2[6]),
        .I1(mul_ln1352_17_fu_2435_p2[6]),
        .O(\add_ln700_21_reg_4849[9]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[9]_i_9 
       (.I0(mul_ln1352_23_fu_2509_p2[5]),
        .I1(mul_ln1352_17_fu_2435_p2[5]),
        .O(\add_ln700_21_reg_4849[9]_i_9_n_1 ));
  FDRE \add_ln700_21_reg_4849_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_21_fu_2541_p2[0]),
        .Q(add_ln700_21_reg_4849[0]),
        .R(1'b0));
  FDRE \add_ln700_21_reg_4849_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_21_fu_2541_p2[1]),
        .Q(add_ln700_21_reg_4849[1]),
        .R(1'b0));
  FDRE \add_ln700_21_reg_4849_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_21_fu_2541_p2[2]),
        .Q(add_ln700_21_reg_4849[2]),
        .R(1'b0));
  FDRE \add_ln700_21_reg_4849_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_21_fu_2541_p2[3]),
        .Q(add_ln700_21_reg_4849[3]),
        .R(1'b0));
  CARRY4 \add_ln700_21_reg_4849_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_21_reg_4849_reg[3]_i_1_n_1 ,\add_ln700_21_reg_4849_reg[3]_i_1_n_2 ,\add_ln700_21_reg_4849_reg[3]_i_1_n_3 ,\add_ln700_21_reg_4849_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_18_fu_2448_p2[3:0]),
        .O(add_ln700_21_fu_2541_p2[3:0]),
        .S({\add_ln700_21_reg_4849[3]_i_3_n_1 ,\add_ln700_21_reg_4849[3]_i_4_n_1 ,\add_ln700_21_reg_4849[3]_i_5_n_1 ,\add_ln700_21_reg_4849[3]_i_6_n_1 }));
  FDRE \add_ln700_21_reg_4849_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_21_fu_2541_p2[4]),
        .Q(add_ln700_21_reg_4849[4]),
        .R(1'b0));
  FDRE \add_ln700_21_reg_4849_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_21_fu_2541_p2[5]),
        .Q(add_ln700_21_reg_4849[5]),
        .R(1'b0));
  FDRE \add_ln700_21_reg_4849_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_21_fu_2541_p2[6]),
        .Q(add_ln700_21_reg_4849[6]),
        .R(1'b0));
  FDRE \add_ln700_21_reg_4849_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_21_fu_2541_p2[7]),
        .Q(add_ln700_21_reg_4849[7]),
        .R(1'b0));
  CARRY4 \add_ln700_21_reg_4849_reg[7]_i_1 
       (.CI(\add_ln700_21_reg_4849_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_21_reg_4849_reg[7]_i_1_n_1 ,\add_ln700_21_reg_4849_reg[7]_i_1_n_2 ,\add_ln700_21_reg_4849_reg[7]_i_1_n_3 ,\add_ln700_21_reg_4849_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_21_reg_4849[7]_i_2_n_1 ,mul_ln1352_18_fu_2448_p2[6:4]}),
        .O(add_ln700_21_fu_2541_p2[7:4]),
        .S({StreamingFCLayer_6jw_U20_n_1,\add_ln700_21_reg_4849[7]_i_5_n_1 ,\add_ln700_21_reg_4849[7]_i_6_n_1 ,\add_ln700_21_reg_4849[7]_i_7_n_1 }));
  FDRE \add_ln700_21_reg_4849_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_21_fu_2541_p2[8]),
        .Q(add_ln700_21_reg_4849[8]),
        .R(1'b0));
  FDRE \add_ln700_21_reg_4849_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_21_fu_2541_p2[9]),
        .Q(add_ln700_21_reg_4849[9]),
        .R(1'b0));
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_1 
       (.CI(\add_ln700_21_reg_4849_reg[7]_i_1_n_1 ),
        .CO({\NLW_add_ln700_21_reg_4849_reg[9]_i_1_CO_UNCONNECTED [3:1],\add_ln700_21_reg_4849_reg[9]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext_ln700_18_fu_2537_p1[7]}),
        .O({\NLW_add_ln700_21_reg_4849_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln700_21_fu_2541_p2[9:8]}),
        .S({1'b0,1'b0,1'b1,\add_ln700_21_reg_4849[9]_i_3_n_1 }));
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_11 
       (.CI(\add_ln700_21_reg_4849_reg[9]_i_2_n_1 ),
        .CO({\NLW_add_ln700_21_reg_4849_reg[9]_i_11_CO_UNCONNECTED [3:1],\add_ln700_21_reg_4849_reg[9]_i_11_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln700_21_reg_4849_reg[9]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_2 
       (.CI(\add_ln700_21_reg_4849_reg[9]_i_4_n_1 ),
        .CO({\add_ln700_21_reg_4849_reg[9]_i_2_n_1 ,\add_ln700_21_reg_4849_reg[9]_i_2_n_2 ,\add_ln700_21_reg_4849_reg[9]_i_2_n_3 ,\add_ln700_21_reg_4849_reg[9]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_21_reg_4849[9]_i_5_n_1 ,mul_ln1352_23_fu_2509_p2[6:4]}),
        .O(sext_ln700_18_fu_2537_p1[7:4]),
        .S({StreamingFCLayer_6jw_U25_n_1,\add_ln700_21_reg_4849[9]_i_8_n_1 ,\add_ln700_21_reg_4849[9]_i_9_n_1 ,\add_ln700_21_reg_4849[9]_i_10_n_1 }));
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_4 
       (.CI(1'b0),
        .CO({\add_ln700_21_reg_4849_reg[9]_i_4_n_1 ,\add_ln700_21_reg_4849_reg[9]_i_4_n_2 ,\add_ln700_21_reg_4849_reg[9]_i_4_n_3 ,\add_ln700_21_reg_4849_reg[9]_i_4_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_23_fu_2509_p2[3:0]),
        .O(sext_ln700_18_fu_2537_p1[3:0]),
        .S({\add_ln700_21_reg_4849[9]_i_13_n_1 ,\add_ln700_21_reg_4849[9]_i_14_n_1 ,\add_ln700_21_reg_4849[9]_i_15_n_1 ,\add_ln700_21_reg_4849[9]_i_16_n_1 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_25_reg_4859[3]_i_3 
       (.I0(mul_ln1352_28_fu_2602_p2[3]),
        .I1(mul_ln1352_30_fu_2624_p2[3]),
        .O(\add_ln700_25_reg_4859[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_25_reg_4859[3]_i_4 
       (.I0(mul_ln1352_28_fu_2602_p2[2]),
        .I1(mul_ln1352_30_fu_2624_p2[2]),
        .O(\add_ln700_25_reg_4859[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_25_reg_4859[3]_i_5 
       (.I0(mul_ln1352_28_fu_2602_p2[1]),
        .I1(mul_ln1352_30_fu_2624_p2[1]),
        .O(\add_ln700_25_reg_4859[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_25_reg_4859[3]_i_6 
       (.I0(mul_ln1352_28_fu_2602_p2[0]),
        .I1(mul_ln1352_30_fu_2624_p2[0]),
        .O(\add_ln700_25_reg_4859[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_25_reg_4859[7]_i_2 
       (.I0(mul_ln1352_28_fu_2602_p2[7]),
        .O(\add_ln700_25_reg_4859[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_25_reg_4859[7]_i_5 
       (.I0(mul_ln1352_28_fu_2602_p2[6]),
        .I1(mul_ln1352_30_fu_2624_p2[6]),
        .O(\add_ln700_25_reg_4859[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_25_reg_4859[7]_i_6 
       (.I0(mul_ln1352_28_fu_2602_p2[5]),
        .I1(mul_ln1352_30_fu_2624_p2[5]),
        .O(\add_ln700_25_reg_4859[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_25_reg_4859[7]_i_7 
       (.I0(mul_ln1352_28_fu_2602_p2[4]),
        .I1(mul_ln1352_30_fu_2624_p2[4]),
        .O(\add_ln700_25_reg_4859[7]_i_7_n_1 ));
  FDRE \add_ln700_25_reg_4859_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_25_fu_2647_p2[0]),
        .Q(add_ln700_25_reg_4859[0]),
        .R(1'b0));
  FDRE \add_ln700_25_reg_4859_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_25_fu_2647_p2[1]),
        .Q(add_ln700_25_reg_4859[1]),
        .R(1'b0));
  FDRE \add_ln700_25_reg_4859_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_25_fu_2647_p2[2]),
        .Q(add_ln700_25_reg_4859[2]),
        .R(1'b0));
  FDRE \add_ln700_25_reg_4859_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_25_fu_2647_p2[3]),
        .Q(add_ln700_25_reg_4859[3]),
        .R(1'b0));
  CARRY4 \add_ln700_25_reg_4859_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_25_reg_4859_reg[3]_i_1_n_1 ,\add_ln700_25_reg_4859_reg[3]_i_1_n_2 ,\add_ln700_25_reg_4859_reg[3]_i_1_n_3 ,\add_ln700_25_reg_4859_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_28_fu_2602_p2[3:0]),
        .O(add_ln700_25_fu_2647_p2[3:0]),
        .S({\add_ln700_25_reg_4859[3]_i_3_n_1 ,\add_ln700_25_reg_4859[3]_i_4_n_1 ,\add_ln700_25_reg_4859[3]_i_5_n_1 ,\add_ln700_25_reg_4859[3]_i_6_n_1 }));
  FDRE \add_ln700_25_reg_4859_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_25_fu_2647_p2[4]),
        .Q(add_ln700_25_reg_4859[4]),
        .R(1'b0));
  FDRE \add_ln700_25_reg_4859_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_25_fu_2647_p2[5]),
        .Q(add_ln700_25_reg_4859[5]),
        .R(1'b0));
  FDRE \add_ln700_25_reg_4859_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_25_fu_2647_p2[6]),
        .Q(add_ln700_25_reg_4859[6]),
        .R(1'b0));
  FDRE \add_ln700_25_reg_4859_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_25_fu_2647_p2[7]),
        .Q(add_ln700_25_reg_4859[7]),
        .R(1'b0));
  CARRY4 \add_ln700_25_reg_4859_reg[7]_i_1 
       (.CI(\add_ln700_25_reg_4859_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_25_reg_4859_reg[7]_i_1_n_1 ,\add_ln700_25_reg_4859_reg[7]_i_1_n_2 ,\add_ln700_25_reg_4859_reg[7]_i_1_n_3 ,\add_ln700_25_reg_4859_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_25_reg_4859[7]_i_2_n_1 ,mul_ln1352_28_fu_2602_p2[6:4]}),
        .O(add_ln700_25_fu_2647_p2[7:4]),
        .S({StreamingFCLayer_6jw_U30_n_1,\add_ln700_25_reg_4859[7]_i_5_n_1 ,\add_ln700_25_reg_4859[7]_i_6_n_1 ,\add_ln700_25_reg_4859[7]_i_7_n_1 }));
  FDRE \add_ln700_25_reg_4859_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_25_fu_2647_p2[8]),
        .Q(add_ln700_25_reg_4859[8]),
        .R(1'b0));
  CARRY4 \add_ln700_25_reg_4859_reg[8]_i_1 
       (.CI(\add_ln700_25_reg_4859_reg[7]_i_1_n_1 ),
        .CO(\NLW_add_ln700_25_reg_4859_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_25_reg_4859_reg[8]_i_1_O_UNCONNECTED [3:1],add_ln700_25_fu_2647_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_27_reg_4864[3]_i_3 
       (.I0(mul_ln1352_24_fu_2550_p2[3]),
        .I1(mul_ln1352_27_fu_2589_p2[3]),
        .O(\add_ln700_27_reg_4864[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_27_reg_4864[3]_i_4 
       (.I0(mul_ln1352_24_fu_2550_p2[2]),
        .I1(mul_ln1352_27_fu_2589_p2[2]),
        .O(\add_ln700_27_reg_4864[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_27_reg_4864[3]_i_5 
       (.I0(mul_ln1352_24_fu_2550_p2[1]),
        .I1(mul_ln1352_27_fu_2589_p2[1]),
        .O(\add_ln700_27_reg_4864[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_27_reg_4864[3]_i_6 
       (.I0(mul_ln1352_24_fu_2550_p2[0]),
        .I1(mul_ln1352_27_fu_2589_p2[0]),
        .O(\add_ln700_27_reg_4864[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_27_reg_4864[7]_i_2 
       (.I0(mul_ln1352_24_fu_2550_p2[7]),
        .O(\add_ln700_27_reg_4864[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_27_reg_4864[7]_i_5 
       (.I0(mul_ln1352_24_fu_2550_p2[6]),
        .I1(mul_ln1352_27_fu_2589_p2[6]),
        .O(\add_ln700_27_reg_4864[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_27_reg_4864[7]_i_6 
       (.I0(mul_ln1352_24_fu_2550_p2[5]),
        .I1(mul_ln1352_27_fu_2589_p2[5]),
        .O(\add_ln700_27_reg_4864[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_27_reg_4864[7]_i_7 
       (.I0(mul_ln1352_24_fu_2550_p2[4]),
        .I1(mul_ln1352_27_fu_2589_p2[4]),
        .O(\add_ln700_27_reg_4864[7]_i_7_n_1 ));
  FDRE \add_ln700_27_reg_4864_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_27_fu_2653_p2[0]),
        .Q(add_ln700_27_reg_4864[0]),
        .R(1'b0));
  FDRE \add_ln700_27_reg_4864_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_27_fu_2653_p2[1]),
        .Q(add_ln700_27_reg_4864[1]),
        .R(1'b0));
  FDRE \add_ln700_27_reg_4864_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_27_fu_2653_p2[2]),
        .Q(add_ln700_27_reg_4864[2]),
        .R(1'b0));
  FDRE \add_ln700_27_reg_4864_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_27_fu_2653_p2[3]),
        .Q(add_ln700_27_reg_4864[3]),
        .R(1'b0));
  CARRY4 \add_ln700_27_reg_4864_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_27_reg_4864_reg[3]_i_1_n_1 ,\add_ln700_27_reg_4864_reg[3]_i_1_n_2 ,\add_ln700_27_reg_4864_reg[3]_i_1_n_3 ,\add_ln700_27_reg_4864_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_24_fu_2550_p2[3:0]),
        .O(add_ln700_27_fu_2653_p2[3:0]),
        .S({\add_ln700_27_reg_4864[3]_i_3_n_1 ,\add_ln700_27_reg_4864[3]_i_4_n_1 ,\add_ln700_27_reg_4864[3]_i_5_n_1 ,\add_ln700_27_reg_4864[3]_i_6_n_1 }));
  FDRE \add_ln700_27_reg_4864_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_27_fu_2653_p2[4]),
        .Q(add_ln700_27_reg_4864[4]),
        .R(1'b0));
  FDRE \add_ln700_27_reg_4864_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_27_fu_2653_p2[5]),
        .Q(add_ln700_27_reg_4864[5]),
        .R(1'b0));
  FDRE \add_ln700_27_reg_4864_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_27_fu_2653_p2[6]),
        .Q(add_ln700_27_reg_4864[6]),
        .R(1'b0));
  FDRE \add_ln700_27_reg_4864_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_27_fu_2653_p2[7]),
        .Q(add_ln700_27_reg_4864[7]),
        .R(1'b0));
  CARRY4 \add_ln700_27_reg_4864_reg[7]_i_1 
       (.CI(\add_ln700_27_reg_4864_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_27_reg_4864_reg[7]_i_1_n_1 ,\add_ln700_27_reg_4864_reg[7]_i_1_n_2 ,\add_ln700_27_reg_4864_reg[7]_i_1_n_3 ,\add_ln700_27_reg_4864_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_27_reg_4864[7]_i_2_n_1 ,mul_ln1352_24_fu_2550_p2[6:4]}),
        .O(add_ln700_27_fu_2653_p2[7:4]),
        .S({StreamingFCLayer_6jw_U26_n_1,\add_ln700_27_reg_4864[7]_i_5_n_1 ,\add_ln700_27_reg_4864[7]_i_6_n_1 ,\add_ln700_27_reg_4864[7]_i_7_n_1 }));
  FDRE \add_ln700_27_reg_4864_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_27_fu_2653_p2[8]),
        .Q(add_ln700_27_reg_4864[8]),
        .R(1'b0));
  CARRY4 \add_ln700_27_reg_4864_reg[8]_i_1 
       (.CI(\add_ln700_27_reg_4864_reg[7]_i_1_n_1 ),
        .CO(\NLW_add_ln700_27_reg_4864_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_27_reg_4864_reg[8]_i_1_O_UNCONNECTED [3:1],add_ln700_27_fu_2653_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[3]_i_3 
       (.I0(mul_ln1352_26_fu_2576_p2[3]),
        .I1(sext_ln700_25_fu_2665_p1[3]),
        .O(\add_ln700_29_reg_4869[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[3]_i_4 
       (.I0(mul_ln1352_26_fu_2576_p2[2]),
        .I1(sext_ln700_25_fu_2665_p1[2]),
        .O(\add_ln700_29_reg_4869[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[3]_i_5 
       (.I0(mul_ln1352_26_fu_2576_p2[1]),
        .I1(sext_ln700_25_fu_2665_p1[1]),
        .O(\add_ln700_29_reg_4869[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[3]_i_6 
       (.I0(mul_ln1352_26_fu_2576_p2[0]),
        .I1(sext_ln700_25_fu_2665_p1[0]),
        .O(\add_ln700_29_reg_4869[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_29_reg_4869[7]_i_2 
       (.I0(sext_ln700_25_fu_2665_p1[7]),
        .O(\add_ln700_29_reg_4869[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[7]_i_5 
       (.I0(mul_ln1352_26_fu_2576_p2[6]),
        .I1(sext_ln700_25_fu_2665_p1[6]),
        .O(\add_ln700_29_reg_4869[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[7]_i_6 
       (.I0(mul_ln1352_26_fu_2576_p2[5]),
        .I1(sext_ln700_25_fu_2665_p1[5]),
        .O(\add_ln700_29_reg_4869[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[7]_i_7 
       (.I0(mul_ln1352_26_fu_2576_p2[4]),
        .I1(sext_ln700_25_fu_2665_p1[4]),
        .O(\add_ln700_29_reg_4869[7]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[9]_i_10 
       (.I0(mul_ln1352_31_fu_2637_p2[4]),
        .I1(mul_ln1352_25_fu_2563_p2[4]),
        .O(\add_ln700_29_reg_4869[9]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[9]_i_13 
       (.I0(mul_ln1352_31_fu_2637_p2[3]),
        .I1(mul_ln1352_25_fu_2563_p2[3]),
        .O(\add_ln700_29_reg_4869[9]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[9]_i_14 
       (.I0(mul_ln1352_31_fu_2637_p2[2]),
        .I1(mul_ln1352_25_fu_2563_p2[2]),
        .O(\add_ln700_29_reg_4869[9]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[9]_i_15 
       (.I0(mul_ln1352_31_fu_2637_p2[1]),
        .I1(mul_ln1352_25_fu_2563_p2[1]),
        .O(\add_ln700_29_reg_4869[9]_i_15_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[9]_i_16 
       (.I0(mul_ln1352_31_fu_2637_p2[0]),
        .I1(mul_ln1352_25_fu_2563_p2[0]),
        .O(\add_ln700_29_reg_4869[9]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[9]_i_3 
       (.I0(sext_ln700_25_fu_2665_p1[7]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_11_n_4 ),
        .O(\add_ln700_29_reg_4869[9]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_29_reg_4869[9]_i_5 
       (.I0(mul_ln1352_31_fu_2637_p2[7]),
        .O(\add_ln700_29_reg_4869[9]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[9]_i_8 
       (.I0(mul_ln1352_31_fu_2637_p2[6]),
        .I1(mul_ln1352_25_fu_2563_p2[6]),
        .O(\add_ln700_29_reg_4869[9]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[9]_i_9 
       (.I0(mul_ln1352_31_fu_2637_p2[5]),
        .I1(mul_ln1352_25_fu_2563_p2[5]),
        .O(\add_ln700_29_reg_4869[9]_i_9_n_1 ));
  FDRE \add_ln700_29_reg_4869_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_29_fu_2669_p2[0]),
        .Q(add_ln700_29_reg_4869[0]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_4869_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_29_fu_2669_p2[1]),
        .Q(add_ln700_29_reg_4869[1]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_4869_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_29_fu_2669_p2[2]),
        .Q(add_ln700_29_reg_4869[2]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_4869_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_29_fu_2669_p2[3]),
        .Q(add_ln700_29_reg_4869[3]),
        .R(1'b0));
  CARRY4 \add_ln700_29_reg_4869_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_29_reg_4869_reg[3]_i_1_n_1 ,\add_ln700_29_reg_4869_reg[3]_i_1_n_2 ,\add_ln700_29_reg_4869_reg[3]_i_1_n_3 ,\add_ln700_29_reg_4869_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_26_fu_2576_p2[3:0]),
        .O(add_ln700_29_fu_2669_p2[3:0]),
        .S({\add_ln700_29_reg_4869[3]_i_3_n_1 ,\add_ln700_29_reg_4869[3]_i_4_n_1 ,\add_ln700_29_reg_4869[3]_i_5_n_1 ,\add_ln700_29_reg_4869[3]_i_6_n_1 }));
  FDRE \add_ln700_29_reg_4869_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_29_fu_2669_p2[4]),
        .Q(add_ln700_29_reg_4869[4]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_4869_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_29_fu_2669_p2[5]),
        .Q(add_ln700_29_reg_4869[5]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_4869_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_29_fu_2669_p2[6]),
        .Q(add_ln700_29_reg_4869[6]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_4869_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_29_fu_2669_p2[7]),
        .Q(add_ln700_29_reg_4869[7]),
        .R(1'b0));
  CARRY4 \add_ln700_29_reg_4869_reg[7]_i_1 
       (.CI(\add_ln700_29_reg_4869_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_29_reg_4869_reg[7]_i_1_n_1 ,\add_ln700_29_reg_4869_reg[7]_i_1_n_2 ,\add_ln700_29_reg_4869_reg[7]_i_1_n_3 ,\add_ln700_29_reg_4869_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_29_reg_4869[7]_i_2_n_1 ,mul_ln1352_26_fu_2576_p2[6:4]}),
        .O(add_ln700_29_fu_2669_p2[7:4]),
        .S({StreamingFCLayer_6jw_U28_n_1,\add_ln700_29_reg_4869[7]_i_5_n_1 ,\add_ln700_29_reg_4869[7]_i_6_n_1 ,\add_ln700_29_reg_4869[7]_i_7_n_1 }));
  FDRE \add_ln700_29_reg_4869_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_29_fu_2669_p2[8]),
        .Q(add_ln700_29_reg_4869[8]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_4869_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_29_fu_2669_p2[9]),
        .Q(add_ln700_29_reg_4869[9]),
        .R(1'b0));
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_1 
       (.CI(\add_ln700_29_reg_4869_reg[7]_i_1_n_1 ),
        .CO({\NLW_add_ln700_29_reg_4869_reg[9]_i_1_CO_UNCONNECTED [3:1],\add_ln700_29_reg_4869_reg[9]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext_ln700_25_fu_2665_p1[7]}),
        .O({\NLW_add_ln700_29_reg_4869_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln700_29_fu_2669_p2[9:8]}),
        .S({1'b0,1'b0,1'b1,\add_ln700_29_reg_4869[9]_i_3_n_1 }));
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_11 
       (.CI(\add_ln700_29_reg_4869_reg[9]_i_2_n_1 ),
        .CO({\NLW_add_ln700_29_reg_4869_reg[9]_i_11_CO_UNCONNECTED [3:1],\add_ln700_29_reg_4869_reg[9]_i_11_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln700_29_reg_4869_reg[9]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_2 
       (.CI(\add_ln700_29_reg_4869_reg[9]_i_4_n_1 ),
        .CO({\add_ln700_29_reg_4869_reg[9]_i_2_n_1 ,\add_ln700_29_reg_4869_reg[9]_i_2_n_2 ,\add_ln700_29_reg_4869_reg[9]_i_2_n_3 ,\add_ln700_29_reg_4869_reg[9]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_29_reg_4869[9]_i_5_n_1 ,mul_ln1352_31_fu_2637_p2[6:4]}),
        .O(sext_ln700_25_fu_2665_p1[7:4]),
        .S({StreamingFCLayer_6jw_U33_n_1,\add_ln700_29_reg_4869[9]_i_8_n_1 ,\add_ln700_29_reg_4869[9]_i_9_n_1 ,\add_ln700_29_reg_4869[9]_i_10_n_1 }));
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_4 
       (.CI(1'b0),
        .CO({\add_ln700_29_reg_4869_reg[9]_i_4_n_1 ,\add_ln700_29_reg_4869_reg[9]_i_4_n_2 ,\add_ln700_29_reg_4869_reg[9]_i_4_n_3 ,\add_ln700_29_reg_4869_reg[9]_i_4_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_31_fu_2637_p2[3:0]),
        .O(sext_ln700_25_fu_2665_p1[3:0]),
        .S({\add_ln700_29_reg_4869[9]_i_13_n_1 ,\add_ln700_29_reg_4869[9]_i_14_n_1 ,\add_ln700_29_reg_4869[9]_i_15_n_1 ,\add_ln700_29_reg_4869[9]_i_16_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_36_reg_5434[0]_i_1 
       (.I0(icmp_ln899_6_reg_5184),
        .I1(icmp_ln899_4_reg_5174),
        .I2(icmp_ln899_3_reg_5169),
        .I3(icmp_ln899_5_reg_5179),
        .O(\add_ln700_36_reg_5434[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln700_36_reg_5434[1]_i_1 
       (.I0(icmp_ln899_5_reg_5179),
        .I1(icmp_ln899_3_reg_5169),
        .I2(icmp_ln899_6_reg_5184),
        .I3(icmp_ln899_4_reg_5174),
        .O(add_ln700_36_fu_3486_p2[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln700_36_reg_5434[2]_i_1 
       (.I0(icmp_ln289_reg_4790_pp0_iter2_reg),
        .I1(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .O(add_ln700_36_reg_54340));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln700_36_reg_5434[2]_i_2 
       (.I0(icmp_ln899_5_reg_5179),
        .I1(icmp_ln899_3_reg_5169),
        .I2(icmp_ln899_4_reg_5174),
        .I3(icmp_ln899_6_reg_5184),
        .O(add_ln700_36_fu_3486_p2[2]));
  FDRE \add_ln700_36_reg_5434_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(\add_ln700_36_reg_5434[0]_i_1_n_1 ),
        .Q(add_ln700_36_reg_5434[0]),
        .R(1'b0));
  FDRE \add_ln700_36_reg_5434_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_36_fu_3486_p2[1]),
        .Q(add_ln700_36_reg_5434[1]),
        .R(1'b0));
  FDRE \add_ln700_36_reg_5434_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_36_fu_3486_p2[2]),
        .Q(add_ln700_36_reg_5434[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_3_reg_4804[3]_i_3 
       (.I0(mul_ln1352_fu_2068_p2[3]),
        .I1(mul_ln1352_3_fu_2149_p2[3]),
        .O(\add_ln700_3_reg_4804[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_3_reg_4804[3]_i_4 
       (.I0(mul_ln1352_fu_2068_p2[2]),
        .I1(mul_ln1352_3_fu_2149_p2[2]),
        .O(\add_ln700_3_reg_4804[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_3_reg_4804[3]_i_5 
       (.I0(mul_ln1352_fu_2068_p2[1]),
        .I1(mul_ln1352_3_fu_2149_p2[1]),
        .O(\add_ln700_3_reg_4804[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_3_reg_4804[3]_i_6 
       (.I0(mul_ln1352_fu_2068_p2[0]),
        .I1(mul_ln1352_3_fu_2149_p2[0]),
        .O(\add_ln700_3_reg_4804[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_3_reg_4804[7]_i_2 
       (.I0(mul_ln1352_fu_2068_p2[7]),
        .O(\add_ln700_3_reg_4804[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_3_reg_4804[7]_i_5 
       (.I0(mul_ln1352_fu_2068_p2[6]),
        .I1(mul_ln1352_3_fu_2149_p2[6]),
        .O(\add_ln700_3_reg_4804[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_3_reg_4804[7]_i_6 
       (.I0(mul_ln1352_fu_2068_p2[5]),
        .I1(mul_ln1352_3_fu_2149_p2[5]),
        .O(\add_ln700_3_reg_4804[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_3_reg_4804[7]_i_7 
       (.I0(mul_ln1352_fu_2068_p2[4]),
        .I1(mul_ln1352_3_fu_2149_p2[4]),
        .O(\add_ln700_3_reg_4804[7]_i_7_n_1 ));
  FDRE \add_ln700_3_reg_4804_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_3_fu_2269_p2[0]),
        .Q(add_ln700_3_reg_4804[0]),
        .R(1'b0));
  FDRE \add_ln700_3_reg_4804_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_3_fu_2269_p2[1]),
        .Q(add_ln700_3_reg_4804[1]),
        .R(1'b0));
  FDRE \add_ln700_3_reg_4804_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_3_fu_2269_p2[2]),
        .Q(add_ln700_3_reg_4804[2]),
        .R(1'b0));
  FDRE \add_ln700_3_reg_4804_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_3_fu_2269_p2[3]),
        .Q(add_ln700_3_reg_4804[3]),
        .R(1'b0));
  CARRY4 \add_ln700_3_reg_4804_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_3_reg_4804_reg[3]_i_1_n_1 ,\add_ln700_3_reg_4804_reg[3]_i_1_n_2 ,\add_ln700_3_reg_4804_reg[3]_i_1_n_3 ,\add_ln700_3_reg_4804_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_fu_2068_p2[3:0]),
        .O(add_ln700_3_fu_2269_p2[3:0]),
        .S({\add_ln700_3_reg_4804[3]_i_3_n_1 ,\add_ln700_3_reg_4804[3]_i_4_n_1 ,\add_ln700_3_reg_4804[3]_i_5_n_1 ,\add_ln700_3_reg_4804[3]_i_6_n_1 }));
  FDRE \add_ln700_3_reg_4804_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_3_fu_2269_p2[4]),
        .Q(add_ln700_3_reg_4804[4]),
        .R(1'b0));
  FDRE \add_ln700_3_reg_4804_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_3_fu_2269_p2[5]),
        .Q(add_ln700_3_reg_4804[5]),
        .R(1'b0));
  FDRE \add_ln700_3_reg_4804_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_3_fu_2269_p2[6]),
        .Q(add_ln700_3_reg_4804[6]),
        .R(1'b0));
  FDRE \add_ln700_3_reg_4804_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_3_fu_2269_p2[7]),
        .Q(add_ln700_3_reg_4804[7]),
        .R(1'b0));
  CARRY4 \add_ln700_3_reg_4804_reg[7]_i_1 
       (.CI(\add_ln700_3_reg_4804_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_3_reg_4804_reg[7]_i_1_n_1 ,\add_ln700_3_reg_4804_reg[7]_i_1_n_2 ,\add_ln700_3_reg_4804_reg[7]_i_1_n_3 ,\add_ln700_3_reg_4804_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_3_reg_4804[7]_i_2_n_1 ,mul_ln1352_fu_2068_p2[6:4]}),
        .O(add_ln700_3_fu_2269_p2[7:4]),
        .S({StreamingFCLayer_6jw_U2_n_1,\add_ln700_3_reg_4804[7]_i_5_n_1 ,\add_ln700_3_reg_4804[7]_i_6_n_1 ,\add_ln700_3_reg_4804[7]_i_7_n_1 }));
  FDRE \add_ln700_3_reg_4804_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_3_fu_2269_p2[8]),
        .Q(add_ln700_3_reg_4804[8]),
        .R(1'b0));
  CARRY4 \add_ln700_3_reg_4804_reg[8]_i_1 
       (.CI(\add_ln700_3_reg_4804_reg[7]_i_1_n_1 ),
        .CO(\NLW_add_ln700_3_reg_4804_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_3_reg_4804_reg[8]_i_1_O_UNCONNECTED [3:1],add_ln700_3_fu_2269_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln700_43_reg_5439[0]_i_1 
       (.I0(icmp_ln899_13_reg_5219),
        .I1(\add_ln700_43_reg_5439[0]_i_2_n_1 ),
        .O(\add_ln700_43_reg_5439[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln700_43_reg_5439[0]_i_2 
       (.I0(icmp_ln899_10_reg_5204),
        .I1(icmp_ln899_11_reg_5209),
        .I2(icmp_ln899_12_reg_5214),
        .I3(icmp_ln899_8_reg_5194),
        .I4(icmp_ln899_9_reg_5199),
        .I5(icmp_ln899_7_reg_5189),
        .O(\add_ln700_43_reg_5439[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h7EE8E881E8818117)) 
    \add_ln700_43_reg_5439[1]_i_2 
       (.I0(icmp_ln899_12_reg_5214),
        .I1(icmp_ln899_7_reg_5189),
        .I2(icmp_ln899_9_reg_5199),
        .I3(icmp_ln899_10_reg_5204),
        .I4(icmp_ln899_13_reg_5219),
        .I5(icmp_ln899_11_reg_5209),
        .O(\add_ln700_43_reg_5439[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln700_43_reg_5439[1]_i_3 
       (.I0(icmp_ln899_12_reg_5214),
        .I1(icmp_ln899_7_reg_5189),
        .I2(icmp_ln899_9_reg_5199),
        .I3(icmp_ln899_10_reg_5204),
        .I4(icmp_ln899_13_reg_5219),
        .I5(icmp_ln899_11_reg_5209),
        .O(\add_ln700_43_reg_5439[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0117177F177F7FFF)) 
    \add_ln700_43_reg_5439[2]_i_2 
       (.I0(icmp_ln899_12_reg_5214),
        .I1(icmp_ln899_7_reg_5189),
        .I2(icmp_ln899_10_reg_5204),
        .I3(icmp_ln899_13_reg_5219),
        .I4(icmp_ln899_11_reg_5209),
        .I5(icmp_ln899_9_reg_5199),
        .O(\add_ln700_43_reg_5439[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln700_43_reg_5439[2]_i_3 
       (.I0(icmp_ln899_12_reg_5214),
        .I1(icmp_ln899_7_reg_5189),
        .I2(icmp_ln899_9_reg_5199),
        .I3(icmp_ln899_11_reg_5209),
        .I4(icmp_ln899_13_reg_5219),
        .I5(icmp_ln899_10_reg_5204),
        .O(\add_ln700_43_reg_5439[2]_i_3_n_1 ));
  FDRE \add_ln700_43_reg_5439_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(\add_ln700_43_reg_5439[0]_i_1_n_1 ),
        .Q(add_ln700_43_reg_5439[0]),
        .R(1'b0));
  FDRE \add_ln700_43_reg_5439_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_43_fu_3534_p2[1]),
        .Q(add_ln700_43_reg_5439[1]),
        .R(1'b0));
  MUXF7 \add_ln700_43_reg_5439_reg[1]_i_1 
       (.I0(\add_ln700_43_reg_5439[1]_i_2_n_1 ),
        .I1(\add_ln700_43_reg_5439[1]_i_3_n_1 ),
        .O(add_ln700_43_fu_3534_p2[1]),
        .S(icmp_ln899_8_reg_5194));
  FDRE \add_ln700_43_reg_5439_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_43_fu_3534_p2[2]),
        .Q(add_ln700_43_reg_5439[2]),
        .R(1'b0));
  MUXF7 \add_ln700_43_reg_5439_reg[2]_i_1 
       (.I0(\add_ln700_43_reg_5439[2]_i_2_n_1 ),
        .I1(\add_ln700_43_reg_5439[2]_i_3_n_1 ),
        .O(add_ln700_43_fu_3534_p2[2]),
        .S(icmp_ln899_8_reg_5194));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_49_reg_5444[0]_i_1 
       (.I0(icmp_ln899_20_reg_5254),
        .I1(icmp_ln899_18_reg_5244),
        .I2(icmp_ln899_17_reg_5239),
        .I3(icmp_ln899_19_reg_5249),
        .O(\add_ln700_49_reg_5444[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln700_49_reg_5444[1]_i_1 
       (.I0(icmp_ln899_19_reg_5249),
        .I1(icmp_ln899_17_reg_5239),
        .I2(icmp_ln899_20_reg_5254),
        .I3(icmp_ln899_18_reg_5244),
        .O(add_ln700_49_fu_3659_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln700_49_reg_5444[2]_i_1 
       (.I0(icmp_ln899_19_reg_5249),
        .I1(icmp_ln899_17_reg_5239),
        .I2(icmp_ln899_18_reg_5244),
        .I3(icmp_ln899_20_reg_5254),
        .O(add_ln700_49_fu_3659_p2[2]));
  FDRE \add_ln700_49_reg_5444_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(\add_ln700_49_reg_5444[0]_i_1_n_1 ),
        .Q(add_ln700_49_reg_5444[0]),
        .R(1'b0));
  FDRE \add_ln700_49_reg_5444_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_49_fu_3659_p2[1]),
        .Q(add_ln700_49_reg_5444[1]),
        .R(1'b0));
  FDRE \add_ln700_49_reg_5444_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_49_fu_3659_p2[2]),
        .Q(add_ln700_49_reg_5444[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln700_56_reg_5449[0]_i_1 
       (.I0(icmp_ln899_27_reg_5289),
        .I1(\add_ln700_56_reg_5449[0]_i_2_n_1 ),
        .O(\add_ln700_56_reg_5449[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln700_56_reg_5449[0]_i_2 
       (.I0(icmp_ln899_24_reg_5274),
        .I1(icmp_ln899_25_reg_5279),
        .I2(icmp_ln899_26_reg_5284),
        .I3(icmp_ln899_22_reg_5264),
        .I4(icmp_ln899_23_reg_5269),
        .I5(icmp_ln899_21_reg_5259),
        .O(\add_ln700_56_reg_5449[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h7EE8E881E8818117)) 
    \add_ln700_56_reg_5449[1]_i_2 
       (.I0(icmp_ln899_26_reg_5284),
        .I1(icmp_ln899_21_reg_5259),
        .I2(icmp_ln899_23_reg_5269),
        .I3(icmp_ln899_24_reg_5274),
        .I4(icmp_ln899_27_reg_5289),
        .I5(icmp_ln899_25_reg_5279),
        .O(\add_ln700_56_reg_5449[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln700_56_reg_5449[1]_i_3 
       (.I0(icmp_ln899_26_reg_5284),
        .I1(icmp_ln899_21_reg_5259),
        .I2(icmp_ln899_23_reg_5269),
        .I3(icmp_ln899_24_reg_5274),
        .I4(icmp_ln899_27_reg_5289),
        .I5(icmp_ln899_25_reg_5279),
        .O(\add_ln700_56_reg_5449[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0117177F177F7FFF)) 
    \add_ln700_56_reg_5449[2]_i_2 
       (.I0(icmp_ln899_26_reg_5284),
        .I1(icmp_ln899_21_reg_5259),
        .I2(icmp_ln899_24_reg_5274),
        .I3(icmp_ln899_27_reg_5289),
        .I4(icmp_ln899_25_reg_5279),
        .I5(icmp_ln899_23_reg_5269),
        .O(\add_ln700_56_reg_5449[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln700_56_reg_5449[2]_i_3 
       (.I0(icmp_ln899_26_reg_5284),
        .I1(icmp_ln899_21_reg_5259),
        .I2(icmp_ln899_23_reg_5269),
        .I3(icmp_ln899_25_reg_5279),
        .I4(icmp_ln899_27_reg_5289),
        .I5(icmp_ln899_24_reg_5274),
        .O(\add_ln700_56_reg_5449[2]_i_3_n_1 ));
  FDRE \add_ln700_56_reg_5449_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(\add_ln700_56_reg_5449[0]_i_1_n_1 ),
        .Q(add_ln700_56_reg_5449[0]),
        .R(1'b0));
  FDRE \add_ln700_56_reg_5449_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_56_fu_3707_p2[1]),
        .Q(add_ln700_56_reg_5449[1]),
        .R(1'b0));
  MUXF7 \add_ln700_56_reg_5449_reg[1]_i_1 
       (.I0(\add_ln700_56_reg_5449[1]_i_2_n_1 ),
        .I1(\add_ln700_56_reg_5449[1]_i_3_n_1 ),
        .O(add_ln700_56_fu_3707_p2[1]),
        .S(icmp_ln899_22_reg_5264));
  FDRE \add_ln700_56_reg_5449_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_56_fu_3707_p2[2]),
        .Q(add_ln700_56_reg_5449[2]),
        .R(1'b0));
  MUXF7 \add_ln700_56_reg_5449_reg[2]_i_1 
       (.I0(\add_ln700_56_reg_5449[2]_i_2_n_1 ),
        .I1(\add_ln700_56_reg_5449[2]_i_3_n_1 ),
        .O(add_ln700_56_fu_3707_p2[2]),
        .S(icmp_ln899_22_reg_5264));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[3]_i_3 
       (.I0(mul_ln1352_2_fu_2122_p2[3]),
        .I1(sext_ln700_4_fu_2281_p1[3]),
        .O(\add_ln700_5_reg_4809[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[3]_i_4 
       (.I0(mul_ln1352_2_fu_2122_p2[2]),
        .I1(sext_ln700_4_fu_2281_p1[2]),
        .O(\add_ln700_5_reg_4809[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[3]_i_5 
       (.I0(mul_ln1352_2_fu_2122_p2[1]),
        .I1(sext_ln700_4_fu_2281_p1[1]),
        .O(\add_ln700_5_reg_4809[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[3]_i_6 
       (.I0(mul_ln1352_2_fu_2122_p2[0]),
        .I1(sext_ln700_4_fu_2281_p1[0]),
        .O(\add_ln700_5_reg_4809[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_5_reg_4809[7]_i_2 
       (.I0(sext_ln700_4_fu_2281_p1[7]),
        .O(\add_ln700_5_reg_4809[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[7]_i_5 
       (.I0(mul_ln1352_2_fu_2122_p2[6]),
        .I1(sext_ln700_4_fu_2281_p1[6]),
        .O(\add_ln700_5_reg_4809[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[7]_i_6 
       (.I0(mul_ln1352_2_fu_2122_p2[5]),
        .I1(sext_ln700_4_fu_2281_p1[5]),
        .O(\add_ln700_5_reg_4809[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[7]_i_7 
       (.I0(mul_ln1352_2_fu_2122_p2[4]),
        .I1(sext_ln700_4_fu_2281_p1[4]),
        .O(\add_ln700_5_reg_4809[7]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[9]_i_10 
       (.I0(mul_ln1352_7_fu_2253_p2[4]),
        .I1(mul_ln1352_1_fu_2095_p2[4]),
        .O(\add_ln700_5_reg_4809[9]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[9]_i_13 
       (.I0(mul_ln1352_7_fu_2253_p2[3]),
        .I1(mul_ln1352_1_fu_2095_p2[3]),
        .O(\add_ln700_5_reg_4809[9]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[9]_i_14 
       (.I0(mul_ln1352_7_fu_2253_p2[2]),
        .I1(mul_ln1352_1_fu_2095_p2[2]),
        .O(\add_ln700_5_reg_4809[9]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[9]_i_15 
       (.I0(mul_ln1352_7_fu_2253_p2[1]),
        .I1(mul_ln1352_1_fu_2095_p2[1]),
        .O(\add_ln700_5_reg_4809[9]_i_15_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[9]_i_16 
       (.I0(mul_ln1352_7_fu_2253_p2[0]),
        .I1(mul_ln1352_1_fu_2095_p2[0]),
        .O(\add_ln700_5_reg_4809[9]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[9]_i_3 
       (.I0(sext_ln700_4_fu_2281_p1[7]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_11_n_4 ),
        .O(\add_ln700_5_reg_4809[9]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_5_reg_4809[9]_i_5 
       (.I0(mul_ln1352_7_fu_2253_p2[7]),
        .O(\add_ln700_5_reg_4809[9]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[9]_i_8 
       (.I0(mul_ln1352_7_fu_2253_p2[6]),
        .I1(mul_ln1352_1_fu_2095_p2[6]),
        .O(\add_ln700_5_reg_4809[9]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[9]_i_9 
       (.I0(mul_ln1352_7_fu_2253_p2[5]),
        .I1(mul_ln1352_1_fu_2095_p2[5]),
        .O(\add_ln700_5_reg_4809[9]_i_9_n_1 ));
  FDRE \add_ln700_5_reg_4809_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_5_fu_2285_p2[0]),
        .Q(add_ln700_5_reg_4809[0]),
        .R(1'b0));
  FDRE \add_ln700_5_reg_4809_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_5_fu_2285_p2[1]),
        .Q(add_ln700_5_reg_4809[1]),
        .R(1'b0));
  FDRE \add_ln700_5_reg_4809_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_5_fu_2285_p2[2]),
        .Q(add_ln700_5_reg_4809[2]),
        .R(1'b0));
  FDRE \add_ln700_5_reg_4809_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_5_fu_2285_p2[3]),
        .Q(add_ln700_5_reg_4809[3]),
        .R(1'b0));
  CARRY4 \add_ln700_5_reg_4809_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_5_reg_4809_reg[3]_i_1_n_1 ,\add_ln700_5_reg_4809_reg[3]_i_1_n_2 ,\add_ln700_5_reg_4809_reg[3]_i_1_n_3 ,\add_ln700_5_reg_4809_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_2_fu_2122_p2[3:0]),
        .O(add_ln700_5_fu_2285_p2[3:0]),
        .S({\add_ln700_5_reg_4809[3]_i_3_n_1 ,\add_ln700_5_reg_4809[3]_i_4_n_1 ,\add_ln700_5_reg_4809[3]_i_5_n_1 ,\add_ln700_5_reg_4809[3]_i_6_n_1 }));
  FDRE \add_ln700_5_reg_4809_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_5_fu_2285_p2[4]),
        .Q(add_ln700_5_reg_4809[4]),
        .R(1'b0));
  FDRE \add_ln700_5_reg_4809_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_5_fu_2285_p2[5]),
        .Q(add_ln700_5_reg_4809[5]),
        .R(1'b0));
  FDRE \add_ln700_5_reg_4809_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_5_fu_2285_p2[6]),
        .Q(add_ln700_5_reg_4809[6]),
        .R(1'b0));
  FDRE \add_ln700_5_reg_4809_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_5_fu_2285_p2[7]),
        .Q(add_ln700_5_reg_4809[7]),
        .R(1'b0));
  CARRY4 \add_ln700_5_reg_4809_reg[7]_i_1 
       (.CI(\add_ln700_5_reg_4809_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_5_reg_4809_reg[7]_i_1_n_1 ,\add_ln700_5_reg_4809_reg[7]_i_1_n_2 ,\add_ln700_5_reg_4809_reg[7]_i_1_n_3 ,\add_ln700_5_reg_4809_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_5_reg_4809[7]_i_2_n_1 ,mul_ln1352_2_fu_2122_p2[6:4]}),
        .O(add_ln700_5_fu_2285_p2[7:4]),
        .S({StreamingFCLayer_6jw_U4_n_1,\add_ln700_5_reg_4809[7]_i_5_n_1 ,\add_ln700_5_reg_4809[7]_i_6_n_1 ,\add_ln700_5_reg_4809[7]_i_7_n_1 }));
  FDRE \add_ln700_5_reg_4809_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_5_fu_2285_p2[8]),
        .Q(add_ln700_5_reg_4809[8]),
        .R(1'b0));
  FDRE \add_ln700_5_reg_4809_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_5_fu_2285_p2[9]),
        .Q(add_ln700_5_reg_4809[9]),
        .R(1'b0));
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_1 
       (.CI(\add_ln700_5_reg_4809_reg[7]_i_1_n_1 ),
        .CO({\NLW_add_ln700_5_reg_4809_reg[9]_i_1_CO_UNCONNECTED [3:1],\add_ln700_5_reg_4809_reg[9]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext_ln700_4_fu_2281_p1[7]}),
        .O({\NLW_add_ln700_5_reg_4809_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln700_5_fu_2285_p2[9:8]}),
        .S({1'b0,1'b0,1'b1,\add_ln700_5_reg_4809[9]_i_3_n_1 }));
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_11 
       (.CI(\add_ln700_5_reg_4809_reg[9]_i_2_n_1 ),
        .CO({\NLW_add_ln700_5_reg_4809_reg[9]_i_11_CO_UNCONNECTED [3:1],\add_ln700_5_reg_4809_reg[9]_i_11_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln700_5_reg_4809_reg[9]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_2 
       (.CI(\add_ln700_5_reg_4809_reg[9]_i_4_n_1 ),
        .CO({\add_ln700_5_reg_4809_reg[9]_i_2_n_1 ,\add_ln700_5_reg_4809_reg[9]_i_2_n_2 ,\add_ln700_5_reg_4809_reg[9]_i_2_n_3 ,\add_ln700_5_reg_4809_reg[9]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_5_reg_4809[9]_i_5_n_1 ,mul_ln1352_7_fu_2253_p2[6:4]}),
        .O(sext_ln700_4_fu_2281_p1[7:4]),
        .S({StreamingFCLayer_6jw_U9_n_1,\add_ln700_5_reg_4809[9]_i_8_n_1 ,\add_ln700_5_reg_4809[9]_i_9_n_1 ,\add_ln700_5_reg_4809[9]_i_10_n_1 }));
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_4 
       (.CI(1'b0),
        .CO({\add_ln700_5_reg_4809_reg[9]_i_4_n_1 ,\add_ln700_5_reg_4809_reg[9]_i_4_n_2 ,\add_ln700_5_reg_4809_reg[9]_i_4_n_3 ,\add_ln700_5_reg_4809_reg[9]_i_4_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_7_fu_2253_p2[3:0]),
        .O(sext_ln700_4_fu_2281_p1[3:0]),
        .S({\add_ln700_5_reg_4809[9]_i_13_n_1 ,\add_ln700_5_reg_4809[9]_i_14_n_1 ,\add_ln700_5_reg_4809[9]_i_15_n_1 ,\add_ln700_5_reg_4809[9]_i_16_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_62_reg_5454[0]_i_1 
       (.I0(icmp_ln899_34_reg_5324),
        .I1(icmp_ln899_32_reg_5314),
        .I2(icmp_ln899_31_reg_5309),
        .I3(icmp_ln899_33_reg_5319),
        .O(\add_ln700_62_reg_5454[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln700_62_reg_5454[1]_i_1 
       (.I0(icmp_ln899_33_reg_5319),
        .I1(icmp_ln899_31_reg_5309),
        .I2(icmp_ln899_34_reg_5324),
        .I3(icmp_ln899_32_reg_5314),
        .O(add_ln700_62_fu_3832_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln700_62_reg_5454[2]_i_1 
       (.I0(icmp_ln899_33_reg_5319),
        .I1(icmp_ln899_31_reg_5309),
        .I2(icmp_ln899_32_reg_5314),
        .I3(icmp_ln899_34_reg_5324),
        .O(add_ln700_62_fu_3832_p2[2]));
  FDRE \add_ln700_62_reg_5454_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(\add_ln700_62_reg_5454[0]_i_1_n_1 ),
        .Q(add_ln700_62_reg_5454[0]),
        .R(1'b0));
  FDRE \add_ln700_62_reg_5454_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_62_fu_3832_p2[1]),
        .Q(add_ln700_62_reg_5454[1]),
        .R(1'b0));
  FDRE \add_ln700_62_reg_5454_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_62_fu_3832_p2[2]),
        .Q(add_ln700_62_reg_5454[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln700_69_reg_5459[0]_i_1 
       (.I0(icmp_ln899_41_reg_5359),
        .I1(\add_ln700_69_reg_5459[0]_i_2_n_1 ),
        .O(\add_ln700_69_reg_5459[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln700_69_reg_5459[0]_i_2 
       (.I0(icmp_ln899_38_reg_5344),
        .I1(icmp_ln899_39_reg_5349),
        .I2(icmp_ln899_40_reg_5354),
        .I3(icmp_ln899_36_reg_5334),
        .I4(icmp_ln899_37_reg_5339),
        .I5(icmp_ln899_35_reg_5329),
        .O(\add_ln700_69_reg_5459[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h7EE8E881E8818117)) 
    \add_ln700_69_reg_5459[1]_i_2 
       (.I0(icmp_ln899_40_reg_5354),
        .I1(icmp_ln899_35_reg_5329),
        .I2(icmp_ln899_37_reg_5339),
        .I3(icmp_ln899_38_reg_5344),
        .I4(icmp_ln899_41_reg_5359),
        .I5(icmp_ln899_39_reg_5349),
        .O(\add_ln700_69_reg_5459[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln700_69_reg_5459[1]_i_3 
       (.I0(icmp_ln899_40_reg_5354),
        .I1(icmp_ln899_35_reg_5329),
        .I2(icmp_ln899_37_reg_5339),
        .I3(icmp_ln899_38_reg_5344),
        .I4(icmp_ln899_41_reg_5359),
        .I5(icmp_ln899_39_reg_5349),
        .O(\add_ln700_69_reg_5459[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0117177F177F7FFF)) 
    \add_ln700_69_reg_5459[2]_i_2 
       (.I0(icmp_ln899_40_reg_5354),
        .I1(icmp_ln899_35_reg_5329),
        .I2(icmp_ln899_38_reg_5344),
        .I3(icmp_ln899_41_reg_5359),
        .I4(icmp_ln899_39_reg_5349),
        .I5(icmp_ln899_37_reg_5339),
        .O(\add_ln700_69_reg_5459[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln700_69_reg_5459[2]_i_3 
       (.I0(icmp_ln899_40_reg_5354),
        .I1(icmp_ln899_35_reg_5329),
        .I2(icmp_ln899_37_reg_5339),
        .I3(icmp_ln899_39_reg_5349),
        .I4(icmp_ln899_41_reg_5359),
        .I5(icmp_ln899_38_reg_5344),
        .O(\add_ln700_69_reg_5459[2]_i_3_n_1 ));
  FDRE \add_ln700_69_reg_5459_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(\add_ln700_69_reg_5459[0]_i_1_n_1 ),
        .Q(add_ln700_69_reg_5459[0]),
        .R(1'b0));
  FDRE \add_ln700_69_reg_5459_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_69_fu_3880_p2[1]),
        .Q(add_ln700_69_reg_5459[1]),
        .R(1'b0));
  MUXF7 \add_ln700_69_reg_5459_reg[1]_i_1 
       (.I0(\add_ln700_69_reg_5459[1]_i_2_n_1 ),
        .I1(\add_ln700_69_reg_5459[1]_i_3_n_1 ),
        .O(add_ln700_69_fu_3880_p2[1]),
        .S(icmp_ln899_36_reg_5334));
  FDRE \add_ln700_69_reg_5459_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_69_fu_3880_p2[2]),
        .Q(add_ln700_69_reg_5459[2]),
        .R(1'b0));
  MUXF7 \add_ln700_69_reg_5459_reg[2]_i_1 
       (.I0(\add_ln700_69_reg_5459[2]_i_2_n_1 ),
        .I1(\add_ln700_69_reg_5459[2]_i_3_n_1 ),
        .O(add_ln700_69_fu_3880_p2[2]),
        .S(icmp_ln899_36_reg_5334));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_75_reg_5464[0]_i_1 
       (.I0(icmp_ln899_48_reg_5394),
        .I1(icmp_ln899_46_reg_5384),
        .I2(icmp_ln899_45_reg_5379),
        .I3(icmp_ln899_47_reg_5389),
        .O(\add_ln700_75_reg_5464[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h177E)) 
    \add_ln700_75_reg_5464[1]_i_1 
       (.I0(icmp_ln899_47_reg_5389),
        .I1(icmp_ln899_45_reg_5379),
        .I2(icmp_ln899_48_reg_5394),
        .I3(icmp_ln899_46_reg_5384),
        .O(add_ln700_75_fu_4005_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln700_75_reg_5464[2]_i_1 
       (.I0(icmp_ln899_47_reg_5389),
        .I1(icmp_ln899_45_reg_5379),
        .I2(icmp_ln899_46_reg_5384),
        .I3(icmp_ln899_48_reg_5394),
        .O(add_ln700_75_fu_4005_p2[2]));
  FDRE \add_ln700_75_reg_5464_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(\add_ln700_75_reg_5464[0]_i_1_n_1 ),
        .Q(add_ln700_75_reg_5464[0]),
        .R(1'b0));
  FDRE \add_ln700_75_reg_5464_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_75_fu_4005_p2[1]),
        .Q(add_ln700_75_reg_5464[1]),
        .R(1'b0));
  FDRE \add_ln700_75_reg_5464_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_75_fu_4005_p2[2]),
        .Q(add_ln700_75_reg_5464[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln700_82_reg_5469[0]_i_1 
       (.I0(icmp_ln899_55_reg_5429),
        .I1(\add_ln700_82_reg_5469[0]_i_2_n_1 ),
        .O(\add_ln700_82_reg_5469[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \add_ln700_82_reg_5469[0]_i_2 
       (.I0(icmp_ln899_52_reg_5414),
        .I1(icmp_ln899_53_reg_5419),
        .I2(icmp_ln899_54_reg_5424),
        .I3(icmp_ln899_50_reg_5404),
        .I4(icmp_ln899_51_reg_5409),
        .I5(icmp_ln899_49_reg_5399),
        .O(\add_ln700_82_reg_5469[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h7EE8E881E8818117)) 
    \add_ln700_82_reg_5469[1]_i_2 
       (.I0(icmp_ln899_54_reg_5424),
        .I1(icmp_ln899_49_reg_5399),
        .I2(icmp_ln899_51_reg_5409),
        .I3(icmp_ln899_52_reg_5414),
        .I4(icmp_ln899_55_reg_5429),
        .I5(icmp_ln899_53_reg_5419),
        .O(\add_ln700_82_reg_5469[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \add_ln700_82_reg_5469[1]_i_3 
       (.I0(icmp_ln899_54_reg_5424),
        .I1(icmp_ln899_49_reg_5399),
        .I2(icmp_ln899_51_reg_5409),
        .I3(icmp_ln899_52_reg_5414),
        .I4(icmp_ln899_55_reg_5429),
        .I5(icmp_ln899_53_reg_5419),
        .O(\add_ln700_82_reg_5469[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0117177F177F7FFF)) 
    \add_ln700_82_reg_5469[2]_i_2 
       (.I0(icmp_ln899_54_reg_5424),
        .I1(icmp_ln899_49_reg_5399),
        .I2(icmp_ln899_52_reg_5414),
        .I3(icmp_ln899_55_reg_5429),
        .I4(icmp_ln899_53_reg_5419),
        .I5(icmp_ln899_51_reg_5409),
        .O(\add_ln700_82_reg_5469[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h000101170117177F)) 
    \add_ln700_82_reg_5469[2]_i_3 
       (.I0(icmp_ln899_54_reg_5424),
        .I1(icmp_ln899_49_reg_5399),
        .I2(icmp_ln899_51_reg_5409),
        .I3(icmp_ln899_53_reg_5419),
        .I4(icmp_ln899_55_reg_5429),
        .I5(icmp_ln899_52_reg_5414),
        .O(\add_ln700_82_reg_5469[2]_i_3_n_1 ));
  FDRE \add_ln700_82_reg_5469_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(\add_ln700_82_reg_5469[0]_i_1_n_1 ),
        .Q(add_ln700_82_reg_5469[0]),
        .R(1'b0));
  FDRE \add_ln700_82_reg_5469_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_82_fu_4053_p2[1]),
        .Q(add_ln700_82_reg_5469[1]),
        .R(1'b0));
  MUXF7 \add_ln700_82_reg_5469_reg[1]_i_1 
       (.I0(\add_ln700_82_reg_5469[1]_i_2_n_1 ),
        .I1(\add_ln700_82_reg_5469[1]_i_3_n_1 ),
        .O(add_ln700_82_fu_4053_p2[1]),
        .S(icmp_ln899_50_reg_5404));
  FDRE \add_ln700_82_reg_5469_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_36_reg_54340),
        .D(add_ln700_82_fu_4053_p2[2]),
        .Q(add_ln700_82_reg_5469[2]),
        .R(1'b0));
  MUXF7 \add_ln700_82_reg_5469_reg[2]_i_1 
       (.I0(\add_ln700_82_reg_5469[2]_i_2_n_1 ),
        .I1(\add_ln700_82_reg_5469[2]_i_3_n_1 ),
        .O(add_ln700_82_fu_4053_p2[2]),
        .S(icmp_ln899_50_reg_5404));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_9_reg_4819[3]_i_3 
       (.I0(mul_ln1352_12_fu_2346_p2[3]),
        .I1(mul_ln1352_14_fu_2368_p2[3]),
        .O(\add_ln700_9_reg_4819[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_9_reg_4819[3]_i_4 
       (.I0(mul_ln1352_12_fu_2346_p2[2]),
        .I1(mul_ln1352_14_fu_2368_p2[2]),
        .O(\add_ln700_9_reg_4819[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_9_reg_4819[3]_i_5 
       (.I0(mul_ln1352_12_fu_2346_p2[1]),
        .I1(mul_ln1352_14_fu_2368_p2[1]),
        .O(\add_ln700_9_reg_4819[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_9_reg_4819[3]_i_6 
       (.I0(mul_ln1352_12_fu_2346_p2[0]),
        .I1(mul_ln1352_14_fu_2368_p2[0]),
        .O(\add_ln700_9_reg_4819[3]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_9_reg_4819[7]_i_2 
       (.I0(mul_ln1352_12_fu_2346_p2[7]),
        .O(\add_ln700_9_reg_4819[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_9_reg_4819[7]_i_5 
       (.I0(mul_ln1352_12_fu_2346_p2[6]),
        .I1(mul_ln1352_14_fu_2368_p2[6]),
        .O(\add_ln700_9_reg_4819[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_9_reg_4819[7]_i_6 
       (.I0(mul_ln1352_12_fu_2346_p2[5]),
        .I1(mul_ln1352_14_fu_2368_p2[5]),
        .O(\add_ln700_9_reg_4819[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_9_reg_4819[7]_i_7 
       (.I0(mul_ln1352_12_fu_2346_p2[4]),
        .I1(mul_ln1352_14_fu_2368_p2[4]),
        .O(\add_ln700_9_reg_4819[7]_i_7_n_1 ));
  FDRE \add_ln700_9_reg_4819_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_9_fu_2391_p2[0]),
        .Q(add_ln700_9_reg_4819[0]),
        .R(1'b0));
  FDRE \add_ln700_9_reg_4819_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_9_fu_2391_p2[1]),
        .Q(add_ln700_9_reg_4819[1]),
        .R(1'b0));
  FDRE \add_ln700_9_reg_4819_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_9_fu_2391_p2[2]),
        .Q(add_ln700_9_reg_4819[2]),
        .R(1'b0));
  FDRE \add_ln700_9_reg_4819_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_9_fu_2391_p2[3]),
        .Q(add_ln700_9_reg_4819[3]),
        .R(1'b0));
  CARRY4 \add_ln700_9_reg_4819_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_9_reg_4819_reg[3]_i_1_n_1 ,\add_ln700_9_reg_4819_reg[3]_i_1_n_2 ,\add_ln700_9_reg_4819_reg[3]_i_1_n_3 ,\add_ln700_9_reg_4819_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_12_fu_2346_p2[3:0]),
        .O(add_ln700_9_fu_2391_p2[3:0]),
        .S({\add_ln700_9_reg_4819[3]_i_3_n_1 ,\add_ln700_9_reg_4819[3]_i_4_n_1 ,\add_ln700_9_reg_4819[3]_i_5_n_1 ,\add_ln700_9_reg_4819[3]_i_6_n_1 }));
  FDRE \add_ln700_9_reg_4819_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_9_fu_2391_p2[4]),
        .Q(add_ln700_9_reg_4819[4]),
        .R(1'b0));
  FDRE \add_ln700_9_reg_4819_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_9_fu_2391_p2[5]),
        .Q(add_ln700_9_reg_4819[5]),
        .R(1'b0));
  FDRE \add_ln700_9_reg_4819_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_9_fu_2391_p2[6]),
        .Q(add_ln700_9_reg_4819[6]),
        .R(1'b0));
  FDRE \add_ln700_9_reg_4819_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_9_fu_2391_p2[7]),
        .Q(add_ln700_9_reg_4819[7]),
        .R(1'b0));
  CARRY4 \add_ln700_9_reg_4819_reg[7]_i_1 
       (.CI(\add_ln700_9_reg_4819_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_9_reg_4819_reg[7]_i_1_n_1 ,\add_ln700_9_reg_4819_reg[7]_i_1_n_2 ,\add_ln700_9_reg_4819_reg[7]_i_1_n_3 ,\add_ln700_9_reg_4819_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_9_reg_4819[7]_i_2_n_1 ,mul_ln1352_12_fu_2346_p2[6:4]}),
        .O(add_ln700_9_fu_2391_p2[7:4]),
        .S({StreamingFCLayer_6jw_U14_n_1,\add_ln700_9_reg_4819[7]_i_5_n_1 ,\add_ln700_9_reg_4819[7]_i_6_n_1 ,\add_ln700_9_reg_4819[7]_i_7_n_1 }));
  FDRE \add_ln700_9_reg_4819_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(add_ln700_9_fu_2391_p2[8]),
        .Q(add_ln700_9_reg_4819[8]),
        .R(1'b0));
  CARRY4 \add_ln700_9_reg_4819_reg[8]_i_1 
       (.CI(\add_ln700_9_reg_4819_reg[7]_i_1_n_1 ),
        .CO(\NLW_add_ln700_9_reg_4819_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_9_reg_4819_reg[8]_i_1_O_UNCONNECTED [3:1],add_ln700_9_fu_2391_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(grp_Matrix_Vector_Activa_fu_140_ap_ready),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .O(\ap_CS_fsm[0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEEC0)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_1 ),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2_n_1 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I2(grp_Matrix_Vector_Activa_fu_140_ap_ready),
        .I3(\ap_CS_fsm_reg[3] [2]),
        .I4(\ap_CS_fsm_reg[3] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0BBBBBB)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_1),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\icmp_ln289_reg_4790[0]_i_4_n_1 ),
        .I5(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .O(\ap_CS_fsm[2]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h10001101)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(\ap_CS_fsm_reg[3] [2]),
        .I3(\ap_CS_fsm[3]_i_2_n_1 ),
        .I4(ap_NS_fsm10_out),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I2(grp_Matrix_Vector_Activa_fu_140_ap_ready),
        .I3(\ap_CS_fsm_reg[3] [2]),
        .O(\ap_CS_fsm[3]_i_2_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__0_n_1 ),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_enable_reg_pp0_iter3_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_enable_reg_pp0_iter3_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_Matrix_Vector_Activa_fu_140_ap_ready),
        .R(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'h0000AA80AA80AA80)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(add_ln700_11_reg_48240),
        .I5(ap_enable_reg_pp0_iter0_i_2_n_1),
        .O(ap_enable_reg_pp0_iter0_i_1_n_1));
  LUT5 #(
    .INIT(32'h00000002)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_enable_reg_pp0_iter0_i_3_n_1),
        .I1(ap_enable_reg_pp0_iter0_i_4_n_1),
        .I2(i_0_reg_1267_reg[6]),
        .I3(i_0_reg_1267_reg[11]),
        .I4(i_0_reg_1267_reg[7]),
        .O(ap_enable_reg_pp0_iter0_i_2_n_1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ap_enable_reg_pp0_iter0_i_3
       (.I0(i_0_reg_1267_reg[1]),
        .I1(i_0_reg_1267_reg[0]),
        .I2(i_0_reg_1267_reg[3]),
        .I3(i_0_reg_1267_reg[5]),
        .I4(i_0_reg_1267_reg[8]),
        .I5(i_0_reg_1267_reg[10]),
        .O(ap_enable_reg_pp0_iter0_i_3_n_1));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ap_enable_reg_pp0_iter0_i_4
       (.I0(i_0_reg_1267_reg[9]),
        .I1(i_0_reg_1267_reg[4]),
        .I2(i_0_reg_1267_reg[12]),
        .I3(i_0_reg_1267_reg[2]),
        .O(ap_enable_reg_pp0_iter0_i_4_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(ap_rst_n),
        .I3(\icmp_ln289_reg_4790[0]_i_4_n_1 ),
        .I4(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .O(ap_enable_reg_pp0_iter1_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_enable_reg_pp0_iter3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_1),
        .I3(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter4_reg_n_1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_1 
       (.I0(\odata_reg[0] [0]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[0]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[0]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_1 
       (.I0(\odata_reg[0] [10]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[10]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[10]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_1 
       (.I0(\odata_reg[0] [11]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[11]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[11]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_1 
       (.I0(\odata_reg[0] [12]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[12]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[12]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_1 
       (.I0(\odata_reg[0] [13]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[13]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[13]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_1 
       (.I0(\odata_reg[0] [14]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[14]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[14]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_1 
       (.I0(\odata_reg[0] [15]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[15]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[15]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_1 
       (.I0(\odata_reg[0] [16]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[16]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[16]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_1 
       (.I0(\odata_reg[0] [17]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[17]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[17]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_1 
       (.I0(\odata_reg[0] [18]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[18]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[18]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_1 
       (.I0(\odata_reg[0] [19]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[19]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[19]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_1 
       (.I0(\odata_reg[0] [1]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[1]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[1]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_1 
       (.I0(\odata_reg[0] [20]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[20]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[20]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_1 
       (.I0(\odata_reg[0] [21]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[21]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[21]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_1 
       (.I0(\odata_reg[0] [22]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[22]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[22]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_1 
       (.I0(\odata_reg[0] [23]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[23]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[23]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_1 
       (.I0(\odata_reg[0] [24]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[24]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[24]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_1 
       (.I0(\odata_reg[0] [25]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[25]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[25]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_1 
       (.I0(\odata_reg[0] [26]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[26]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[26]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_1 
       (.I0(\odata_reg[0] [27]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[27]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[27]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_1 
       (.I0(\odata_reg[0] [28]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[28]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[28]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_1 
       (.I0(\odata_reg[0] [29]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[29]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[29]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_1 
       (.I0(\odata_reg[0] [2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[2]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[2]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_1 
       (.I0(\odata_reg[0] [30]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[30]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[30]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_1 
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(\icmp_ln289_reg_4790[0]_i_4_n_1 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_10 
       (.I0(\nf_assign_fu_516[7]_i_9_n_1 ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_27_n_1 ),
        .I2(nf_fu_2738_p2[18]),
        .I3(nf_fu_2738_p2[17]),
        .I4(\nf_assign_fu_516[7]_i_8_n_1 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_28_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h5555555555545555)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_11 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_21_n_1 ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_29_n_1 ),
        .I2(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_30_n_1 ),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_16_n_1 ),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_31_n_1 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_32_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_16 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(icmp_ln289_reg_4790),
        .I3(nf_assign_fu_516[28]),
        .I4(nf_assign_fu_516[29]),
        .I5(nf_assign_fu_516[27]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_17 
       (.I0(nf_fu_2738_p2[30]),
        .I1(nf_fu_2738_p2[24]),
        .I2(nf_fu_2738_p2[31]),
        .I3(nf_fu_2738_p2[25]),
        .I4(nf_fu_2738_p2[26]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_21_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_18 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_41_n_1 ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_21_n_1 ),
        .I2(nf_fu_2738_p2[15]),
        .I3(nf_fu_2738_p2[16]),
        .I4(nf_fu_2738_p2[17]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_19 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_30_n_1 ),
        .I1(nf_fu_2738_p2[21]),
        .I2(nf_fu_2738_p2[22]),
        .I3(nf_fu_2738_p2[23]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_2 
       (.I0(\odata_reg[0] [31]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[31]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[31]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_20 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(icmp_ln289_reg_4790),
        .I3(nf_assign_fu_516[10]),
        .I4(nf_assign_fu_516[11]),
        .I5(nf_assign_fu_516[9]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_20_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_21 
       (.I0(icmp_ln289_reg_4790),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_21_n_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_22 
       (.I0(nf_fu_2738_p2[12]),
        .I1(nf_fu_2738_p2[7]),
        .I2(nf_fu_2738_p2[18]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_22_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_23 
       (.I0(nf_fu_2738_p2[20]),
        .I1(nf_fu_2738_p2[19]),
        .I2(nf_fu_2738_p2[8]),
        .I3(nf_fu_2738_p2[3]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_23_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_24 
       (.I0(nf_fu_2738_p2[2]),
        .I1(nf_fu_2738_p2[1]),
        .I2(nf_fu_2738_p2[14]),
        .I3(nf_fu_2738_p2[13]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_24_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_25 
       (.I0(nf_fu_2738_p2[19]),
        .I1(nf_fu_2738_p2[20]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_25_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_26 
       (.I0(nf_fu_2738_p2[27]),
        .I1(nf_fu_2738_p2[10]),
        .I2(nf_fu_2738_p2[7]),
        .I3(nf_fu_2738_p2[29]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_26_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_27 
       (.I0(nf_fu_2738_p2[1]),
        .I1(nf_fu_2738_p2[2]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_27_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_28 
       (.I0(nf_fu_2738_p2[12]),
        .I1(nf_fu_2738_p2[11]),
        .I2(nf_fu_2738_p2[24]),
        .I3(nf_fu_2738_p2[9]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_28_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_29 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_20_n_1 ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_42_n_1 ),
        .I2(nf_assign_fu_516[19]),
        .I3(nf_assign_fu_516[14]),
        .I4(nf_assign_fu_516[25]),
        .I5(nf_assign_fu_516[4]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFD00FD)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_6_n_1 ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_7_n_1 ),
        .I2(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_8_n_1 ),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_9_n_1 ),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_10_n_1 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_11_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_30 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(icmp_ln289_reg_4790),
        .I3(nf_assign_fu_516[22]),
        .I4(nf_assign_fu_516[23]),
        .I5(nf_assign_fu_516[21]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_30_n_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_31 
       (.I0(nf_assign_fu_516[1]),
        .I1(nf_assign_fu_516[8]),
        .I2(nf_assign_fu_516[2]),
        .I3(nf_assign_fu_516[5]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_43_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_31_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_32 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_41_n_1 ),
        .I1(nf_assign_fu_516[3]),
        .I2(nf_assign_fu_516[6]),
        .I3(nf_assign_fu_516[30]),
        .I4(nf_assign_fu_516[31]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_32_n_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_41 
       (.I0(nf_assign_fu_516[15]),
        .I1(nf_assign_fu_516[17]),
        .I2(nf_assign_fu_516[16]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_41_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_42 
       (.I0(nf_assign_fu_516[24]),
        .I1(nf_assign_fu_516[7]),
        .I2(nf_assign_fu_516[20]),
        .I3(nf_assign_fu_516[13]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_42_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_43 
       (.I0(nf_assign_fu_516[18]),
        .I1(nf_assign_fu_516[0]),
        .I2(nf_assign_fu_516[26]),
        .I3(nf_assign_fu_516[12]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_43_n_1 ));
  LUT5 #(
    .INIT(32'h5555555D)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_6 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_16_n_1 ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_17_n_1 ),
        .I2(nf_fu_2738_p2[27]),
        .I3(nf_fu_2738_p2[29]),
        .I4(nf_fu_2738_p2[28]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_7 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_18_n_1 ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_19_n_1 ),
        .I2(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_20_n_1 ),
        .I3(nf_fu_2738_p2[9]),
        .I4(nf_fu_2738_p2[10]),
        .I5(nf_fu_2738_p2[11]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_21_n_1 ),
        .I1(\nf_assign_fu_516[7]_i_6_n_1 ),
        .I2(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_22_n_1 ),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_23_n_1 ),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_24_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_9 
       (.I0(\nf_assign_fu_516[7]_i_7_n_1 ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_25_n_1 ),
        .I2(nf_fu_2738_p2[23]),
        .I3(nf_fu_2738_p2[15]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_26_n_1 ),
        .I5(\nf_assign_fu_516[7]_i_6_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_1 
       (.I0(\odata_reg[0] [3]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[3]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[3]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_1 
       (.I0(\odata_reg[0] [4]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[4]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[4]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_1 
       (.I0(\odata_reg[0] [5]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[5]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[5]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_1 
       (.I0(\odata_reg[0] [6]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[6]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[6]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_1 
       (.I0(\odata_reg[0] [7]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[7]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[7]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_1 
       (.I0(\odata_reg[0] [8]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[8]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[8]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hE2EEE222)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_1 
       (.I0(\odata_reg[0] [9]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(mux_4_1[9]),
        .I3(sf_1_fu_384_reg[4]),
        .I4(mux_4_0[9]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_1_n_1 ));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_1_n_1 ),
        .Q(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[10] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_1_n_1 ),
        .Q(mul_ln1352_10_fu_2320_p0[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[11] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_1_n_1 ),
        .Q(mul_ln1352_10_fu_2320_p0[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[12] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_1_n_1 ),
        .Q(mul_ln1352_11_fu_2333_p0[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[13] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_1_n_1 ),
        .Q(mul_ln1352_11_fu_2333_p0[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[14] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_1_n_1 ),
        .Q(mul_ln1352_11_fu_2333_p0[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[15] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_1_n_1 ),
        .Q(mul_ln1352_11_fu_2333_p0[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[16] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_1_n_1 ),
        .Q(mul_ln1352_12_fu_2346_p0[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[17] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_1_n_1 ),
        .Q(mul_ln1352_12_fu_2346_p0[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[18] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_1_n_1 ),
        .Q(mul_ln1352_12_fu_2346_p0[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[19] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_1_n_1 ),
        .Q(mul_ln1352_12_fu_2346_p0[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_1_n_1 ),
        .Q(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[20] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_1_n_1 ),
        .Q(mul_ln1352_13_fu_2359_p0[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[21] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_1_n_1 ),
        .Q(mul_ln1352_13_fu_2359_p0[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[22] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_1_n_1 ),
        .Q(mul_ln1352_13_fu_2359_p0[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[23] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_1_n_1 ),
        .Q(mul_ln1352_13_fu_2359_p0[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[24] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_1_n_1 ),
        .Q(mul_ln1352_14_fu_2368_p0[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[25] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_1_n_1 ),
        .Q(mul_ln1352_14_fu_2368_p0[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[26] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_1_n_1 ),
        .Q(mul_ln1352_14_fu_2368_p0[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[27] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_1_n_1 ),
        .Q(mul_ln1352_14_fu_2368_p0[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[28] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_1_n_1 ),
        .Q(mul_ln1352_15_fu_2381_p0[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[29] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_1_n_1 ),
        .Q(mul_ln1352_15_fu_2381_p0[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_1_n_1 ),
        .Q(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[30] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_1_n_1 ),
        .Q(mul_ln1352_15_fu_2381_p0[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_2_n_1 ),
        .Q(mul_ln1352_15_fu_2381_p0[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_1_n_1 ),
        .Q(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_1_n_1 ),
        .Q(mul_ln1352_17_fu_2435_p0[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_1_n_1 ),
        .Q(mul_ln1352_17_fu_2435_p0[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_1_n_1 ),
        .Q(mul_ln1352_17_fu_2435_p0[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_1_n_1 ),
        .Q(mul_ln1352_17_fu_2435_p0[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[8] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_1_n_1 ),
        .Q(mul_ln1352_10_fu_2320_p0[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[9] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_1_n_1 ),
        .Q(mul_ln1352_10_fu_2320_p0[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_Matrix_Vector_Activa_fu_140_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3] [1]),
        .I1(grp_Matrix_Vector_Activa_fu_140_ap_ready),
        .I2(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \i_0_reg_1267[0]_i_1 
       (.I0(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .O(i_0_reg_1267));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_1267[0]_i_3 
       (.I0(i_0_reg_1267_reg[0]),
        .O(\i_0_reg_1267[0]_i_3_n_1 ));
  FDRE \i_0_reg_1267_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[0]_i_2_n_8 ),
        .Q(i_0_reg_1267_reg[0]),
        .R(i_0_reg_1267));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_0_reg_1267_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_0_reg_1267_reg[0]_i_2_n_1 ,\i_0_reg_1267_reg[0]_i_2_n_2 ,\i_0_reg_1267_reg[0]_i_2_n_3 ,\i_0_reg_1267_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_0_reg_1267_reg[0]_i_2_n_5 ,\i_0_reg_1267_reg[0]_i_2_n_6 ,\i_0_reg_1267_reg[0]_i_2_n_7 ,\i_0_reg_1267_reg[0]_i_2_n_8 }),
        .S({i_0_reg_1267_reg[3:1],\i_0_reg_1267[0]_i_3_n_1 }));
  FDRE \i_0_reg_1267_reg[10] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[8]_i_1_n_6 ),
        .Q(i_0_reg_1267_reg[10]),
        .R(i_0_reg_1267));
  FDRE \i_0_reg_1267_reg[11] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[8]_i_1_n_5 ),
        .Q(i_0_reg_1267_reg[11]),
        .R(i_0_reg_1267));
  FDRE \i_0_reg_1267_reg[12] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[12]_i_1_n_8 ),
        .Q(i_0_reg_1267_reg[12]),
        .R(i_0_reg_1267));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_0_reg_1267_reg[12]_i_1 
       (.CI(\i_0_reg_1267_reg[8]_i_1_n_1 ),
        .CO(\NLW_i_0_reg_1267_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_0_reg_1267_reg[12]_i_1_O_UNCONNECTED [3:1],\i_0_reg_1267_reg[12]_i_1_n_8 }),
        .S({1'b0,1'b0,1'b0,i_0_reg_1267_reg[12]}));
  FDRE \i_0_reg_1267_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[0]_i_2_n_7 ),
        .Q(i_0_reg_1267_reg[1]),
        .R(i_0_reg_1267));
  FDRE \i_0_reg_1267_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[0]_i_2_n_6 ),
        .Q(i_0_reg_1267_reg[2]),
        .R(i_0_reg_1267));
  FDRE \i_0_reg_1267_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[0]_i_2_n_5 ),
        .Q(i_0_reg_1267_reg[3]),
        .R(i_0_reg_1267));
  FDRE \i_0_reg_1267_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[4]_i_1_n_8 ),
        .Q(i_0_reg_1267_reg[4]),
        .R(i_0_reg_1267));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_0_reg_1267_reg[4]_i_1 
       (.CI(\i_0_reg_1267_reg[0]_i_2_n_1 ),
        .CO({\i_0_reg_1267_reg[4]_i_1_n_1 ,\i_0_reg_1267_reg[4]_i_1_n_2 ,\i_0_reg_1267_reg[4]_i_1_n_3 ,\i_0_reg_1267_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_1267_reg[4]_i_1_n_5 ,\i_0_reg_1267_reg[4]_i_1_n_6 ,\i_0_reg_1267_reg[4]_i_1_n_7 ,\i_0_reg_1267_reg[4]_i_1_n_8 }),
        .S(i_0_reg_1267_reg[7:4]));
  FDRE \i_0_reg_1267_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[4]_i_1_n_7 ),
        .Q(i_0_reg_1267_reg[5]),
        .R(i_0_reg_1267));
  FDRE \i_0_reg_1267_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[4]_i_1_n_6 ),
        .Q(i_0_reg_1267_reg[6]),
        .R(i_0_reg_1267));
  FDRE \i_0_reg_1267_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[4]_i_1_n_5 ),
        .Q(i_0_reg_1267_reg[7]),
        .R(i_0_reg_1267));
  FDRE \i_0_reg_1267_reg[8] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[8]_i_1_n_8 ),
        .Q(i_0_reg_1267_reg[8]),
        .R(i_0_reg_1267));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_0_reg_1267_reg[8]_i_1 
       (.CI(\i_0_reg_1267_reg[4]_i_1_n_1 ),
        .CO({\i_0_reg_1267_reg[8]_i_1_n_1 ,\i_0_reg_1267_reg[8]_i_1_n_2 ,\i_0_reg_1267_reg[8]_i_1_n_3 ,\i_0_reg_1267_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_1267_reg[8]_i_1_n_5 ,\i_0_reg_1267_reg[8]_i_1_n_6 ,\i_0_reg_1267_reg[8]_i_1_n_7 ,\i_0_reg_1267_reg[8]_i_1_n_8 }),
        .S(i_0_reg_1267_reg[11:8]));
  FDRE \i_0_reg_1267_reg[9] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1267_reg[8]_i_1_n_7 ),
        .Q(i_0_reg_1267_reg[9]),
        .R(i_0_reg_1267));
  LUT6 #(
    .INIT(64'hFD00FD00FD00FF02)) 
    \icmp_ln271_reg_4622[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I2(\icmp_ln289_reg_4790[0]_i_4_n_1 ),
        .I3(\icmp_ln271_reg_4622_reg_n_1_[0] ),
        .I4(\icmp_ln271_reg_4622[0]_i_2_n_1 ),
        .I5(\icmp_ln271_reg_4622[0]_i_3_n_1 ),
        .O(\icmp_ln271_reg_4622[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln271_reg_4622[0]_i_2 
       (.I0(\icmp_ln271_reg_4622[0]_i_4_n_1 ),
        .I1(sf_1_fu_384_reg__0[31]),
        .I2(sf_1_fu_384_reg__0[11]),
        .I3(sf_1_fu_384_reg__0[27]),
        .I4(sf_1_fu_384_reg__0[18]),
        .I5(\icmp_ln271_reg_4622[0]_i_5_n_1 ),
        .O(\icmp_ln271_reg_4622[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln271_reg_4622[0]_i_3 
       (.I0(\icmp_ln271_reg_4622[0]_i_6_n_1 ),
        .I1(sf_1_fu_384_reg__0[17]),
        .I2(sf_1_fu_384_reg__0[10]),
        .I3(sf_1_fu_384_reg__0[15]),
        .I4(sf_1_fu_384_reg__0[5]),
        .I5(\icmp_ln271_reg_4622[0]_i_7_n_1 ),
        .O(\icmp_ln271_reg_4622[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln271_reg_4622[0]_i_4 
       (.I0(sf_1_fu_384_reg__0[26]),
        .I1(sf_1_fu_384_reg__0[9]),
        .I2(sf_1_fu_384_reg__0[21]),
        .I3(sf_1_fu_384_reg__0[12]),
        .O(\icmp_ln271_reg_4622[0]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln271_reg_4622[0]_i_5 
       (.I0(\sf_1_fu_384_reg[0]_rep__0_n_1 ),
        .I1(sf_1_fu_384_reg__0[8]),
        .I2(sf_1_fu_384_reg__0[14]),
        .I3(sf_1_fu_384_reg__0[29]),
        .I4(\icmp_ln271_reg_4622[0]_i_8_n_1 ),
        .O(\icmp_ln271_reg_4622[0]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln271_reg_4622[0]_i_6 
       (.I0(sf_1_fu_384_reg[3]),
        .I1(sf_1_fu_384_reg[4]),
        .I2(sf_1_fu_384_reg__0[25]),
        .I3(sf_1_fu_384_reg__0[23]),
        .O(\icmp_ln271_reg_4622[0]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln271_reg_4622[0]_i_7 
       (.I0(sf_1_fu_384_reg__0[28]),
        .I1(sf_1_fu_384_reg__0[30]),
        .I2(sf_1_fu_384_reg__0[6]),
        .I3(sf_1_fu_384_reg__0[20]),
        .I4(\icmp_ln271_reg_4622[0]_i_9_n_1 ),
        .O(\icmp_ln271_reg_4622[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln271_reg_4622[0]_i_8 
       (.I0(sf_1_fu_384_reg__0[16]),
        .I1(sf_1_fu_384_reg__0[13]),
        .I2(sf_1_fu_384_reg__0[19]),
        .I3(sf_1_fu_384_reg[1]),
        .O(\icmp_ln271_reg_4622[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln271_reg_4622[0]_i_9 
       (.I0(sf_1_fu_384_reg__0[24]),
        .I1(sf_1_fu_384_reg__0[22]),
        .I2(sf_1_fu_384_reg__0[7]),
        .I3(sf_1_fu_384_reg[2]),
        .O(\icmp_ln271_reg_4622[0]_i_9_n_1 ));
  FDRE \icmp_ln271_reg_4622_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(\icmp_ln271_reg_4622_reg_n_1_[0] ),
        .Q(icmp_ln271_reg_4622_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln271_reg_4622_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln271_reg_4622[0]_i_1_n_1 ),
        .Q(\icmp_ln271_reg_4622_reg_n_1_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \icmp_ln289_reg_4790[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I2(\icmp_ln289_reg_4790[0]_i_4_n_1 ),
        .O(icmp_ln271_reg_46220));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln289_reg_4790[0]_i_10 
       (.I0(i_0_reg_1267_reg[6]),
        .I1(i_0_reg_1267_reg[5]),
        .I2(i_0_reg_1267_reg[8]),
        .I3(i_0_reg_1267_reg[7]),
        .O(\icmp_ln289_reg_4790[0]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \icmp_ln289_reg_4790[0]_i_11 
       (.I0(i_0_reg_1267_reg[12]),
        .I1(i_0_reg_1267_reg[9]),
        .I2(i_0_reg_1267_reg[10]),
        .I3(i_0_reg_1267_reg[0]),
        .I4(i_0_reg_1267_reg[11]),
        .O(\icmp_ln289_reg_4790[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln289_reg_4790[0]_i_15 
       (.I0(sf_fu_2040_p2[16]),
        .I1(sf_fu_2040_p2[22]),
        .I2(sf_fu_2040_p2[4]),
        .I3(sf_fu_2040_p2[15]),
        .O(\icmp_ln289_reg_4790[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln289_reg_4790[0]_i_19 
       (.I0(sf_fu_2040_p2[23]),
        .I1(sf_fu_2040_p2[7]),
        .I2(sf_fu_2040_p2[25]),
        .I3(sf_fu_2040_p2[13]),
        .O(\icmp_ln289_reg_4790[0]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln289_reg_4790[0]_i_2 
       (.I0(\icmp_ln289_reg_4790[0]_i_5_n_1 ),
        .I1(\icmp_ln289_reg_4790[0]_i_6_n_1 ),
        .I2(\icmp_ln289_reg_4790[0]_i_7_n_1 ),
        .I3(\icmp_ln289_reg_4790[0]_i_8_n_1 ),
        .O(icmp_ln289_fu_2046_p2));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln289_reg_4790[0]_i_20 
       (.I0(\sf_1_fu_384_reg[0]_rep__0_n_1 ),
        .I1(sf_fu_2040_p2[17]),
        .I2(sf_fu_2040_p2[3]),
        .I3(sf_fu_2040_p2[1]),
        .O(\icmp_ln289_reg_4790[0]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln289_reg_4790[0]_i_22 
       (.I0(sf_fu_2040_p2[26]),
        .I1(sf_fu_2040_p2[14]),
        .I2(sf_fu_2040_p2[30]),
        .I3(sf_fu_2040_p2[27]),
        .O(\icmp_ln289_reg_4790[0]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'hAABAAABAAABABABA)) 
    \icmp_ln289_reg_4790[0]_i_3 
       (.I0(\icmp_ln289_reg_4790[0]_i_9_n_1 ),
        .I1(ap_enable_reg_pp0_iter0_i_2_n_1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\nf_assign_fu_516_reg[0]_0 [128]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I5(\odata_reg[0] [32]),
        .O(\icmp_ln289_reg_4790[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln289_reg_4790[0]_i_4 
       (.I0(\icmp_ln289_reg_4790[0]_i_10_n_1 ),
        .I1(i_0_reg_1267_reg[2]),
        .I2(i_0_reg_1267_reg[1]),
        .I3(i_0_reg_1267_reg[4]),
        .I4(i_0_reg_1267_reg[3]),
        .I5(\icmp_ln289_reg_4790[0]_i_11_n_1 ),
        .O(\icmp_ln289_reg_4790[0]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \icmp_ln289_reg_4790[0]_i_5 
       (.I0(sf_fu_2040_p2[12]),
        .I1(sf_fu_2040_p2[6]),
        .I2(sf_fu_2040_p2[2]),
        .I3(sf_fu_2040_p2[5]),
        .I4(\icmp_ln289_reg_4790[0]_i_15_n_1 ),
        .O(\icmp_ln289_reg_4790[0]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln289_reg_4790[0]_i_6 
       (.I0(sf_fu_2040_p2[10]),
        .I1(sf_fu_2040_p2[31]),
        .I2(sf_fu_2040_p2[21]),
        .I3(sf_fu_2040_p2[19]),
        .I4(\icmp_ln289_reg_4790[0]_i_19_n_1 ),
        .O(\icmp_ln289_reg_4790[0]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln289_reg_4790[0]_i_7 
       (.I0(sf_fu_2040_p2[20]),
        .I1(sf_fu_2040_p2[18]),
        .I2(sf_fu_2040_p2[9]),
        .I3(sf_fu_2040_p2[29]),
        .I4(\icmp_ln289_reg_4790[0]_i_20_n_1 ),
        .O(\icmp_ln289_reg_4790[0]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln289_reg_4790[0]_i_8 
       (.I0(sf_fu_2040_p2[8]),
        .I1(sf_fu_2040_p2[28]),
        .I2(sf_fu_2040_p2[11]),
        .I3(sf_fu_2040_p2[24]),
        .I4(\icmp_ln289_reg_4790[0]_i_22_n_1 ),
        .O(\icmp_ln289_reg_4790[0]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hBF000000)) 
    \icmp_ln289_reg_4790[0]_i_9 
       (.I0(\odata_reg[16] [8]),
        .I1(ap_rst_n),
        .I2(\ap_CS_fsm_reg[3] [2]),
        .I3(icmp_ln289_reg_4790_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter4_reg_n_1),
        .O(\icmp_ln289_reg_4790[0]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln289_reg_4790_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .O(add_ln700_11_reg_48240));
  FDRE \icmp_ln289_reg_4790_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(icmp_ln289_reg_4790),
        .Q(icmp_ln289_reg_4790_pp0_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln289_reg_4790_pp0_iter2_reg[0]_i_1 
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln289_reg_4790_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln289_reg_4790_pp0_iter1_reg),
        .Q(icmp_ln289_reg_4790_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln289_reg_4790_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln289_reg_4790_pp0_iter2_reg),
        .Q(icmp_ln289_reg_4790_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln289_reg_4790_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(icmp_ln289_fu_2046_p2),
        .Q(icmp_ln289_reg_4790),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_4790_reg[0]_i_12 
       (.CI(\icmp_ln289_reg_4790_reg[0]_i_13_n_1 ),
        .CO({\icmp_ln289_reg_4790_reg[0]_i_12_n_1 ,\icmp_ln289_reg_4790_reg[0]_i_12_n_2 ,\icmp_ln289_reg_4790_reg[0]_i_12_n_3 ,\icmp_ln289_reg_4790_reg[0]_i_12_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_2040_p2[12:9]),
        .S(sf_1_fu_384_reg__0[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_4790_reg[0]_i_13 
       (.CI(\icmp_ln289_reg_4790_reg[0]_i_14_n_1 ),
        .CO({\icmp_ln289_reg_4790_reg[0]_i_13_n_1 ,\icmp_ln289_reg_4790_reg[0]_i_13_n_2 ,\icmp_ln289_reg_4790_reg[0]_i_13_n_3 ,\icmp_ln289_reg_4790_reg[0]_i_13_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_2040_p2[8:5]),
        .S(sf_1_fu_384_reg__0[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_4790_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\icmp_ln289_reg_4790_reg[0]_i_14_n_1 ,\icmp_ln289_reg_4790_reg[0]_i_14_n_2 ,\icmp_ln289_reg_4790_reg[0]_i_14_n_3 ,\icmp_ln289_reg_4790_reg[0]_i_14_n_4 }),
        .CYINIT(\sf_1_fu_384_reg[0]_rep__0_n_1 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_2040_p2[4:1]),
        .S(sf_1_fu_384_reg[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_4790_reg[0]_i_16 
       (.CI(\icmp_ln289_reg_4790_reg[0]_i_21_n_1 ),
        .CO({\NLW_icmp_ln289_reg_4790_reg[0]_i_16_CO_UNCONNECTED [3:2],\icmp_ln289_reg_4790_reg[0]_i_16_n_3 ,\icmp_ln289_reg_4790_reg[0]_i_16_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_icmp_ln289_reg_4790_reg[0]_i_16_O_UNCONNECTED [3],sf_fu_2040_p2[31:29]}),
        .S({1'b0,sf_1_fu_384_reg__0[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_4790_reg[0]_i_17 
       (.CI(\icmp_ln289_reg_4790_reg[0]_i_18_n_1 ),
        .CO({\icmp_ln289_reg_4790_reg[0]_i_17_n_1 ,\icmp_ln289_reg_4790_reg[0]_i_17_n_2 ,\icmp_ln289_reg_4790_reg[0]_i_17_n_3 ,\icmp_ln289_reg_4790_reg[0]_i_17_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_2040_p2[24:21]),
        .S(sf_1_fu_384_reg__0[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_4790_reg[0]_i_18 
       (.CI(\icmp_ln289_reg_4790_reg[0]_i_23_n_1 ),
        .CO({\icmp_ln289_reg_4790_reg[0]_i_18_n_1 ,\icmp_ln289_reg_4790_reg[0]_i_18_n_2 ,\icmp_ln289_reg_4790_reg[0]_i_18_n_3 ,\icmp_ln289_reg_4790_reg[0]_i_18_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_2040_p2[20:17]),
        .S(sf_1_fu_384_reg__0[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_4790_reg[0]_i_21 
       (.CI(\icmp_ln289_reg_4790_reg[0]_i_17_n_1 ),
        .CO({\icmp_ln289_reg_4790_reg[0]_i_21_n_1 ,\icmp_ln289_reg_4790_reg[0]_i_21_n_2 ,\icmp_ln289_reg_4790_reg[0]_i_21_n_3 ,\icmp_ln289_reg_4790_reg[0]_i_21_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_2040_p2[28:25]),
        .S(sf_1_fu_384_reg__0[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_4790_reg[0]_i_23 
       (.CI(\icmp_ln289_reg_4790_reg[0]_i_12_n_1 ),
        .CO({\icmp_ln289_reg_4790_reg[0]_i_23_n_1 ,\icmp_ln289_reg_4790_reg[0]_i_23_n_2 ,\icmp_ln289_reg_4790_reg[0]_i_23_n_3 ,\icmp_ln289_reg_4790_reg[0]_i_23_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_2040_p2[16:13]),
        .S(sf_1_fu_384_reg__0[16:13]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_5204[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__11_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__11_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_10_reg_5204[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_5204[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__11_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__11_n_9),
        .O(\icmp_ln899_10_reg_5204[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_5204[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__11_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__11_n_11),
        .O(\icmp_ln899_10_reg_5204[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_5204[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__11_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__11_n_13),
        .O(\icmp_ln899_10_reg_5204[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_5204[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__11_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__11_n_15),
        .O(\icmp_ln899_10_reg_5204[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_5204[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__11_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__11_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_10_reg_5204[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_5204[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__11_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__11_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_10_reg_5204[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_5204[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__11_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__11_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_10_reg_5204[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_5204[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__11_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__11_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_10_reg_5204[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_5204[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__11_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__11_n_2),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_10_reg_5204[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_5204[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__11_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__11_n_3),
        .O(\icmp_ln899_10_reg_5204[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_5204[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__11_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__11_n_5),
        .O(\icmp_ln899_10_reg_5204[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_5204[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__11_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__11_n_7),
        .O(\icmp_ln899_10_reg_5204[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_5204[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__11_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__11_n_2),
        .O(\icmp_ln899_10_reg_5204[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_5204[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__11_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__11_n_3),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_10_reg_5204[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_5204[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__11_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__11_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_10_reg_5204[0]_i_9_n_1 ));
  FDRE \icmp_ln899_10_reg_5204_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_10_fu_3051_p2),
        .Q(icmp_ln899_10_reg_5204),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_10_reg_5204_reg[0]_i_1 
       (.CI(\icmp_ln899_10_reg_5204_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_10_fu_3051_p2,\icmp_ln899_10_reg_5204_reg[0]_i_1_n_2 ,\icmp_ln899_10_reg_5204_reg[0]_i_1_n_3 ,\icmp_ln899_10_reg_5204_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_10_reg_5204[0]_i_3_n_1 ,\icmp_ln899_10_reg_5204[0]_i_4_n_1 ,\icmp_ln899_10_reg_5204[0]_i_5_n_1 ,\icmp_ln899_10_reg_5204[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_10_reg_5204_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_10_reg_5204[0]_i_7_n_1 ,\icmp_ln899_10_reg_5204[0]_i_8_n_1 ,\icmp_ln899_10_reg_5204[0]_i_9_n_1 ,\icmp_ln899_10_reg_5204[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_10_reg_5204_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_10_reg_5204_reg[0]_i_2_n_1 ,\icmp_ln899_10_reg_5204_reg[0]_i_2_n_2 ,\icmp_ln899_10_reg_5204_reg[0]_i_2_n_3 ,\icmp_ln899_10_reg_5204_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_10_reg_5204[0]_i_11_n_1 ,\icmp_ln899_10_reg_5204[0]_i_12_n_1 ,\icmp_ln899_10_reg_5204[0]_i_13_n_1 ,\icmp_ln899_10_reg_5204[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_10_reg_5204_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_10_reg_5204[0]_i_15_n_1 ,\icmp_ln899_10_reg_5204[0]_i_16_n_1 ,\icmp_ln899_10_reg_5204[0]_i_17_n_1 ,\icmp_ln899_10_reg_5204[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_5209[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__9_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__9_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_11_reg_5209[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_5209[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__9_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__9_n_9),
        .O(\icmp_ln899_11_reg_5209[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_5209[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__9_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__9_n_11),
        .O(\icmp_ln899_11_reg_5209[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_5209[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__9_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__9_n_13),
        .O(\icmp_ln899_11_reg_5209[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_5209[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__9_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__9_n_15),
        .O(\icmp_ln899_11_reg_5209[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_5209[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__9_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__9_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_11_reg_5209[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_5209[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__9_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__9_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_11_reg_5209[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_5209[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__9_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__9_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_11_reg_5209[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_5209[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__9_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__9_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_11_reg_5209[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_5209[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__9_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__9_n_2),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_11_reg_5209[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_5209[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__9_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__9_n_3),
        .O(\icmp_ln899_11_reg_5209[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_5209[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__9_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__9_n_5),
        .O(\icmp_ln899_11_reg_5209[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_5209[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__9_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__9_n_7),
        .O(\icmp_ln899_11_reg_5209[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_5209[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__9_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__9_n_2),
        .O(\icmp_ln899_11_reg_5209[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_5209[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__9_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__9_n_3),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_11_reg_5209[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_5209[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__9_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__9_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_11_reg_5209[0]_i_9_n_1 ));
  FDRE \icmp_ln899_11_reg_5209_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_11_fu_3057_p2),
        .Q(icmp_ln899_11_reg_5209),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_11_reg_5209_reg[0]_i_1 
       (.CI(\icmp_ln899_11_reg_5209_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_11_fu_3057_p2,\icmp_ln899_11_reg_5209_reg[0]_i_1_n_2 ,\icmp_ln899_11_reg_5209_reg[0]_i_1_n_3 ,\icmp_ln899_11_reg_5209_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_11_reg_5209[0]_i_3_n_1 ,\icmp_ln899_11_reg_5209[0]_i_4_n_1 ,\icmp_ln899_11_reg_5209[0]_i_5_n_1 ,\icmp_ln899_11_reg_5209[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_11_reg_5209_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_11_reg_5209[0]_i_7_n_1 ,\icmp_ln899_11_reg_5209[0]_i_8_n_1 ,\icmp_ln899_11_reg_5209[0]_i_9_n_1 ,\icmp_ln899_11_reg_5209[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_11_reg_5209_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_11_reg_5209_reg[0]_i_2_n_1 ,\icmp_ln899_11_reg_5209_reg[0]_i_2_n_2 ,\icmp_ln899_11_reg_5209_reg[0]_i_2_n_3 ,\icmp_ln899_11_reg_5209_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_11_reg_5209[0]_i_11_n_1 ,\icmp_ln899_11_reg_5209[0]_i_12_n_1 ,\icmp_ln899_11_reg_5209[0]_i_13_n_1 ,\icmp_ln899_11_reg_5209[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_11_reg_5209_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_11_reg_5209[0]_i_15_n_1 ,\icmp_ln899_11_reg_5209[0]_i_16_n_1 ,\icmp_ln899_11_reg_5209[0]_i_17_n_1 ,\icmp_ln899_11_reg_5209[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_5214[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__12_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__12_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_12_reg_5214[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_5214[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__12_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__12_n_9),
        .O(\icmp_ln899_12_reg_5214[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_5214[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__12_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__12_n_11),
        .O(\icmp_ln899_12_reg_5214[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_5214[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__12_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__12_n_13),
        .O(\icmp_ln899_12_reg_5214[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_5214[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__12_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__12_n_15),
        .O(\icmp_ln899_12_reg_5214[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_5214[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__12_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__12_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_12_reg_5214[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_5214[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__12_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__12_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_12_reg_5214[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_5214[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__12_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__12_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_12_reg_5214[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_5214[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__12_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__12_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_12_reg_5214[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_5214[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__12_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__12_n_2),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_12_reg_5214[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_5214[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__12_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__12_n_3),
        .O(\icmp_ln899_12_reg_5214[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_5214[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__12_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__12_n_5),
        .O(\icmp_ln899_12_reg_5214[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_5214[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__12_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__12_n_7),
        .O(\icmp_ln899_12_reg_5214[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_5214[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__12_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__12_n_2),
        .O(\icmp_ln899_12_reg_5214[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_5214[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__12_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__12_n_3),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_12_reg_5214[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_5214[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__12_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__12_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_12_reg_5214[0]_i_9_n_1 ));
  FDRE \icmp_ln899_12_reg_5214_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_12_fu_3063_p2),
        .Q(icmp_ln899_12_reg_5214),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_12_reg_5214_reg[0]_i_1 
       (.CI(\icmp_ln899_12_reg_5214_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_12_fu_3063_p2,\icmp_ln899_12_reg_5214_reg[0]_i_1_n_2 ,\icmp_ln899_12_reg_5214_reg[0]_i_1_n_3 ,\icmp_ln899_12_reg_5214_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_12_reg_5214[0]_i_3_n_1 ,\icmp_ln899_12_reg_5214[0]_i_4_n_1 ,\icmp_ln899_12_reg_5214[0]_i_5_n_1 ,\icmp_ln899_12_reg_5214[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_12_reg_5214_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_12_reg_5214[0]_i_7_n_1 ,\icmp_ln899_12_reg_5214[0]_i_8_n_1 ,\icmp_ln899_12_reg_5214[0]_i_9_n_1 ,\icmp_ln899_12_reg_5214[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_12_reg_5214_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_12_reg_5214_reg[0]_i_2_n_1 ,\icmp_ln899_12_reg_5214_reg[0]_i_2_n_2 ,\icmp_ln899_12_reg_5214_reg[0]_i_2_n_3 ,\icmp_ln899_12_reg_5214_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_12_reg_5214[0]_i_11_n_1 ,\icmp_ln899_12_reg_5214[0]_i_12_n_1 ,\icmp_ln899_12_reg_5214[0]_i_13_n_1 ,\icmp_ln899_12_reg_5214[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_12_reg_5214_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_12_reg_5214[0]_i_15_n_1 ,\icmp_ln899_12_reg_5214[0]_i_16_n_1 ,\icmp_ln899_12_reg_5214[0]_i_17_n_1 ,\icmp_ln899_12_reg_5214[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_5219[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__10_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__10_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_13_reg_5219[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_5219[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__10_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__10_n_9),
        .O(\icmp_ln899_13_reg_5219[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_5219[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__10_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__10_n_11),
        .O(\icmp_ln899_13_reg_5219[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_5219[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__10_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__10_n_13),
        .O(\icmp_ln899_13_reg_5219[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_5219[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__10_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__10_n_15),
        .O(\icmp_ln899_13_reg_5219[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_5219[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__10_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__10_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_13_reg_5219[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_5219[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__10_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__10_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_13_reg_5219[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_5219[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__10_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__10_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_13_reg_5219[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_5219[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__10_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__10_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_13_reg_5219[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_5219[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__10_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__10_n_2),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_13_reg_5219[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_5219[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__10_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__10_n_3),
        .O(\icmp_ln899_13_reg_5219[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_5219[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__10_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__10_n_5),
        .O(\icmp_ln899_13_reg_5219[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_5219[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__10_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__10_n_7),
        .O(\icmp_ln899_13_reg_5219[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_5219[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__10_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__10_n_2),
        .O(\icmp_ln899_13_reg_5219[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_5219[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__10_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__10_n_3),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_13_reg_5219[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_5219[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__10_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__10_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_13_reg_5219[0]_i_9_n_1 ));
  FDRE \icmp_ln899_13_reg_5219_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_13_fu_3069_p2),
        .Q(icmp_ln899_13_reg_5219),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_13_reg_5219_reg[0]_i_1 
       (.CI(\icmp_ln899_13_reg_5219_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_13_fu_3069_p2,\icmp_ln899_13_reg_5219_reg[0]_i_1_n_2 ,\icmp_ln899_13_reg_5219_reg[0]_i_1_n_3 ,\icmp_ln899_13_reg_5219_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_13_reg_5219[0]_i_3_n_1 ,\icmp_ln899_13_reg_5219[0]_i_4_n_1 ,\icmp_ln899_13_reg_5219[0]_i_5_n_1 ,\icmp_ln899_13_reg_5219[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_13_reg_5219_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_13_reg_5219[0]_i_7_n_1 ,\icmp_ln899_13_reg_5219[0]_i_8_n_1 ,\icmp_ln899_13_reg_5219[0]_i_9_n_1 ,\icmp_ln899_13_reg_5219[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_13_reg_5219_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_13_reg_5219_reg[0]_i_2_n_1 ,\icmp_ln899_13_reg_5219_reg[0]_i_2_n_2 ,\icmp_ln899_13_reg_5219_reg[0]_i_2_n_3 ,\icmp_ln899_13_reg_5219_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_13_reg_5219[0]_i_11_n_1 ,\icmp_ln899_13_reg_5219[0]_i_12_n_1 ,\icmp_ln899_13_reg_5219[0]_i_13_n_1 ,\icmp_ln899_13_reg_5219[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_13_reg_5219_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_13_reg_5219[0]_i_15_n_1 ,\icmp_ln899_13_reg_5219[0]_i_16_n_1 ,\icmp_ln899_13_reg_5219[0]_i_17_n_1 ,\icmp_ln899_13_reg_5219[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_5224[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__14_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__14_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_14_reg_5224[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_5224[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__14_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__14_n_9),
        .O(\icmp_ln899_14_reg_5224[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_5224[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__14_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__14_n_11),
        .O(\icmp_ln899_14_reg_5224[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_5224[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__14_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__14_n_13),
        .O(\icmp_ln899_14_reg_5224[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_5224[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__14_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__14_n_15),
        .O(\icmp_ln899_14_reg_5224[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_5224[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__14_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__14_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_14_reg_5224[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_5224[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__14_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__14_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_14_reg_5224[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_5224[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__14_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__14_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_14_reg_5224[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_5224[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__14_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__14_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_14_reg_5224[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_5224[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__14_n_2),
        .I1(accu_0_1_V_fu_2877_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__14_n_1),
        .I3(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_14_reg_5224[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_5224[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__14_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__14_n_3),
        .O(\icmp_ln899_14_reg_5224[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_5224[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__14_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__14_n_5),
        .O(\icmp_ln899_14_reg_5224[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_5224[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__14_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__14_n_7),
        .O(\icmp_ln899_14_reg_5224[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_5224[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__14_n_2),
        .I1(accu_0_1_V_fu_2877_p2[14]),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__14_n_1),
        .O(\icmp_ln899_14_reg_5224[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_5224[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__14_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__14_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_14_reg_5224[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_5224[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__14_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__14_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_14_reg_5224[0]_i_9_n_1 ));
  FDRE \icmp_ln899_14_reg_5224_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_14_reg_5224),
        .Q(icmp_ln899_14_reg_5224_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_14_reg_5224_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_14_fu_3075_p2),
        .Q(icmp_ln899_14_reg_5224),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_14_reg_5224_reg[0]_i_1 
       (.CI(\icmp_ln899_14_reg_5224_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_14_fu_3075_p2,\icmp_ln899_14_reg_5224_reg[0]_i_1_n_2 ,\icmp_ln899_14_reg_5224_reg[0]_i_1_n_3 ,\icmp_ln899_14_reg_5224_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_14_reg_5224[0]_i_3_n_1 ,\icmp_ln899_14_reg_5224[0]_i_4_n_1 ,\icmp_ln899_14_reg_5224[0]_i_5_n_1 ,\icmp_ln899_14_reg_5224[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_14_reg_5224_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_14_reg_5224[0]_i_7_n_1 ,\icmp_ln899_14_reg_5224[0]_i_8_n_1 ,\icmp_ln899_14_reg_5224[0]_i_9_n_1 ,\icmp_ln899_14_reg_5224[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_14_reg_5224_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_14_reg_5224_reg[0]_i_2_n_1 ,\icmp_ln899_14_reg_5224_reg[0]_i_2_n_2 ,\icmp_ln899_14_reg_5224_reg[0]_i_2_n_3 ,\icmp_ln899_14_reg_5224_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_14_reg_5224[0]_i_11_n_1 ,\icmp_ln899_14_reg_5224[0]_i_12_n_1 ,\icmp_ln899_14_reg_5224[0]_i_13_n_1 ,\icmp_ln899_14_reg_5224[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_14_reg_5224_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_14_reg_5224[0]_i_15_n_1 ,\icmp_ln899_14_reg_5224[0]_i_16_n_1 ,\icmp_ln899_14_reg_5224[0]_i_17_n_1 ,\icmp_ln899_14_reg_5224[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_5229[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__15_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__15_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_15_reg_5229[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_5229[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__15_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__15_n_9),
        .O(\icmp_ln899_15_reg_5229[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_5229[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__15_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__15_n_11),
        .O(\icmp_ln899_15_reg_5229[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_5229[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__15_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__15_n_13),
        .O(\icmp_ln899_15_reg_5229[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_5229[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__15_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__15_n_15),
        .O(\icmp_ln899_15_reg_5229[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_5229[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__15_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__15_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_15_reg_5229[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_5229[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__15_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__15_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_15_reg_5229[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_5229[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__15_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__15_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_15_reg_5229[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_5229[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__15_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__15_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_15_reg_5229[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_5229[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__15_n_2),
        .I1(accu_0_1_V_fu_2877_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__15_n_1),
        .I3(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_15_reg_5229[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_5229[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__15_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__15_n_3),
        .O(\icmp_ln899_15_reg_5229[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_5229[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__15_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__15_n_5),
        .O(\icmp_ln899_15_reg_5229[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_5229[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__15_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__15_n_7),
        .O(\icmp_ln899_15_reg_5229[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_5229[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__15_n_2),
        .I1(accu_0_1_V_fu_2877_p2[14]),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__15_n_1),
        .O(\icmp_ln899_15_reg_5229[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_5229[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__15_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__15_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_15_reg_5229[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_5229[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__15_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__15_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_15_reg_5229[0]_i_9_n_1 ));
  FDRE \icmp_ln899_15_reg_5229_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_15_reg_5229),
        .Q(icmp_ln899_15_reg_5229_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_15_reg_5229_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_15_fu_3081_p2),
        .Q(icmp_ln899_15_reg_5229),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_15_reg_5229_reg[0]_i_1 
       (.CI(\icmp_ln899_15_reg_5229_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_15_fu_3081_p2,\icmp_ln899_15_reg_5229_reg[0]_i_1_n_2 ,\icmp_ln899_15_reg_5229_reg[0]_i_1_n_3 ,\icmp_ln899_15_reg_5229_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_15_reg_5229[0]_i_3_n_1 ,\icmp_ln899_15_reg_5229[0]_i_4_n_1 ,\icmp_ln899_15_reg_5229[0]_i_5_n_1 ,\icmp_ln899_15_reg_5229[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_15_reg_5229_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_15_reg_5229[0]_i_7_n_1 ,\icmp_ln899_15_reg_5229[0]_i_8_n_1 ,\icmp_ln899_15_reg_5229[0]_i_9_n_1 ,\icmp_ln899_15_reg_5229[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_15_reg_5229_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_15_reg_5229_reg[0]_i_2_n_1 ,\icmp_ln899_15_reg_5229_reg[0]_i_2_n_2 ,\icmp_ln899_15_reg_5229_reg[0]_i_2_n_3 ,\icmp_ln899_15_reg_5229_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_15_reg_5229[0]_i_11_n_1 ,\icmp_ln899_15_reg_5229[0]_i_12_n_1 ,\icmp_ln899_15_reg_5229[0]_i_13_n_1 ,\icmp_ln899_15_reg_5229[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_15_reg_5229_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_15_reg_5229[0]_i_15_n_1 ,\icmp_ln899_15_reg_5229[0]_i_16_n_1 ,\icmp_ln899_15_reg_5229[0]_i_17_n_1 ,\icmp_ln899_15_reg_5229[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_5234[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__13_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__13_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_16_reg_5234[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_5234[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__13_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__13_n_9),
        .O(\icmp_ln899_16_reg_5234[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_5234[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__13_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__13_n_11),
        .O(\icmp_ln899_16_reg_5234[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_5234[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__13_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__13_n_13),
        .O(\icmp_ln899_16_reg_5234[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_5234[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__13_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__13_n_15),
        .O(\icmp_ln899_16_reg_5234[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_5234[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__13_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__13_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_16_reg_5234[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_5234[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__13_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__13_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_16_reg_5234[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_5234[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__13_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__13_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_16_reg_5234[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_5234[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__13_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__13_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_16_reg_5234[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_5234[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__13_n_2),
        .I1(accu_0_1_V_fu_2877_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__13_n_1),
        .I3(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_16_reg_5234[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_5234[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__13_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__13_n_3),
        .O(\icmp_ln899_16_reg_5234[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_5234[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__13_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__13_n_5),
        .O(\icmp_ln899_16_reg_5234[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_5234[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__13_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__13_n_7),
        .O(\icmp_ln899_16_reg_5234[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_5234[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__13_n_2),
        .I1(accu_0_1_V_fu_2877_p2[14]),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__13_n_1),
        .O(\icmp_ln899_16_reg_5234[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_5234[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__13_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__13_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_16_reg_5234[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_5234[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__13_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__13_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_16_reg_5234[0]_i_9_n_1 ));
  FDRE \icmp_ln899_16_reg_5234_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_16_reg_5234),
        .Q(icmp_ln899_16_reg_5234_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_16_reg_5234_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_16_fu_3087_p2),
        .Q(icmp_ln899_16_reg_5234),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_16_reg_5234_reg[0]_i_1 
       (.CI(\icmp_ln899_16_reg_5234_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_16_fu_3087_p2,\icmp_ln899_16_reg_5234_reg[0]_i_1_n_2 ,\icmp_ln899_16_reg_5234_reg[0]_i_1_n_3 ,\icmp_ln899_16_reg_5234_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_16_reg_5234[0]_i_3_n_1 ,\icmp_ln899_16_reg_5234[0]_i_4_n_1 ,\icmp_ln899_16_reg_5234[0]_i_5_n_1 ,\icmp_ln899_16_reg_5234[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_16_reg_5234_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_16_reg_5234[0]_i_7_n_1 ,\icmp_ln899_16_reg_5234[0]_i_8_n_1 ,\icmp_ln899_16_reg_5234[0]_i_9_n_1 ,\icmp_ln899_16_reg_5234[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_16_reg_5234_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_16_reg_5234_reg[0]_i_2_n_1 ,\icmp_ln899_16_reg_5234_reg[0]_i_2_n_2 ,\icmp_ln899_16_reg_5234_reg[0]_i_2_n_3 ,\icmp_ln899_16_reg_5234_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_16_reg_5234[0]_i_11_n_1 ,\icmp_ln899_16_reg_5234[0]_i_12_n_1 ,\icmp_ln899_16_reg_5234[0]_i_13_n_1 ,\icmp_ln899_16_reg_5234[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_16_reg_5234_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_16_reg_5234[0]_i_15_n_1 ,\icmp_ln899_16_reg_5234[0]_i_16_n_1 ,\icmp_ln899_16_reg_5234[0]_i_17_n_1 ,\icmp_ln899_16_reg_5234[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_5239[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__18_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__18_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_17_reg_5239[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_5239[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__18_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__18_n_9),
        .O(\icmp_ln899_17_reg_5239[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_5239[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__18_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__18_n_11),
        .O(\icmp_ln899_17_reg_5239[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_5239[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__18_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__18_n_13),
        .O(\icmp_ln899_17_reg_5239[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_5239[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__18_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__18_n_15),
        .O(\icmp_ln899_17_reg_5239[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_5239[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__18_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__18_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_17_reg_5239[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_5239[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__18_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__18_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_17_reg_5239[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_5239[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__18_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__18_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_17_reg_5239[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_5239[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__18_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__18_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_17_reg_5239[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_5239[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__18_n_2),
        .I1(accu_0_1_V_fu_2877_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__18_n_1),
        .I3(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_17_reg_5239[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_5239[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__18_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__18_n_3),
        .O(\icmp_ln899_17_reg_5239[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_5239[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__18_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__18_n_5),
        .O(\icmp_ln899_17_reg_5239[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_5239[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__18_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__18_n_7),
        .O(\icmp_ln899_17_reg_5239[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_5239[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__18_n_2),
        .I1(accu_0_1_V_fu_2877_p2[14]),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__18_n_1),
        .O(\icmp_ln899_17_reg_5239[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_5239[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__18_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__18_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_17_reg_5239[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_5239[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__18_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__18_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_17_reg_5239[0]_i_9_n_1 ));
  FDRE \icmp_ln899_17_reg_5239_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_17_fu_3093_p2),
        .Q(icmp_ln899_17_reg_5239),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_17_reg_5239_reg[0]_i_1 
       (.CI(\icmp_ln899_17_reg_5239_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_17_fu_3093_p2,\icmp_ln899_17_reg_5239_reg[0]_i_1_n_2 ,\icmp_ln899_17_reg_5239_reg[0]_i_1_n_3 ,\icmp_ln899_17_reg_5239_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_17_reg_5239[0]_i_3_n_1 ,\icmp_ln899_17_reg_5239[0]_i_4_n_1 ,\icmp_ln899_17_reg_5239[0]_i_5_n_1 ,\icmp_ln899_17_reg_5239[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_17_reg_5239_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_17_reg_5239[0]_i_7_n_1 ,\icmp_ln899_17_reg_5239[0]_i_8_n_1 ,\icmp_ln899_17_reg_5239[0]_i_9_n_1 ,\icmp_ln899_17_reg_5239[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_17_reg_5239_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_17_reg_5239_reg[0]_i_2_n_1 ,\icmp_ln899_17_reg_5239_reg[0]_i_2_n_2 ,\icmp_ln899_17_reg_5239_reg[0]_i_2_n_3 ,\icmp_ln899_17_reg_5239_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_17_reg_5239[0]_i_11_n_1 ,\icmp_ln899_17_reg_5239[0]_i_12_n_1 ,\icmp_ln899_17_reg_5239[0]_i_13_n_1 ,\icmp_ln899_17_reg_5239[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_17_reg_5239_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_17_reg_5239[0]_i_15_n_1 ,\icmp_ln899_17_reg_5239[0]_i_16_n_1 ,\icmp_ln899_17_reg_5239[0]_i_17_n_1 ,\icmp_ln899_17_reg_5239[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_5244[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__16_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__16_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_18_reg_5244[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_5244[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__16_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__16_n_9),
        .O(\icmp_ln899_18_reg_5244[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_5244[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__16_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__16_n_11),
        .O(\icmp_ln899_18_reg_5244[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_5244[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__16_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__16_n_13),
        .O(\icmp_ln899_18_reg_5244[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_5244[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__16_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__16_n_15),
        .O(\icmp_ln899_18_reg_5244[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_5244[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__16_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__16_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_18_reg_5244[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_5244[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__16_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__16_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_18_reg_5244[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_5244[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__16_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__16_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_18_reg_5244[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_5244[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__16_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__16_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_18_reg_5244[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_18_reg_5244[0]_i_3 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(nf_assign_fu_516_reg_rep__16_n_2),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_18_reg_5244[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_5244[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__16_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__16_n_3),
        .O(\icmp_ln899_18_reg_5244[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_5244[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__16_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__16_n_5),
        .O(\icmp_ln899_18_reg_5244[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_5244[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__16_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__16_n_7),
        .O(\icmp_ln899_18_reg_5244[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_18_reg_5244[0]_i_7 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(accu_0_1_V_fu_2877_p2[15]),
        .I2(nf_assign_fu_516_reg_rep__16_n_2),
        .O(\icmp_ln899_18_reg_5244[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_5244[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__16_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__16_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_18_reg_5244[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_5244[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__16_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__16_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_18_reg_5244[0]_i_9_n_1 ));
  FDRE \icmp_ln899_18_reg_5244_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_18_fu_3103_p2),
        .Q(icmp_ln899_18_reg_5244),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_18_reg_5244_reg[0]_i_1 
       (.CI(\icmp_ln899_18_reg_5244_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_18_fu_3103_p2,\icmp_ln899_18_reg_5244_reg[0]_i_1_n_2 ,\icmp_ln899_18_reg_5244_reg[0]_i_1_n_3 ,\icmp_ln899_18_reg_5244_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_18_reg_5244[0]_i_3_n_1 ,\icmp_ln899_18_reg_5244[0]_i_4_n_1 ,\icmp_ln899_18_reg_5244[0]_i_5_n_1 ,\icmp_ln899_18_reg_5244[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_18_reg_5244_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_18_reg_5244[0]_i_7_n_1 ,\icmp_ln899_18_reg_5244[0]_i_8_n_1 ,\icmp_ln899_18_reg_5244[0]_i_9_n_1 ,\icmp_ln899_18_reg_5244[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_18_reg_5244_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_18_reg_5244_reg[0]_i_2_n_1 ,\icmp_ln899_18_reg_5244_reg[0]_i_2_n_2 ,\icmp_ln899_18_reg_5244_reg[0]_i_2_n_3 ,\icmp_ln899_18_reg_5244_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_18_reg_5244[0]_i_11_n_1 ,\icmp_ln899_18_reg_5244[0]_i_12_n_1 ,\icmp_ln899_18_reg_5244[0]_i_13_n_1 ,\icmp_ln899_18_reg_5244[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_18_reg_5244_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_18_reg_5244[0]_i_15_n_1 ,\icmp_ln899_18_reg_5244[0]_i_16_n_1 ,\icmp_ln899_18_reg_5244[0]_i_17_n_1 ,\icmp_ln899_18_reg_5244[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_5249[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__19_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__19_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_19_reg_5249[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_5249[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__19_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__19_n_9),
        .O(\icmp_ln899_19_reg_5249[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_5249[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__19_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__19_n_11),
        .O(\icmp_ln899_19_reg_5249[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_5249[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__19_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__19_n_13),
        .O(\icmp_ln899_19_reg_5249[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_5249[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__19_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__19_n_15),
        .O(\icmp_ln899_19_reg_5249[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_5249[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__19_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__19_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_19_reg_5249[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_5249[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__19_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__19_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_19_reg_5249[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_5249[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__19_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__19_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_19_reg_5249[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_5249[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__19_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__19_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_19_reg_5249[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_19_reg_5249[0]_i_3 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(nf_assign_fu_516_reg_rep__19_n_2),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_19_reg_5249[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_5249[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__19_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__19_n_3),
        .O(\icmp_ln899_19_reg_5249[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_5249[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__19_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__19_n_5),
        .O(\icmp_ln899_19_reg_5249[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_5249[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__19_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__19_n_7),
        .O(\icmp_ln899_19_reg_5249[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_19_reg_5249[0]_i_7 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(accu_0_1_V_fu_2877_p2[15]),
        .I2(nf_assign_fu_516_reg_rep__19_n_2),
        .O(\icmp_ln899_19_reg_5249[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_5249[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__19_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__19_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_19_reg_5249[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_5249[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__19_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__19_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_19_reg_5249[0]_i_9_n_1 ));
  FDRE \icmp_ln899_19_reg_5249_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_19_fu_3113_p2),
        .Q(icmp_ln899_19_reg_5249),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_19_reg_5249_reg[0]_i_1 
       (.CI(\icmp_ln899_19_reg_5249_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_19_fu_3113_p2,\icmp_ln899_19_reg_5249_reg[0]_i_1_n_2 ,\icmp_ln899_19_reg_5249_reg[0]_i_1_n_3 ,\icmp_ln899_19_reg_5249_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_19_reg_5249[0]_i_3_n_1 ,\icmp_ln899_19_reg_5249[0]_i_4_n_1 ,\icmp_ln899_19_reg_5249[0]_i_5_n_1 ,\icmp_ln899_19_reg_5249[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_19_reg_5249_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_19_reg_5249[0]_i_7_n_1 ,\icmp_ln899_19_reg_5249[0]_i_8_n_1 ,\icmp_ln899_19_reg_5249[0]_i_9_n_1 ,\icmp_ln899_19_reg_5249[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_19_reg_5249_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_19_reg_5249_reg[0]_i_2_n_1 ,\icmp_ln899_19_reg_5249_reg[0]_i_2_n_2 ,\icmp_ln899_19_reg_5249_reg[0]_i_2_n_3 ,\icmp_ln899_19_reg_5249_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_19_reg_5249[0]_i_11_n_1 ,\icmp_ln899_19_reg_5249[0]_i_12_n_1 ,\icmp_ln899_19_reg_5249[0]_i_13_n_1 ,\icmp_ln899_19_reg_5249[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_19_reg_5249_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_19_reg_5249[0]_i_15_n_1 ,\icmp_ln899_19_reg_5249[0]_i_16_n_1 ,\icmp_ln899_19_reg_5249[0]_i_17_n_1 ,\icmp_ln899_19_reg_5249[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_5159[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__1_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__1_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_1_reg_5159[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_5159[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__1_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__1_n_9),
        .O(\icmp_ln899_1_reg_5159[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_5159[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__1_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__1_n_11),
        .O(\icmp_ln899_1_reg_5159[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_5159[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__1_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__1_n_13),
        .O(\icmp_ln899_1_reg_5159[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_5159[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__1_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__1_n_15),
        .O(\icmp_ln899_1_reg_5159[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_5159[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__1_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__1_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_1_reg_5159[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_5159[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__1_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__1_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_1_reg_5159[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_5159[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__1_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__1_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_1_reg_5159[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_5159[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__1_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__1_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_1_reg_5159[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_1_reg_5159[0]_i_3 
       (.I0(accu_0_0_V_fu_2837_p2[14]),
        .I1(nf_assign_fu_516_reg_rep__1_n_2),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_1_reg_5159[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_5159[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__1_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__1_n_3),
        .O(\icmp_ln899_1_reg_5159[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_5159[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__1_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__1_n_5),
        .O(\icmp_ln899_1_reg_5159[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_5159[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__1_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__1_n_7),
        .O(\icmp_ln899_1_reg_5159[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_1_reg_5159[0]_i_7 
       (.I0(accu_0_0_V_fu_2837_p2[14]),
        .I1(accu_0_0_V_fu_2837_p2[15]),
        .I2(nf_assign_fu_516_reg_rep__1_n_2),
        .O(\icmp_ln899_1_reg_5159[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_5159[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__1_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__1_n_3),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_1_reg_5159[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_5159[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__1_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__1_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_1_reg_5159[0]_i_9_n_1 ));
  FDRE \icmp_ln899_1_reg_5159_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_1_reg_5159),
        .Q(icmp_ln899_1_reg_5159_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_1_reg_5159_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_1_fu_2997_p2),
        .Q(icmp_ln899_1_reg_5159),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_1_reg_5159_reg[0]_i_1 
       (.CI(\icmp_ln899_1_reg_5159_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_1_fu_2997_p2,\icmp_ln899_1_reg_5159_reg[0]_i_1_n_2 ,\icmp_ln899_1_reg_5159_reg[0]_i_1_n_3 ,\icmp_ln899_1_reg_5159_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_1_reg_5159[0]_i_3_n_1 ,\icmp_ln899_1_reg_5159[0]_i_4_n_1 ,\icmp_ln899_1_reg_5159[0]_i_5_n_1 ,\icmp_ln899_1_reg_5159[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_1_reg_5159_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_1_reg_5159[0]_i_7_n_1 ,\icmp_ln899_1_reg_5159[0]_i_8_n_1 ,\icmp_ln899_1_reg_5159[0]_i_9_n_1 ,\icmp_ln899_1_reg_5159[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_1_reg_5159_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_1_reg_5159_reg[0]_i_2_n_1 ,\icmp_ln899_1_reg_5159_reg[0]_i_2_n_2 ,\icmp_ln899_1_reg_5159_reg[0]_i_2_n_3 ,\icmp_ln899_1_reg_5159_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_1_reg_5159[0]_i_11_n_1 ,\icmp_ln899_1_reg_5159[0]_i_12_n_1 ,\icmp_ln899_1_reg_5159[0]_i_13_n_1 ,\icmp_ln899_1_reg_5159[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_1_reg_5159_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_1_reg_5159[0]_i_15_n_1 ,\icmp_ln899_1_reg_5159[0]_i_16_n_1 ,\icmp_ln899_1_reg_5159[0]_i_17_n_1 ,\icmp_ln899_1_reg_5159[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_5254[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__17_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__17_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_20_reg_5254[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_5254[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__17_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__17_n_9),
        .O(\icmp_ln899_20_reg_5254[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_5254[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__17_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__17_n_11),
        .O(\icmp_ln899_20_reg_5254[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_5254[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__17_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__17_n_13),
        .O(\icmp_ln899_20_reg_5254[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_5254[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__17_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__17_n_15),
        .O(\icmp_ln899_20_reg_5254[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_5254[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__17_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__17_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_20_reg_5254[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_5254[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__17_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__17_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_20_reg_5254[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_5254[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__17_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__17_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_20_reg_5254[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_5254[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__17_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__17_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_20_reg_5254[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_20_reg_5254[0]_i_3 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(nf_assign_fu_516_reg_rep__17_n_2),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_20_reg_5254[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_5254[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__17_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__17_n_3),
        .O(\icmp_ln899_20_reg_5254[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_5254[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__17_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__17_n_5),
        .O(\icmp_ln899_20_reg_5254[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_5254[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__17_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__17_n_7),
        .O(\icmp_ln899_20_reg_5254[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_20_reg_5254[0]_i_7 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(accu_0_1_V_fu_2877_p2[15]),
        .I2(nf_assign_fu_516_reg_rep__17_n_2),
        .O(\icmp_ln899_20_reg_5254[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_5254[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__17_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__17_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_20_reg_5254[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_5254[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__17_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__17_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_20_reg_5254[0]_i_9_n_1 ));
  FDRE \icmp_ln899_20_reg_5254_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_20_fu_3123_p2),
        .Q(icmp_ln899_20_reg_5254),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_20_reg_5254_reg[0]_i_1 
       (.CI(\icmp_ln899_20_reg_5254_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_20_fu_3123_p2,\icmp_ln899_20_reg_5254_reg[0]_i_1_n_2 ,\icmp_ln899_20_reg_5254_reg[0]_i_1_n_3 ,\icmp_ln899_20_reg_5254_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_20_reg_5254[0]_i_3_n_1 ,\icmp_ln899_20_reg_5254[0]_i_4_n_1 ,\icmp_ln899_20_reg_5254[0]_i_5_n_1 ,\icmp_ln899_20_reg_5254[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_20_reg_5254_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_20_reg_5254[0]_i_7_n_1 ,\icmp_ln899_20_reg_5254[0]_i_8_n_1 ,\icmp_ln899_20_reg_5254[0]_i_9_n_1 ,\icmp_ln899_20_reg_5254[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_20_reg_5254_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_20_reg_5254_reg[0]_i_2_n_1 ,\icmp_ln899_20_reg_5254_reg[0]_i_2_n_2 ,\icmp_ln899_20_reg_5254_reg[0]_i_2_n_3 ,\icmp_ln899_20_reg_5254_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_20_reg_5254[0]_i_11_n_1 ,\icmp_ln899_20_reg_5254[0]_i_12_n_1 ,\icmp_ln899_20_reg_5254[0]_i_13_n_1 ,\icmp_ln899_20_reg_5254[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_20_reg_5254_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_20_reg_5254[0]_i_15_n_1 ,\icmp_ln899_20_reg_5254[0]_i_16_n_1 ,\icmp_ln899_20_reg_5254[0]_i_17_n_1 ,\icmp_ln899_20_reg_5254[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_21_reg_5259[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__21_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__21_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_21_reg_5259[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_21_reg_5259[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__21_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__21_n_9),
        .O(\icmp_ln899_21_reg_5259[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_21_reg_5259[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__21_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__21_n_11),
        .O(\icmp_ln899_21_reg_5259[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_21_reg_5259[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__21_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__21_n_13),
        .O(\icmp_ln899_21_reg_5259[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_21_reg_5259[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__21_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__21_n_15),
        .O(\icmp_ln899_21_reg_5259[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_21_reg_5259[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__21_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__21_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_21_reg_5259[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_21_reg_5259[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__21_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__21_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_21_reg_5259[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_21_reg_5259[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__21_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__21_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_21_reg_5259[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_21_reg_5259[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__21_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__21_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_21_reg_5259[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_21_reg_5259[0]_i_3 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(nf_assign_fu_516_reg_rep__21_n_2),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_21_reg_5259[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_21_reg_5259[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__21_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__21_n_3),
        .O(\icmp_ln899_21_reg_5259[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_21_reg_5259[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__21_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__21_n_5),
        .O(\icmp_ln899_21_reg_5259[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_21_reg_5259[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__21_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__21_n_7),
        .O(\icmp_ln899_21_reg_5259[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_21_reg_5259[0]_i_7 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(accu_0_1_V_fu_2877_p2[15]),
        .I2(nf_assign_fu_516_reg_rep__21_n_2),
        .O(\icmp_ln899_21_reg_5259[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_21_reg_5259[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__21_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__21_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_21_reg_5259[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_21_reg_5259[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__21_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__21_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_21_reg_5259[0]_i_9_n_1 ));
  FDRE \icmp_ln899_21_reg_5259_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_21_fu_3133_p2),
        .Q(icmp_ln899_21_reg_5259),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_21_reg_5259_reg[0]_i_1 
       (.CI(\icmp_ln899_21_reg_5259_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_21_fu_3133_p2,\icmp_ln899_21_reg_5259_reg[0]_i_1_n_2 ,\icmp_ln899_21_reg_5259_reg[0]_i_1_n_3 ,\icmp_ln899_21_reg_5259_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_21_reg_5259[0]_i_3_n_1 ,\icmp_ln899_21_reg_5259[0]_i_4_n_1 ,\icmp_ln899_21_reg_5259[0]_i_5_n_1 ,\icmp_ln899_21_reg_5259[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_21_reg_5259_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_21_reg_5259[0]_i_7_n_1 ,\icmp_ln899_21_reg_5259[0]_i_8_n_1 ,\icmp_ln899_21_reg_5259[0]_i_9_n_1 ,\icmp_ln899_21_reg_5259[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_21_reg_5259_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_21_reg_5259_reg[0]_i_2_n_1 ,\icmp_ln899_21_reg_5259_reg[0]_i_2_n_2 ,\icmp_ln899_21_reg_5259_reg[0]_i_2_n_3 ,\icmp_ln899_21_reg_5259_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_21_reg_5259[0]_i_11_n_1 ,\icmp_ln899_21_reg_5259[0]_i_12_n_1 ,\icmp_ln899_21_reg_5259[0]_i_13_n_1 ,\icmp_ln899_21_reg_5259[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_21_reg_5259_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_21_reg_5259[0]_i_15_n_1 ,\icmp_ln899_21_reg_5259[0]_i_16_n_1 ,\icmp_ln899_21_reg_5259[0]_i_17_n_1 ,\icmp_ln899_21_reg_5259[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_22_reg_5264[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__22_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__22_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_22_reg_5264[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_22_reg_5264[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__22_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__22_n_9),
        .O(\icmp_ln899_22_reg_5264[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_22_reg_5264[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__22_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__22_n_11),
        .O(\icmp_ln899_22_reg_5264[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_22_reg_5264[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__22_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__22_n_13),
        .O(\icmp_ln899_22_reg_5264[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_22_reg_5264[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__22_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__22_n_15),
        .O(\icmp_ln899_22_reg_5264[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_22_reg_5264[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__22_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__22_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_22_reg_5264[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_22_reg_5264[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__22_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__22_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_22_reg_5264[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_22_reg_5264[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__22_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__22_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_22_reg_5264[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_22_reg_5264[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__22_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__22_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_22_reg_5264[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_22_reg_5264[0]_i_3 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(nf_assign_fu_516_reg_rep__22_n_2),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_22_reg_5264[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_22_reg_5264[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__22_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__22_n_3),
        .O(\icmp_ln899_22_reg_5264[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_22_reg_5264[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__22_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__22_n_5),
        .O(\icmp_ln899_22_reg_5264[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_22_reg_5264[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__22_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__22_n_7),
        .O(\icmp_ln899_22_reg_5264[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_22_reg_5264[0]_i_7 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(accu_0_1_V_fu_2877_p2[15]),
        .I2(nf_assign_fu_516_reg_rep__22_n_2),
        .O(\icmp_ln899_22_reg_5264[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_22_reg_5264[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__22_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__22_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_22_reg_5264[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_22_reg_5264[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__22_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__22_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_22_reg_5264[0]_i_9_n_1 ));
  FDRE \icmp_ln899_22_reg_5264_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_22_fu_3143_p2),
        .Q(icmp_ln899_22_reg_5264),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_22_reg_5264_reg[0]_i_1 
       (.CI(\icmp_ln899_22_reg_5264_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_22_fu_3143_p2,\icmp_ln899_22_reg_5264_reg[0]_i_1_n_2 ,\icmp_ln899_22_reg_5264_reg[0]_i_1_n_3 ,\icmp_ln899_22_reg_5264_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_22_reg_5264[0]_i_3_n_1 ,\icmp_ln899_22_reg_5264[0]_i_4_n_1 ,\icmp_ln899_22_reg_5264[0]_i_5_n_1 ,\icmp_ln899_22_reg_5264[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_22_reg_5264_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_22_reg_5264[0]_i_7_n_1 ,\icmp_ln899_22_reg_5264[0]_i_8_n_1 ,\icmp_ln899_22_reg_5264[0]_i_9_n_1 ,\icmp_ln899_22_reg_5264[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_22_reg_5264_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_22_reg_5264_reg[0]_i_2_n_1 ,\icmp_ln899_22_reg_5264_reg[0]_i_2_n_2 ,\icmp_ln899_22_reg_5264_reg[0]_i_2_n_3 ,\icmp_ln899_22_reg_5264_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_22_reg_5264[0]_i_11_n_1 ,\icmp_ln899_22_reg_5264[0]_i_12_n_1 ,\icmp_ln899_22_reg_5264[0]_i_13_n_1 ,\icmp_ln899_22_reg_5264[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_22_reg_5264_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_22_reg_5264[0]_i_15_n_1 ,\icmp_ln899_22_reg_5264[0]_i_16_n_1 ,\icmp_ln899_22_reg_5264[0]_i_17_n_1 ,\icmp_ln899_22_reg_5264[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_23_reg_5269[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__20_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__20_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_23_reg_5269[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_23_reg_5269[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__20_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__20_n_9),
        .O(\icmp_ln899_23_reg_5269[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_23_reg_5269[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__20_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__20_n_11),
        .O(\icmp_ln899_23_reg_5269[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_23_reg_5269[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__20_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__20_n_13),
        .O(\icmp_ln899_23_reg_5269[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_23_reg_5269[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__20_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__20_n_15),
        .O(\icmp_ln899_23_reg_5269[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_23_reg_5269[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__20_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__20_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_23_reg_5269[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_23_reg_5269[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__20_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__20_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_23_reg_5269[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_23_reg_5269[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__20_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__20_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_23_reg_5269[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_23_reg_5269[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__20_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__20_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_23_reg_5269[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_23_reg_5269[0]_i_3 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(nf_assign_fu_516_reg_rep__20_n_2),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_23_reg_5269[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_23_reg_5269[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__20_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__20_n_3),
        .O(\icmp_ln899_23_reg_5269[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_23_reg_5269[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__20_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__20_n_5),
        .O(\icmp_ln899_23_reg_5269[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_23_reg_5269[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__20_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__20_n_7),
        .O(\icmp_ln899_23_reg_5269[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_23_reg_5269[0]_i_7 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(accu_0_1_V_fu_2877_p2[15]),
        .I2(nf_assign_fu_516_reg_rep__20_n_2),
        .O(\icmp_ln899_23_reg_5269[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_23_reg_5269[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__20_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__20_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_23_reg_5269[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_23_reg_5269[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__20_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__20_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_23_reg_5269[0]_i_9_n_1 ));
  FDRE \icmp_ln899_23_reg_5269_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_23_fu_3153_p2),
        .Q(icmp_ln899_23_reg_5269),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_23_reg_5269_reg[0]_i_1 
       (.CI(\icmp_ln899_23_reg_5269_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_23_fu_3153_p2,\icmp_ln899_23_reg_5269_reg[0]_i_1_n_2 ,\icmp_ln899_23_reg_5269_reg[0]_i_1_n_3 ,\icmp_ln899_23_reg_5269_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_23_reg_5269[0]_i_3_n_1 ,\icmp_ln899_23_reg_5269[0]_i_4_n_1 ,\icmp_ln899_23_reg_5269[0]_i_5_n_1 ,\icmp_ln899_23_reg_5269[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_23_reg_5269_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_23_reg_5269[0]_i_7_n_1 ,\icmp_ln899_23_reg_5269[0]_i_8_n_1 ,\icmp_ln899_23_reg_5269[0]_i_9_n_1 ,\icmp_ln899_23_reg_5269[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_23_reg_5269_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_23_reg_5269_reg[0]_i_2_n_1 ,\icmp_ln899_23_reg_5269_reg[0]_i_2_n_2 ,\icmp_ln899_23_reg_5269_reg[0]_i_2_n_3 ,\icmp_ln899_23_reg_5269_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_23_reg_5269[0]_i_11_n_1 ,\icmp_ln899_23_reg_5269[0]_i_12_n_1 ,\icmp_ln899_23_reg_5269[0]_i_13_n_1 ,\icmp_ln899_23_reg_5269[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_23_reg_5269_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_23_reg_5269[0]_i_15_n_1 ,\icmp_ln899_23_reg_5269[0]_i_16_n_1 ,\icmp_ln899_23_reg_5269[0]_i_17_n_1 ,\icmp_ln899_23_reg_5269[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_5274[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__25_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__25_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_24_reg_5274[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_5274[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__25_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__25_n_9),
        .O(\icmp_ln899_24_reg_5274[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_5274[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__25_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__25_n_11),
        .O(\icmp_ln899_24_reg_5274[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_5274[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__25_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__25_n_13),
        .O(\icmp_ln899_24_reg_5274[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_5274[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__25_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__25_n_15),
        .O(\icmp_ln899_24_reg_5274[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_5274[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__25_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__25_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_24_reg_5274[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_5274[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__25_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__25_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_24_reg_5274[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_5274[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__25_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__25_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_24_reg_5274[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_5274[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__25_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__25_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_24_reg_5274[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_24_reg_5274[0]_i_3 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(nf_assign_fu_516_reg_rep__25_n_2),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_24_reg_5274[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_5274[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__25_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__25_n_3),
        .O(\icmp_ln899_24_reg_5274[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_5274[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__25_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__25_n_5),
        .O(\icmp_ln899_24_reg_5274[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_5274[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__25_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__25_n_7),
        .O(\icmp_ln899_24_reg_5274[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_24_reg_5274[0]_i_7 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(accu_0_1_V_fu_2877_p2[15]),
        .I2(nf_assign_fu_516_reg_rep__25_n_2),
        .O(\icmp_ln899_24_reg_5274[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_5274[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__25_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__25_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_24_reg_5274[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_5274[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__25_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__25_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_24_reg_5274[0]_i_9_n_1 ));
  FDRE \icmp_ln899_24_reg_5274_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_24_fu_3163_p2),
        .Q(icmp_ln899_24_reg_5274),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_24_reg_5274_reg[0]_i_1 
       (.CI(\icmp_ln899_24_reg_5274_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_24_fu_3163_p2,\icmp_ln899_24_reg_5274_reg[0]_i_1_n_2 ,\icmp_ln899_24_reg_5274_reg[0]_i_1_n_3 ,\icmp_ln899_24_reg_5274_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_24_reg_5274[0]_i_3_n_1 ,\icmp_ln899_24_reg_5274[0]_i_4_n_1 ,\icmp_ln899_24_reg_5274[0]_i_5_n_1 ,\icmp_ln899_24_reg_5274[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_24_reg_5274_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_24_reg_5274[0]_i_7_n_1 ,\icmp_ln899_24_reg_5274[0]_i_8_n_1 ,\icmp_ln899_24_reg_5274[0]_i_9_n_1 ,\icmp_ln899_24_reg_5274[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_24_reg_5274_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_24_reg_5274_reg[0]_i_2_n_1 ,\icmp_ln899_24_reg_5274_reg[0]_i_2_n_2 ,\icmp_ln899_24_reg_5274_reg[0]_i_2_n_3 ,\icmp_ln899_24_reg_5274_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_24_reg_5274[0]_i_11_n_1 ,\icmp_ln899_24_reg_5274[0]_i_12_n_1 ,\icmp_ln899_24_reg_5274[0]_i_13_n_1 ,\icmp_ln899_24_reg_5274[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_24_reg_5274_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_24_reg_5274[0]_i_15_n_1 ,\icmp_ln899_24_reg_5274[0]_i_16_n_1 ,\icmp_ln899_24_reg_5274[0]_i_17_n_1 ,\icmp_ln899_24_reg_5274[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_5279[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__23_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__23_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_25_reg_5279[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_5279[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__23_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__23_n_9),
        .O(\icmp_ln899_25_reg_5279[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_5279[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__23_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__23_n_11),
        .O(\icmp_ln899_25_reg_5279[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_5279[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__23_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__23_n_13),
        .O(\icmp_ln899_25_reg_5279[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_5279[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__23_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__23_n_15),
        .O(\icmp_ln899_25_reg_5279[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_5279[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__23_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__23_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_25_reg_5279[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_5279[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__23_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__23_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_25_reg_5279[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_5279[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__23_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__23_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_25_reg_5279[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_5279[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__23_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__23_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_25_reg_5279[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_25_reg_5279[0]_i_3 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(nf_assign_fu_516_reg_rep__23_n_2),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_25_reg_5279[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_5279[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__23_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__23_n_3),
        .O(\icmp_ln899_25_reg_5279[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_5279[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__23_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__23_n_5),
        .O(\icmp_ln899_25_reg_5279[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_5279[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__23_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__23_n_7),
        .O(\icmp_ln899_25_reg_5279[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_25_reg_5279[0]_i_7 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(accu_0_1_V_fu_2877_p2[15]),
        .I2(nf_assign_fu_516_reg_rep__23_n_2),
        .O(\icmp_ln899_25_reg_5279[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_5279[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__23_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__23_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_25_reg_5279[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_5279[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__23_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__23_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_25_reg_5279[0]_i_9_n_1 ));
  FDRE \icmp_ln899_25_reg_5279_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_25_fu_3173_p2),
        .Q(icmp_ln899_25_reg_5279),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_25_reg_5279_reg[0]_i_1 
       (.CI(\icmp_ln899_25_reg_5279_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_25_fu_3173_p2,\icmp_ln899_25_reg_5279_reg[0]_i_1_n_2 ,\icmp_ln899_25_reg_5279_reg[0]_i_1_n_3 ,\icmp_ln899_25_reg_5279_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_25_reg_5279[0]_i_3_n_1 ,\icmp_ln899_25_reg_5279[0]_i_4_n_1 ,\icmp_ln899_25_reg_5279[0]_i_5_n_1 ,\icmp_ln899_25_reg_5279[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_25_reg_5279_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_25_reg_5279[0]_i_7_n_1 ,\icmp_ln899_25_reg_5279[0]_i_8_n_1 ,\icmp_ln899_25_reg_5279[0]_i_9_n_1 ,\icmp_ln899_25_reg_5279[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_25_reg_5279_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_25_reg_5279_reg[0]_i_2_n_1 ,\icmp_ln899_25_reg_5279_reg[0]_i_2_n_2 ,\icmp_ln899_25_reg_5279_reg[0]_i_2_n_3 ,\icmp_ln899_25_reg_5279_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_25_reg_5279[0]_i_11_n_1 ,\icmp_ln899_25_reg_5279[0]_i_12_n_1 ,\icmp_ln899_25_reg_5279[0]_i_13_n_1 ,\icmp_ln899_25_reg_5279[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_25_reg_5279_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_25_reg_5279[0]_i_15_n_1 ,\icmp_ln899_25_reg_5279[0]_i_16_n_1 ,\icmp_ln899_25_reg_5279[0]_i_17_n_1 ,\icmp_ln899_25_reg_5279[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_5284[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__26_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__26_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_26_reg_5284[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_5284[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__26_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__26_n_9),
        .O(\icmp_ln899_26_reg_5284[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_5284[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__26_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__26_n_11),
        .O(\icmp_ln899_26_reg_5284[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_5284[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__26_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__26_n_13),
        .O(\icmp_ln899_26_reg_5284[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_5284[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__26_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__26_n_15),
        .O(\icmp_ln899_26_reg_5284[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_5284[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__26_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__26_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_26_reg_5284[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_5284[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__26_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__26_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_26_reg_5284[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_5284[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__26_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__26_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_26_reg_5284[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_5284[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__26_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__26_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_26_reg_5284[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_26_reg_5284[0]_i_3 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(nf_assign_fu_516_reg_rep__26_n_2),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_26_reg_5284[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_5284[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__26_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__26_n_3),
        .O(\icmp_ln899_26_reg_5284[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_5284[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__26_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__26_n_5),
        .O(\icmp_ln899_26_reg_5284[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_5284[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__26_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__26_n_7),
        .O(\icmp_ln899_26_reg_5284[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_26_reg_5284[0]_i_7 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(accu_0_1_V_fu_2877_p2[15]),
        .I2(nf_assign_fu_516_reg_rep__26_n_2),
        .O(\icmp_ln899_26_reg_5284[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_5284[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__26_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__26_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_26_reg_5284[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_5284[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__26_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__26_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_26_reg_5284[0]_i_9_n_1 ));
  FDRE \icmp_ln899_26_reg_5284_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_26_fu_3183_p2),
        .Q(icmp_ln899_26_reg_5284),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_26_reg_5284_reg[0]_i_1 
       (.CI(\icmp_ln899_26_reg_5284_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_26_fu_3183_p2,\icmp_ln899_26_reg_5284_reg[0]_i_1_n_2 ,\icmp_ln899_26_reg_5284_reg[0]_i_1_n_3 ,\icmp_ln899_26_reg_5284_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_26_reg_5284[0]_i_3_n_1 ,\icmp_ln899_26_reg_5284[0]_i_4_n_1 ,\icmp_ln899_26_reg_5284[0]_i_5_n_1 ,\icmp_ln899_26_reg_5284[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_26_reg_5284_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_26_reg_5284[0]_i_7_n_1 ,\icmp_ln899_26_reg_5284[0]_i_8_n_1 ,\icmp_ln899_26_reg_5284[0]_i_9_n_1 ,\icmp_ln899_26_reg_5284[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_26_reg_5284_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_26_reg_5284_reg[0]_i_2_n_1 ,\icmp_ln899_26_reg_5284_reg[0]_i_2_n_2 ,\icmp_ln899_26_reg_5284_reg[0]_i_2_n_3 ,\icmp_ln899_26_reg_5284_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_26_reg_5284[0]_i_11_n_1 ,\icmp_ln899_26_reg_5284[0]_i_12_n_1 ,\icmp_ln899_26_reg_5284[0]_i_13_n_1 ,\icmp_ln899_26_reg_5284[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_26_reg_5284_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_26_reg_5284[0]_i_15_n_1 ,\icmp_ln899_26_reg_5284[0]_i_16_n_1 ,\icmp_ln899_26_reg_5284[0]_i_17_n_1 ,\icmp_ln899_26_reg_5284[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_5289[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__24_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__24_n_7),
        .I3(accu_0_1_V_fu_2877_p2[9]),
        .O(\icmp_ln899_27_reg_5289[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_5289[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__24_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(accu_0_1_V_fu_2877_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__24_n_9),
        .O(\icmp_ln899_27_reg_5289[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_5289[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__24_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(accu_0_1_V_fu_2877_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__24_n_11),
        .O(\icmp_ln899_27_reg_5289[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_5289[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__24_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(accu_0_1_V_fu_2877_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__24_n_13),
        .O(\icmp_ln899_27_reg_5289[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_5289[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__24_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(accu_0_1_V_fu_2877_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__24_n_15),
        .O(\icmp_ln899_27_reg_5289[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_5289[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__24_n_10),
        .I1(accu_0_1_V_fu_2877_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__24_n_9),
        .I3(accu_0_1_V_fu_2877_p2[7]),
        .O(\icmp_ln899_27_reg_5289[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_5289[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__24_n_12),
        .I1(accu_0_1_V_fu_2877_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__24_n_11),
        .I3(accu_0_1_V_fu_2877_p2[5]),
        .O(\icmp_ln899_27_reg_5289[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_5289[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__24_n_14),
        .I1(accu_0_1_V_fu_2877_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__24_n_13),
        .I3(accu_0_1_V_fu_2877_p2[3]),
        .O(\icmp_ln899_27_reg_5289[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_5289[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__24_n_16),
        .I1(accu_0_1_V_fu_2877_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__24_n_15),
        .I3(accu_0_1_V_fu_2877_p2[1]),
        .O(\icmp_ln899_27_reg_5289[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_27_reg_5289[0]_i_3 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(nf_assign_fu_516_reg_rep__24_n_2),
        .I2(accu_0_1_V_fu_2877_p2[15]),
        .O(\icmp_ln899_27_reg_5289[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_5289[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__24_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(accu_0_1_V_fu_2877_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__24_n_3),
        .O(\icmp_ln899_27_reg_5289[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_5289[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__24_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(accu_0_1_V_fu_2877_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__24_n_5),
        .O(\icmp_ln899_27_reg_5289[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_5289[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__24_n_8),
        .I1(accu_0_1_V_fu_2877_p2[8]),
        .I2(accu_0_1_V_fu_2877_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__24_n_7),
        .O(\icmp_ln899_27_reg_5289[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_27_reg_5289[0]_i_7 
       (.I0(accu_0_1_V_fu_2877_p2[14]),
        .I1(accu_0_1_V_fu_2877_p2[15]),
        .I2(nf_assign_fu_516_reg_rep__24_n_2),
        .O(\icmp_ln899_27_reg_5289[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_5289[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__24_n_4),
        .I1(accu_0_1_V_fu_2877_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__24_n_3),
        .I3(accu_0_1_V_fu_2877_p2[13]),
        .O(\icmp_ln899_27_reg_5289[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_5289[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__24_n_6),
        .I1(accu_0_1_V_fu_2877_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__24_n_5),
        .I3(accu_0_1_V_fu_2877_p2[11]),
        .O(\icmp_ln899_27_reg_5289[0]_i_9_n_1 ));
  FDRE \icmp_ln899_27_reg_5289_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_27_fu_3193_p2),
        .Q(icmp_ln899_27_reg_5289),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_27_reg_5289_reg[0]_i_1 
       (.CI(\icmp_ln899_27_reg_5289_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_27_fu_3193_p2,\icmp_ln899_27_reg_5289_reg[0]_i_1_n_2 ,\icmp_ln899_27_reg_5289_reg[0]_i_1_n_3 ,\icmp_ln899_27_reg_5289_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_27_reg_5289[0]_i_3_n_1 ,\icmp_ln899_27_reg_5289[0]_i_4_n_1 ,\icmp_ln899_27_reg_5289[0]_i_5_n_1 ,\icmp_ln899_27_reg_5289[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_27_reg_5289_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_27_reg_5289[0]_i_7_n_1 ,\icmp_ln899_27_reg_5289[0]_i_8_n_1 ,\icmp_ln899_27_reg_5289[0]_i_9_n_1 ,\icmp_ln899_27_reg_5289[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_27_reg_5289_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_27_reg_5289_reg[0]_i_2_n_1 ,\icmp_ln899_27_reg_5289_reg[0]_i_2_n_2 ,\icmp_ln899_27_reg_5289_reg[0]_i_2_n_3 ,\icmp_ln899_27_reg_5289_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_27_reg_5289[0]_i_11_n_1 ,\icmp_ln899_27_reg_5289[0]_i_12_n_1 ,\icmp_ln899_27_reg_5289[0]_i_13_n_1 ,\icmp_ln899_27_reg_5289[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_27_reg_5289_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_27_reg_5289[0]_i_15_n_1 ,\icmp_ln899_27_reg_5289[0]_i_16_n_1 ,\icmp_ln899_27_reg_5289[0]_i_17_n_1 ,\icmp_ln899_27_reg_5289[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_5294[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__28_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__28_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_28_reg_5294[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_5294[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__28_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__28_n_9),
        .O(\icmp_ln899_28_reg_5294[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_5294[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__28_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__28_n_11),
        .O(\icmp_ln899_28_reg_5294[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_5294[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__28_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__28_n_13),
        .O(\icmp_ln899_28_reg_5294[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_5294[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__28_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__28_n_15),
        .O(\icmp_ln899_28_reg_5294[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_5294[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__28_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__28_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_28_reg_5294[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_5294[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__28_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__28_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_28_reg_5294[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_5294[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__28_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__28_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_28_reg_5294[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_5294[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__28_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__28_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_28_reg_5294[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_5294[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__28_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__28_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_28_reg_5294[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_5294[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__28_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__28_n_3),
        .O(\icmp_ln899_28_reg_5294[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_5294[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__28_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__28_n_5),
        .O(\icmp_ln899_28_reg_5294[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_5294[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__28_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__28_n_7),
        .O(\icmp_ln899_28_reg_5294[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_5294[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__28_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__28_n_1),
        .O(\icmp_ln899_28_reg_5294[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_5294[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__28_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__28_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_28_reg_5294[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_5294[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__28_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__28_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_28_reg_5294[0]_i_9_n_1 ));
  FDRE \icmp_ln899_28_reg_5294_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_28_reg_5294),
        .Q(icmp_ln899_28_reg_5294_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_28_reg_5294_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_28_fu_3199_p2),
        .Q(icmp_ln899_28_reg_5294),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_28_reg_5294_reg[0]_i_1 
       (.CI(\icmp_ln899_28_reg_5294_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_28_fu_3199_p2,\icmp_ln899_28_reg_5294_reg[0]_i_1_n_2 ,\icmp_ln899_28_reg_5294_reg[0]_i_1_n_3 ,\icmp_ln899_28_reg_5294_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_28_reg_5294[0]_i_3_n_1 ,\icmp_ln899_28_reg_5294[0]_i_4_n_1 ,\icmp_ln899_28_reg_5294[0]_i_5_n_1 ,\icmp_ln899_28_reg_5294[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_28_reg_5294_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_28_reg_5294[0]_i_7_n_1 ,\icmp_ln899_28_reg_5294[0]_i_8_n_1 ,\icmp_ln899_28_reg_5294[0]_i_9_n_1 ,\icmp_ln899_28_reg_5294[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_28_reg_5294_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_28_reg_5294_reg[0]_i_2_n_1 ,\icmp_ln899_28_reg_5294_reg[0]_i_2_n_2 ,\icmp_ln899_28_reg_5294_reg[0]_i_2_n_3 ,\icmp_ln899_28_reg_5294_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_28_reg_5294[0]_i_11_n_1 ,\icmp_ln899_28_reg_5294[0]_i_12_n_1 ,\icmp_ln899_28_reg_5294[0]_i_13_n_1 ,\icmp_ln899_28_reg_5294[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_28_reg_5294_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_28_reg_5294[0]_i_15_n_1 ,\icmp_ln899_28_reg_5294[0]_i_16_n_1 ,\icmp_ln899_28_reg_5294[0]_i_17_n_1 ,\icmp_ln899_28_reg_5294[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_5299[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__29_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__29_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_29_reg_5299[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_5299[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__29_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__29_n_9),
        .O(\icmp_ln899_29_reg_5299[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_5299[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__29_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__29_n_11),
        .O(\icmp_ln899_29_reg_5299[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_5299[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__29_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__29_n_13),
        .O(\icmp_ln899_29_reg_5299[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_5299[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__29_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__29_n_15),
        .O(\icmp_ln899_29_reg_5299[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_5299[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__29_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__29_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_29_reg_5299[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_5299[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__29_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__29_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_29_reg_5299[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_5299[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__29_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__29_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_29_reg_5299[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_5299[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__29_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__29_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_29_reg_5299[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_5299[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__29_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__29_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_29_reg_5299[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_5299[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__29_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__29_n_3),
        .O(\icmp_ln899_29_reg_5299[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_5299[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__29_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__29_n_5),
        .O(\icmp_ln899_29_reg_5299[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_5299[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__29_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__29_n_7),
        .O(\icmp_ln899_29_reg_5299[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_5299[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__29_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__29_n_1),
        .O(\icmp_ln899_29_reg_5299[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_5299[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__29_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__29_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_29_reg_5299[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_5299[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__29_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__29_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_29_reg_5299[0]_i_9_n_1 ));
  FDRE \icmp_ln899_29_reg_5299_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_29_reg_5299),
        .Q(icmp_ln899_29_reg_5299_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_29_reg_5299_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_29_fu_3205_p2),
        .Q(icmp_ln899_29_reg_5299),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_29_reg_5299_reg[0]_i_1 
       (.CI(\icmp_ln899_29_reg_5299_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_29_fu_3205_p2,\icmp_ln899_29_reg_5299_reg[0]_i_1_n_2 ,\icmp_ln899_29_reg_5299_reg[0]_i_1_n_3 ,\icmp_ln899_29_reg_5299_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_29_reg_5299[0]_i_3_n_1 ,\icmp_ln899_29_reg_5299[0]_i_4_n_1 ,\icmp_ln899_29_reg_5299[0]_i_5_n_1 ,\icmp_ln899_29_reg_5299[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_29_reg_5299_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_29_reg_5299[0]_i_7_n_1 ,\icmp_ln899_29_reg_5299[0]_i_8_n_1 ,\icmp_ln899_29_reg_5299[0]_i_9_n_1 ,\icmp_ln899_29_reg_5299[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_29_reg_5299_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_29_reg_5299_reg[0]_i_2_n_1 ,\icmp_ln899_29_reg_5299_reg[0]_i_2_n_2 ,\icmp_ln899_29_reg_5299_reg[0]_i_2_n_3 ,\icmp_ln899_29_reg_5299_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_29_reg_5299[0]_i_11_n_1 ,\icmp_ln899_29_reg_5299[0]_i_12_n_1 ,\icmp_ln899_29_reg_5299[0]_i_13_n_1 ,\icmp_ln899_29_reg_5299[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_29_reg_5299_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_29_reg_5299[0]_i_15_n_1 ,\icmp_ln899_29_reg_5299[0]_i_16_n_1 ,\icmp_ln899_29_reg_5299[0]_i_17_n_1 ,\icmp_ln899_29_reg_5299[0]_i_18_n_1 }));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_2_reg_5164[0]_i_1 
       (.I0(icmp_ln289_reg_4790_pp0_iter1_reg),
        .I1(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .O(icmp_ln899_10_reg_52040));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_5164[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_2_reg_5164[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_5164[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_2_reg_5164[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_5164[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep_n_9),
        .O(\icmp_ln899_2_reg_5164[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_5164[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep_n_11),
        .O(\icmp_ln899_2_reg_5164[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_5164[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep_n_13),
        .O(\icmp_ln899_2_reg_5164[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_5164[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep_n_15),
        .O(\icmp_ln899_2_reg_5164[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_5164[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_2_reg_5164[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_5164[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_2_reg_5164[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_5164[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_2_reg_5164[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_5164[0]_i_19 
       (.I0(nf_assign_fu_516_reg_rep_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_2_reg_5164[0]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_5164[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep_n_2),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep_n_1),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_2_reg_5164[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_5164[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep_n_3),
        .O(\icmp_ln899_2_reg_5164[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_5164[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep_n_5),
        .O(\icmp_ln899_2_reg_5164[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_5164[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep_n_7),
        .O(\icmp_ln899_2_reg_5164[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_5164[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep_n_2),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep_n_1),
        .O(\icmp_ln899_2_reg_5164[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_5164[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep_n_3),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_2_reg_5164[0]_i_9_n_1 ));
  FDRE \icmp_ln899_2_reg_5164_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_2_reg_5164),
        .Q(icmp_ln899_2_reg_5164_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_2_reg_5164_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_2_fu_3003_p2),
        .Q(icmp_ln899_2_reg_5164),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_2_reg_5164_reg[0]_i_2 
       (.CI(\icmp_ln899_2_reg_5164_reg[0]_i_3_n_1 ),
        .CO({icmp_ln899_2_fu_3003_p2,\icmp_ln899_2_reg_5164_reg[0]_i_2_n_2 ,\icmp_ln899_2_reg_5164_reg[0]_i_2_n_3 ,\icmp_ln899_2_reg_5164_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_2_reg_5164[0]_i_4_n_1 ,\icmp_ln899_2_reg_5164[0]_i_5_n_1 ,\icmp_ln899_2_reg_5164[0]_i_6_n_1 ,\icmp_ln899_2_reg_5164[0]_i_7_n_1 }),
        .O(\NLW_icmp_ln899_2_reg_5164_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_2_reg_5164[0]_i_8_n_1 ,\icmp_ln899_2_reg_5164[0]_i_9_n_1 ,\icmp_ln899_2_reg_5164[0]_i_10_n_1 ,\icmp_ln899_2_reg_5164[0]_i_11_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_2_reg_5164_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln899_2_reg_5164_reg[0]_i_3_n_1 ,\icmp_ln899_2_reg_5164_reg[0]_i_3_n_2 ,\icmp_ln899_2_reg_5164_reg[0]_i_3_n_3 ,\icmp_ln899_2_reg_5164_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_2_reg_5164[0]_i_12_n_1 ,\icmp_ln899_2_reg_5164[0]_i_13_n_1 ,\icmp_ln899_2_reg_5164[0]_i_14_n_1 ,\icmp_ln899_2_reg_5164[0]_i_15_n_1 }),
        .O(\NLW_icmp_ln899_2_reg_5164_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_2_reg_5164[0]_i_16_n_1 ,\icmp_ln899_2_reg_5164[0]_i_17_n_1 ,\icmp_ln899_2_reg_5164[0]_i_18_n_1 ,\icmp_ln899_2_reg_5164[0]_i_19_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_5304[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__27_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__27_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_30_reg_5304[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_5304[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__27_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__27_n_9),
        .O(\icmp_ln899_30_reg_5304[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_5304[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__27_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__27_n_11),
        .O(\icmp_ln899_30_reg_5304[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_5304[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__27_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__27_n_13),
        .O(\icmp_ln899_30_reg_5304[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_5304[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__27_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__27_n_15),
        .O(\icmp_ln899_30_reg_5304[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_5304[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__27_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__27_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_30_reg_5304[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_5304[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__27_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__27_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_30_reg_5304[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_5304[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__27_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__27_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_30_reg_5304[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_5304[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__27_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__27_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_30_reg_5304[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_5304[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__27_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__27_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_30_reg_5304[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_5304[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__27_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__27_n_3),
        .O(\icmp_ln899_30_reg_5304[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_5304[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__27_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__27_n_5),
        .O(\icmp_ln899_30_reg_5304[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_5304[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__27_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__27_n_7),
        .O(\icmp_ln899_30_reg_5304[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_5304[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__27_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__27_n_1),
        .O(\icmp_ln899_30_reg_5304[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_5304[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__27_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__27_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_30_reg_5304[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_5304[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__27_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__27_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_30_reg_5304[0]_i_9_n_1 ));
  FDRE \icmp_ln899_30_reg_5304_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_30_reg_5304),
        .Q(icmp_ln899_30_reg_5304_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_30_reg_5304_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_30_fu_3211_p2),
        .Q(icmp_ln899_30_reg_5304),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_30_reg_5304_reg[0]_i_1 
       (.CI(\icmp_ln899_30_reg_5304_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_30_fu_3211_p2,\icmp_ln899_30_reg_5304_reg[0]_i_1_n_2 ,\icmp_ln899_30_reg_5304_reg[0]_i_1_n_3 ,\icmp_ln899_30_reg_5304_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_30_reg_5304[0]_i_3_n_1 ,\icmp_ln899_30_reg_5304[0]_i_4_n_1 ,\icmp_ln899_30_reg_5304[0]_i_5_n_1 ,\icmp_ln899_30_reg_5304[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_30_reg_5304_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_30_reg_5304[0]_i_7_n_1 ,\icmp_ln899_30_reg_5304[0]_i_8_n_1 ,\icmp_ln899_30_reg_5304[0]_i_9_n_1 ,\icmp_ln899_30_reg_5304[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_30_reg_5304_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_30_reg_5304_reg[0]_i_2_n_1 ,\icmp_ln899_30_reg_5304_reg[0]_i_2_n_2 ,\icmp_ln899_30_reg_5304_reg[0]_i_2_n_3 ,\icmp_ln899_30_reg_5304_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_30_reg_5304[0]_i_11_n_1 ,\icmp_ln899_30_reg_5304[0]_i_12_n_1 ,\icmp_ln899_30_reg_5304[0]_i_13_n_1 ,\icmp_ln899_30_reg_5304[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_30_reg_5304_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_30_reg_5304[0]_i_15_n_1 ,\icmp_ln899_30_reg_5304[0]_i_16_n_1 ,\icmp_ln899_30_reg_5304[0]_i_17_n_1 ,\icmp_ln899_30_reg_5304[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_31_reg_5309[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__32_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__32_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_31_reg_5309[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_31_reg_5309[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__32_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__32_n_9),
        .O(\icmp_ln899_31_reg_5309[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_31_reg_5309[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__32_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__32_n_11),
        .O(\icmp_ln899_31_reg_5309[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_31_reg_5309[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__32_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__32_n_13),
        .O(\icmp_ln899_31_reg_5309[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_31_reg_5309[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__32_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__32_n_15),
        .O(\icmp_ln899_31_reg_5309[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_31_reg_5309[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__32_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__32_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_31_reg_5309[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_31_reg_5309[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__32_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__32_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_31_reg_5309[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_31_reg_5309[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__32_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__32_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_31_reg_5309[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_31_reg_5309[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__32_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__32_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_31_reg_5309[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_31_reg_5309[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__32_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__32_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_31_reg_5309[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_31_reg_5309[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__32_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__32_n_3),
        .O(\icmp_ln899_31_reg_5309[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_31_reg_5309[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__32_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__32_n_5),
        .O(\icmp_ln899_31_reg_5309[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_31_reg_5309[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__32_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__32_n_7),
        .O(\icmp_ln899_31_reg_5309[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_31_reg_5309[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__32_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__32_n_1),
        .O(\icmp_ln899_31_reg_5309[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_31_reg_5309[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__32_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__32_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_31_reg_5309[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_31_reg_5309[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__32_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__32_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_31_reg_5309[0]_i_9_n_1 ));
  FDRE \icmp_ln899_31_reg_5309_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_31_fu_3217_p2),
        .Q(icmp_ln899_31_reg_5309),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_31_reg_5309_reg[0]_i_1 
       (.CI(\icmp_ln899_31_reg_5309_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_31_fu_3217_p2,\icmp_ln899_31_reg_5309_reg[0]_i_1_n_2 ,\icmp_ln899_31_reg_5309_reg[0]_i_1_n_3 ,\icmp_ln899_31_reg_5309_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_31_reg_5309[0]_i_3_n_1 ,\icmp_ln899_31_reg_5309[0]_i_4_n_1 ,\icmp_ln899_31_reg_5309[0]_i_5_n_1 ,\icmp_ln899_31_reg_5309[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_31_reg_5309_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_31_reg_5309[0]_i_7_n_1 ,\icmp_ln899_31_reg_5309[0]_i_8_n_1 ,\icmp_ln899_31_reg_5309[0]_i_9_n_1 ,\icmp_ln899_31_reg_5309[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_31_reg_5309_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_31_reg_5309_reg[0]_i_2_n_1 ,\icmp_ln899_31_reg_5309_reg[0]_i_2_n_2 ,\icmp_ln899_31_reg_5309_reg[0]_i_2_n_3 ,\icmp_ln899_31_reg_5309_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_31_reg_5309[0]_i_11_n_1 ,\icmp_ln899_31_reg_5309[0]_i_12_n_1 ,\icmp_ln899_31_reg_5309[0]_i_13_n_1 ,\icmp_ln899_31_reg_5309[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_31_reg_5309_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_31_reg_5309[0]_i_15_n_1 ,\icmp_ln899_31_reg_5309[0]_i_16_n_1 ,\icmp_ln899_31_reg_5309[0]_i_17_n_1 ,\icmp_ln899_31_reg_5309[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_32_reg_5314[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__30_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__30_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_32_reg_5314[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_32_reg_5314[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__30_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__30_n_9),
        .O(\icmp_ln899_32_reg_5314[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_32_reg_5314[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__30_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__30_n_11),
        .O(\icmp_ln899_32_reg_5314[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_32_reg_5314[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__30_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__30_n_13),
        .O(\icmp_ln899_32_reg_5314[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_32_reg_5314[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__30_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__30_n_15),
        .O(\icmp_ln899_32_reg_5314[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_32_reg_5314[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__30_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__30_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_32_reg_5314[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_32_reg_5314[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__30_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__30_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_32_reg_5314[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_32_reg_5314[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__30_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__30_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_32_reg_5314[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_32_reg_5314[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__30_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__30_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_32_reg_5314[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_32_reg_5314[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__30_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__30_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_32_reg_5314[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_32_reg_5314[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__30_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__30_n_3),
        .O(\icmp_ln899_32_reg_5314[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_32_reg_5314[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__30_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__30_n_5),
        .O(\icmp_ln899_32_reg_5314[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_32_reg_5314[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__30_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__30_n_7),
        .O(\icmp_ln899_32_reg_5314[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_32_reg_5314[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__30_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__30_n_1),
        .O(\icmp_ln899_32_reg_5314[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_32_reg_5314[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__30_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__30_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_32_reg_5314[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_32_reg_5314[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__30_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__30_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_32_reg_5314[0]_i_9_n_1 ));
  FDRE \icmp_ln899_32_reg_5314_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_32_fu_3223_p2),
        .Q(icmp_ln899_32_reg_5314),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_32_reg_5314_reg[0]_i_1 
       (.CI(\icmp_ln899_32_reg_5314_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_32_fu_3223_p2,\icmp_ln899_32_reg_5314_reg[0]_i_1_n_2 ,\icmp_ln899_32_reg_5314_reg[0]_i_1_n_3 ,\icmp_ln899_32_reg_5314_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_32_reg_5314[0]_i_3_n_1 ,\icmp_ln899_32_reg_5314[0]_i_4_n_1 ,\icmp_ln899_32_reg_5314[0]_i_5_n_1 ,\icmp_ln899_32_reg_5314[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_32_reg_5314_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_32_reg_5314[0]_i_7_n_1 ,\icmp_ln899_32_reg_5314[0]_i_8_n_1 ,\icmp_ln899_32_reg_5314[0]_i_9_n_1 ,\icmp_ln899_32_reg_5314[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_32_reg_5314_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_32_reg_5314_reg[0]_i_2_n_1 ,\icmp_ln899_32_reg_5314_reg[0]_i_2_n_2 ,\icmp_ln899_32_reg_5314_reg[0]_i_2_n_3 ,\icmp_ln899_32_reg_5314_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_32_reg_5314[0]_i_11_n_1 ,\icmp_ln899_32_reg_5314[0]_i_12_n_1 ,\icmp_ln899_32_reg_5314[0]_i_13_n_1 ,\icmp_ln899_32_reg_5314[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_32_reg_5314_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_32_reg_5314[0]_i_15_n_1 ,\icmp_ln899_32_reg_5314[0]_i_16_n_1 ,\icmp_ln899_32_reg_5314[0]_i_17_n_1 ,\icmp_ln899_32_reg_5314[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_33_reg_5319[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__33_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__33_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_33_reg_5319[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_33_reg_5319[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__33_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__33_n_9),
        .O(\icmp_ln899_33_reg_5319[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_33_reg_5319[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__33_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__33_n_11),
        .O(\icmp_ln899_33_reg_5319[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_33_reg_5319[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__33_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__33_n_13),
        .O(\icmp_ln899_33_reg_5319[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_33_reg_5319[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__33_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__33_n_15),
        .O(\icmp_ln899_33_reg_5319[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_33_reg_5319[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__33_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__33_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_33_reg_5319[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_33_reg_5319[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__33_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__33_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_33_reg_5319[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_33_reg_5319[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__33_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__33_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_33_reg_5319[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_33_reg_5319[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__33_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__33_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_33_reg_5319[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_33_reg_5319[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__33_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__33_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_33_reg_5319[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_33_reg_5319[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__33_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__33_n_3),
        .O(\icmp_ln899_33_reg_5319[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_33_reg_5319[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__33_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__33_n_5),
        .O(\icmp_ln899_33_reg_5319[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_33_reg_5319[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__33_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__33_n_7),
        .O(\icmp_ln899_33_reg_5319[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_33_reg_5319[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__33_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__33_n_1),
        .O(\icmp_ln899_33_reg_5319[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_33_reg_5319[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__33_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__33_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_33_reg_5319[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_33_reg_5319[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__33_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__33_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_33_reg_5319[0]_i_9_n_1 ));
  FDRE \icmp_ln899_33_reg_5319_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_33_fu_3229_p2),
        .Q(icmp_ln899_33_reg_5319),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_33_reg_5319_reg[0]_i_1 
       (.CI(\icmp_ln899_33_reg_5319_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_33_fu_3229_p2,\icmp_ln899_33_reg_5319_reg[0]_i_1_n_2 ,\icmp_ln899_33_reg_5319_reg[0]_i_1_n_3 ,\icmp_ln899_33_reg_5319_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_33_reg_5319[0]_i_3_n_1 ,\icmp_ln899_33_reg_5319[0]_i_4_n_1 ,\icmp_ln899_33_reg_5319[0]_i_5_n_1 ,\icmp_ln899_33_reg_5319[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_33_reg_5319_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_33_reg_5319[0]_i_7_n_1 ,\icmp_ln899_33_reg_5319[0]_i_8_n_1 ,\icmp_ln899_33_reg_5319[0]_i_9_n_1 ,\icmp_ln899_33_reg_5319[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_33_reg_5319_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_33_reg_5319_reg[0]_i_2_n_1 ,\icmp_ln899_33_reg_5319_reg[0]_i_2_n_2 ,\icmp_ln899_33_reg_5319_reg[0]_i_2_n_3 ,\icmp_ln899_33_reg_5319_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_33_reg_5319[0]_i_11_n_1 ,\icmp_ln899_33_reg_5319[0]_i_12_n_1 ,\icmp_ln899_33_reg_5319[0]_i_13_n_1 ,\icmp_ln899_33_reg_5319[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_33_reg_5319_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_33_reg_5319[0]_i_15_n_1 ,\icmp_ln899_33_reg_5319[0]_i_16_n_1 ,\icmp_ln899_33_reg_5319[0]_i_17_n_1 ,\icmp_ln899_33_reg_5319[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_34_reg_5324[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__31_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__31_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_34_reg_5324[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_34_reg_5324[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__31_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__31_n_9),
        .O(\icmp_ln899_34_reg_5324[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_34_reg_5324[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__31_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__31_n_11),
        .O(\icmp_ln899_34_reg_5324[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_34_reg_5324[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__31_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__31_n_13),
        .O(\icmp_ln899_34_reg_5324[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_34_reg_5324[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__31_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__31_n_15),
        .O(\icmp_ln899_34_reg_5324[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_34_reg_5324[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__31_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__31_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_34_reg_5324[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_34_reg_5324[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__31_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__31_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_34_reg_5324[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_34_reg_5324[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__31_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__31_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_34_reg_5324[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_34_reg_5324[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__31_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__31_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_34_reg_5324[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_34_reg_5324[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__31_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__31_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_34_reg_5324[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_34_reg_5324[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__31_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__31_n_3),
        .O(\icmp_ln899_34_reg_5324[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_34_reg_5324[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__31_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__31_n_5),
        .O(\icmp_ln899_34_reg_5324[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_34_reg_5324[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__31_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__31_n_7),
        .O(\icmp_ln899_34_reg_5324[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_34_reg_5324[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__31_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__31_n_1),
        .O(\icmp_ln899_34_reg_5324[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_34_reg_5324[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__31_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__31_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_34_reg_5324[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_34_reg_5324[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__31_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__31_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_34_reg_5324[0]_i_9_n_1 ));
  FDRE \icmp_ln899_34_reg_5324_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_34_fu_3235_p2),
        .Q(icmp_ln899_34_reg_5324),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_34_reg_5324_reg[0]_i_1 
       (.CI(\icmp_ln899_34_reg_5324_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_34_fu_3235_p2,\icmp_ln899_34_reg_5324_reg[0]_i_1_n_2 ,\icmp_ln899_34_reg_5324_reg[0]_i_1_n_3 ,\icmp_ln899_34_reg_5324_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_34_reg_5324[0]_i_3_n_1 ,\icmp_ln899_34_reg_5324[0]_i_4_n_1 ,\icmp_ln899_34_reg_5324[0]_i_5_n_1 ,\icmp_ln899_34_reg_5324[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_34_reg_5324_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_34_reg_5324[0]_i_7_n_1 ,\icmp_ln899_34_reg_5324[0]_i_8_n_1 ,\icmp_ln899_34_reg_5324[0]_i_9_n_1 ,\icmp_ln899_34_reg_5324[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_34_reg_5324_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_34_reg_5324_reg[0]_i_2_n_1 ,\icmp_ln899_34_reg_5324_reg[0]_i_2_n_2 ,\icmp_ln899_34_reg_5324_reg[0]_i_2_n_3 ,\icmp_ln899_34_reg_5324_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_34_reg_5324[0]_i_11_n_1 ,\icmp_ln899_34_reg_5324[0]_i_12_n_1 ,\icmp_ln899_34_reg_5324[0]_i_13_n_1 ,\icmp_ln899_34_reg_5324[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_34_reg_5324_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_34_reg_5324[0]_i_15_n_1 ,\icmp_ln899_34_reg_5324[0]_i_16_n_1 ,\icmp_ln899_34_reg_5324[0]_i_17_n_1 ,\icmp_ln899_34_reg_5324[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_35_reg_5329[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__35_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__35_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_35_reg_5329[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_35_reg_5329[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__35_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__35_n_9),
        .O(\icmp_ln899_35_reg_5329[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_35_reg_5329[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__35_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__35_n_11),
        .O(\icmp_ln899_35_reg_5329[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_35_reg_5329[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__35_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__35_n_13),
        .O(\icmp_ln899_35_reg_5329[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_35_reg_5329[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__35_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__35_n_15),
        .O(\icmp_ln899_35_reg_5329[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_35_reg_5329[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__35_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__35_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_35_reg_5329[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_35_reg_5329[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__35_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__35_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_35_reg_5329[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_35_reg_5329[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__35_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__35_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_35_reg_5329[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_35_reg_5329[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__35_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__35_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_35_reg_5329[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_35_reg_5329[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__35_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__35_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_35_reg_5329[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_35_reg_5329[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__35_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__35_n_3),
        .O(\icmp_ln899_35_reg_5329[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_35_reg_5329[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__35_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__35_n_5),
        .O(\icmp_ln899_35_reg_5329[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_35_reg_5329[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__35_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__35_n_7),
        .O(\icmp_ln899_35_reg_5329[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_35_reg_5329[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__35_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__35_n_1),
        .O(\icmp_ln899_35_reg_5329[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_35_reg_5329[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__35_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__35_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_35_reg_5329[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_35_reg_5329[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__35_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__35_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_35_reg_5329[0]_i_9_n_1 ));
  FDRE \icmp_ln899_35_reg_5329_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_35_fu_3241_p2),
        .Q(icmp_ln899_35_reg_5329),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_35_reg_5329_reg[0]_i_1 
       (.CI(\icmp_ln899_35_reg_5329_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_35_fu_3241_p2,\icmp_ln899_35_reg_5329_reg[0]_i_1_n_2 ,\icmp_ln899_35_reg_5329_reg[0]_i_1_n_3 ,\icmp_ln899_35_reg_5329_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_35_reg_5329[0]_i_3_n_1 ,\icmp_ln899_35_reg_5329[0]_i_4_n_1 ,\icmp_ln899_35_reg_5329[0]_i_5_n_1 ,\icmp_ln899_35_reg_5329[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_35_reg_5329_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_35_reg_5329[0]_i_7_n_1 ,\icmp_ln899_35_reg_5329[0]_i_8_n_1 ,\icmp_ln899_35_reg_5329[0]_i_9_n_1 ,\icmp_ln899_35_reg_5329[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_35_reg_5329_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_35_reg_5329_reg[0]_i_2_n_1 ,\icmp_ln899_35_reg_5329_reg[0]_i_2_n_2 ,\icmp_ln899_35_reg_5329_reg[0]_i_2_n_3 ,\icmp_ln899_35_reg_5329_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_35_reg_5329[0]_i_11_n_1 ,\icmp_ln899_35_reg_5329[0]_i_12_n_1 ,\icmp_ln899_35_reg_5329[0]_i_13_n_1 ,\icmp_ln899_35_reg_5329[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_35_reg_5329_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_35_reg_5329[0]_i_15_n_1 ,\icmp_ln899_35_reg_5329[0]_i_16_n_1 ,\icmp_ln899_35_reg_5329[0]_i_17_n_1 ,\icmp_ln899_35_reg_5329[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_36_reg_5334[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__36_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__36_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_36_reg_5334[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_36_reg_5334[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__36_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__36_n_9),
        .O(\icmp_ln899_36_reg_5334[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_36_reg_5334[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__36_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__36_n_11),
        .O(\icmp_ln899_36_reg_5334[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_36_reg_5334[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__36_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__36_n_13),
        .O(\icmp_ln899_36_reg_5334[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_36_reg_5334[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__36_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__36_n_15),
        .O(\icmp_ln899_36_reg_5334[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_36_reg_5334[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__36_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__36_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_36_reg_5334[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_36_reg_5334[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__36_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__36_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_36_reg_5334[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_36_reg_5334[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__36_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__36_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_36_reg_5334[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_36_reg_5334[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__36_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__36_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_36_reg_5334[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_36_reg_5334[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__36_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__36_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_36_reg_5334[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_36_reg_5334[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__36_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__36_n_3),
        .O(\icmp_ln899_36_reg_5334[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_36_reg_5334[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__36_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__36_n_5),
        .O(\icmp_ln899_36_reg_5334[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_36_reg_5334[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__36_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__36_n_7),
        .O(\icmp_ln899_36_reg_5334[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_36_reg_5334[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__36_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__36_n_1),
        .O(\icmp_ln899_36_reg_5334[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_36_reg_5334[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__36_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__36_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_36_reg_5334[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_36_reg_5334[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__36_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__36_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_36_reg_5334[0]_i_9_n_1 ));
  FDRE \icmp_ln899_36_reg_5334_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_36_fu_3247_p2),
        .Q(icmp_ln899_36_reg_5334),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_36_reg_5334_reg[0]_i_1 
       (.CI(\icmp_ln899_36_reg_5334_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_36_fu_3247_p2,\icmp_ln899_36_reg_5334_reg[0]_i_1_n_2 ,\icmp_ln899_36_reg_5334_reg[0]_i_1_n_3 ,\icmp_ln899_36_reg_5334_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_36_reg_5334[0]_i_3_n_1 ,\icmp_ln899_36_reg_5334[0]_i_4_n_1 ,\icmp_ln899_36_reg_5334[0]_i_5_n_1 ,\icmp_ln899_36_reg_5334[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_36_reg_5334_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_36_reg_5334[0]_i_7_n_1 ,\icmp_ln899_36_reg_5334[0]_i_8_n_1 ,\icmp_ln899_36_reg_5334[0]_i_9_n_1 ,\icmp_ln899_36_reg_5334[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_36_reg_5334_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_36_reg_5334_reg[0]_i_2_n_1 ,\icmp_ln899_36_reg_5334_reg[0]_i_2_n_2 ,\icmp_ln899_36_reg_5334_reg[0]_i_2_n_3 ,\icmp_ln899_36_reg_5334_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_36_reg_5334[0]_i_11_n_1 ,\icmp_ln899_36_reg_5334[0]_i_12_n_1 ,\icmp_ln899_36_reg_5334[0]_i_13_n_1 ,\icmp_ln899_36_reg_5334[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_36_reg_5334_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_36_reg_5334[0]_i_15_n_1 ,\icmp_ln899_36_reg_5334[0]_i_16_n_1 ,\icmp_ln899_36_reg_5334[0]_i_17_n_1 ,\icmp_ln899_36_reg_5334[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_37_reg_5339[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__34_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__34_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_37_reg_5339[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_37_reg_5339[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__34_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__34_n_9),
        .O(\icmp_ln899_37_reg_5339[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_37_reg_5339[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__34_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__34_n_11),
        .O(\icmp_ln899_37_reg_5339[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_37_reg_5339[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__34_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__34_n_13),
        .O(\icmp_ln899_37_reg_5339[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_37_reg_5339[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__34_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__34_n_15),
        .O(\icmp_ln899_37_reg_5339[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_37_reg_5339[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__34_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__34_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_37_reg_5339[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_37_reg_5339[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__34_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__34_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_37_reg_5339[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_37_reg_5339[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__34_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__34_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_37_reg_5339[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_37_reg_5339[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__34_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__34_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_37_reg_5339[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_37_reg_5339[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__34_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__34_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_37_reg_5339[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_37_reg_5339[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__34_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__34_n_3),
        .O(\icmp_ln899_37_reg_5339[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_37_reg_5339[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__34_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__34_n_5),
        .O(\icmp_ln899_37_reg_5339[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_37_reg_5339[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__34_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__34_n_7),
        .O(\icmp_ln899_37_reg_5339[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_37_reg_5339[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__34_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__34_n_1),
        .O(\icmp_ln899_37_reg_5339[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_37_reg_5339[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__34_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__34_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_37_reg_5339[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_37_reg_5339[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__34_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__34_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_37_reg_5339[0]_i_9_n_1 ));
  FDRE \icmp_ln899_37_reg_5339_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_37_fu_3253_p2),
        .Q(icmp_ln899_37_reg_5339),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_37_reg_5339_reg[0]_i_1 
       (.CI(\icmp_ln899_37_reg_5339_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_37_fu_3253_p2,\icmp_ln899_37_reg_5339_reg[0]_i_1_n_2 ,\icmp_ln899_37_reg_5339_reg[0]_i_1_n_3 ,\icmp_ln899_37_reg_5339_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_37_reg_5339[0]_i_3_n_1 ,\icmp_ln899_37_reg_5339[0]_i_4_n_1 ,\icmp_ln899_37_reg_5339[0]_i_5_n_1 ,\icmp_ln899_37_reg_5339[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_37_reg_5339_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_37_reg_5339[0]_i_7_n_1 ,\icmp_ln899_37_reg_5339[0]_i_8_n_1 ,\icmp_ln899_37_reg_5339[0]_i_9_n_1 ,\icmp_ln899_37_reg_5339[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_37_reg_5339_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_37_reg_5339_reg[0]_i_2_n_1 ,\icmp_ln899_37_reg_5339_reg[0]_i_2_n_2 ,\icmp_ln899_37_reg_5339_reg[0]_i_2_n_3 ,\icmp_ln899_37_reg_5339_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_37_reg_5339[0]_i_11_n_1 ,\icmp_ln899_37_reg_5339[0]_i_12_n_1 ,\icmp_ln899_37_reg_5339[0]_i_13_n_1 ,\icmp_ln899_37_reg_5339[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_37_reg_5339_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_37_reg_5339[0]_i_15_n_1 ,\icmp_ln899_37_reg_5339[0]_i_16_n_1 ,\icmp_ln899_37_reg_5339[0]_i_17_n_1 ,\icmp_ln899_37_reg_5339[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_5344[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__39_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__39_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_38_reg_5344[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_5344[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__39_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__39_n_9),
        .O(\icmp_ln899_38_reg_5344[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_5344[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__39_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__39_n_11),
        .O(\icmp_ln899_38_reg_5344[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_5344[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__39_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__39_n_13),
        .O(\icmp_ln899_38_reg_5344[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_5344[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__39_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__39_n_15),
        .O(\icmp_ln899_38_reg_5344[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_5344[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__39_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__39_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_38_reg_5344[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_5344[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__39_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__39_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_38_reg_5344[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_5344[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__39_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__39_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_38_reg_5344[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_5344[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__39_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__39_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_38_reg_5344[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_5344[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__39_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__39_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_38_reg_5344[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_5344[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__39_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__39_n_3),
        .O(\icmp_ln899_38_reg_5344[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_5344[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__39_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__39_n_5),
        .O(\icmp_ln899_38_reg_5344[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_5344[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__39_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__39_n_7),
        .O(\icmp_ln899_38_reg_5344[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_5344[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__39_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__39_n_1),
        .O(\icmp_ln899_38_reg_5344[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_5344[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__39_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__39_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_38_reg_5344[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_5344[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__39_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__39_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_38_reg_5344[0]_i_9_n_1 ));
  FDRE \icmp_ln899_38_reg_5344_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_38_fu_3259_p2),
        .Q(icmp_ln899_38_reg_5344),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_38_reg_5344_reg[0]_i_1 
       (.CI(\icmp_ln899_38_reg_5344_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_38_fu_3259_p2,\icmp_ln899_38_reg_5344_reg[0]_i_1_n_2 ,\icmp_ln899_38_reg_5344_reg[0]_i_1_n_3 ,\icmp_ln899_38_reg_5344_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_38_reg_5344[0]_i_3_n_1 ,\icmp_ln899_38_reg_5344[0]_i_4_n_1 ,\icmp_ln899_38_reg_5344[0]_i_5_n_1 ,\icmp_ln899_38_reg_5344[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_38_reg_5344_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_38_reg_5344[0]_i_7_n_1 ,\icmp_ln899_38_reg_5344[0]_i_8_n_1 ,\icmp_ln899_38_reg_5344[0]_i_9_n_1 ,\icmp_ln899_38_reg_5344[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_38_reg_5344_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_38_reg_5344_reg[0]_i_2_n_1 ,\icmp_ln899_38_reg_5344_reg[0]_i_2_n_2 ,\icmp_ln899_38_reg_5344_reg[0]_i_2_n_3 ,\icmp_ln899_38_reg_5344_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_38_reg_5344[0]_i_11_n_1 ,\icmp_ln899_38_reg_5344[0]_i_12_n_1 ,\icmp_ln899_38_reg_5344[0]_i_13_n_1 ,\icmp_ln899_38_reg_5344[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_38_reg_5344_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_38_reg_5344[0]_i_15_n_1 ,\icmp_ln899_38_reg_5344[0]_i_16_n_1 ,\icmp_ln899_38_reg_5344[0]_i_17_n_1 ,\icmp_ln899_38_reg_5344[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_5349[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__37_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__37_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_39_reg_5349[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_5349[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__37_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__37_n_9),
        .O(\icmp_ln899_39_reg_5349[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_5349[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__37_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__37_n_11),
        .O(\icmp_ln899_39_reg_5349[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_5349[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__37_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__37_n_13),
        .O(\icmp_ln899_39_reg_5349[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_5349[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__37_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__37_n_15),
        .O(\icmp_ln899_39_reg_5349[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_5349[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__37_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__37_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_39_reg_5349[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_5349[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__37_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__37_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_39_reg_5349[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_5349[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__37_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__37_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_39_reg_5349[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_5349[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__37_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__37_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_39_reg_5349[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_5349[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__37_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__37_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_39_reg_5349[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_5349[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__37_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__37_n_3),
        .O(\icmp_ln899_39_reg_5349[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_5349[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__37_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__37_n_5),
        .O(\icmp_ln899_39_reg_5349[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_5349[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__37_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__37_n_7),
        .O(\icmp_ln899_39_reg_5349[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_5349[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__37_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__37_n_1),
        .O(\icmp_ln899_39_reg_5349[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_5349[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__37_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__37_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_39_reg_5349[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_5349[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__37_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__37_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_39_reg_5349[0]_i_9_n_1 ));
  FDRE \icmp_ln899_39_reg_5349_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_39_fu_3265_p2),
        .Q(icmp_ln899_39_reg_5349),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_39_reg_5349_reg[0]_i_1 
       (.CI(\icmp_ln899_39_reg_5349_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_39_fu_3265_p2,\icmp_ln899_39_reg_5349_reg[0]_i_1_n_2 ,\icmp_ln899_39_reg_5349_reg[0]_i_1_n_3 ,\icmp_ln899_39_reg_5349_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_39_reg_5349[0]_i_3_n_1 ,\icmp_ln899_39_reg_5349[0]_i_4_n_1 ,\icmp_ln899_39_reg_5349[0]_i_5_n_1 ,\icmp_ln899_39_reg_5349[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_39_reg_5349_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_39_reg_5349[0]_i_7_n_1 ,\icmp_ln899_39_reg_5349[0]_i_8_n_1 ,\icmp_ln899_39_reg_5349[0]_i_9_n_1 ,\icmp_ln899_39_reg_5349[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_39_reg_5349_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_39_reg_5349_reg[0]_i_2_n_1 ,\icmp_ln899_39_reg_5349_reg[0]_i_2_n_2 ,\icmp_ln899_39_reg_5349_reg[0]_i_2_n_3 ,\icmp_ln899_39_reg_5349_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_39_reg_5349[0]_i_11_n_1 ,\icmp_ln899_39_reg_5349[0]_i_12_n_1 ,\icmp_ln899_39_reg_5349[0]_i_13_n_1 ,\icmp_ln899_39_reg_5349[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_39_reg_5349_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_39_reg_5349[0]_i_15_n_1 ,\icmp_ln899_39_reg_5349[0]_i_16_n_1 ,\icmp_ln899_39_reg_5349[0]_i_17_n_1 ,\icmp_ln899_39_reg_5349[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_5169[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__4_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__4_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_3_reg_5169[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_5169[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__4_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__4_n_9),
        .O(\icmp_ln899_3_reg_5169[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_5169[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__4_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__4_n_11),
        .O(\icmp_ln899_3_reg_5169[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_5169[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__4_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__4_n_13),
        .O(\icmp_ln899_3_reg_5169[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_5169[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__4_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__4_n_15),
        .O(\icmp_ln899_3_reg_5169[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_5169[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__4_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__4_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_3_reg_5169[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_5169[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__4_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__4_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_3_reg_5169[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_5169[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__4_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__4_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_3_reg_5169[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_5169[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__4_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__4_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_3_reg_5169[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_5169[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__4_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__4_n_2),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_3_reg_5169[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_5169[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__4_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__4_n_2),
        .O(\icmp_ln899_3_reg_5169[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_5169[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__4_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__4_n_5),
        .O(\icmp_ln899_3_reg_5169[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_5169[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__4_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__4_n_7),
        .O(\icmp_ln899_3_reg_5169[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_5169[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__4_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__4_n_2),
        .O(\icmp_ln899_3_reg_5169[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_5169[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__4_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__4_n_2),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_3_reg_5169[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_5169[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__4_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__4_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_3_reg_5169[0]_i_9_n_1 ));
  FDRE \icmp_ln899_3_reg_5169_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_3_fu_3009_p2),
        .Q(icmp_ln899_3_reg_5169),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_3_reg_5169_reg[0]_i_1 
       (.CI(\icmp_ln899_3_reg_5169_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_3_fu_3009_p2,\icmp_ln899_3_reg_5169_reg[0]_i_1_n_2 ,\icmp_ln899_3_reg_5169_reg[0]_i_1_n_3 ,\icmp_ln899_3_reg_5169_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_3_reg_5169[0]_i_3_n_1 ,\icmp_ln899_3_reg_5169[0]_i_4_n_1 ,\icmp_ln899_3_reg_5169[0]_i_5_n_1 ,\icmp_ln899_3_reg_5169[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_3_reg_5169_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_3_reg_5169[0]_i_7_n_1 ,\icmp_ln899_3_reg_5169[0]_i_8_n_1 ,\icmp_ln899_3_reg_5169[0]_i_9_n_1 ,\icmp_ln899_3_reg_5169[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_3_reg_5169_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_3_reg_5169_reg[0]_i_2_n_1 ,\icmp_ln899_3_reg_5169_reg[0]_i_2_n_2 ,\icmp_ln899_3_reg_5169_reg[0]_i_2_n_3 ,\icmp_ln899_3_reg_5169_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_3_reg_5169[0]_i_11_n_1 ,\icmp_ln899_3_reg_5169[0]_i_12_n_1 ,\icmp_ln899_3_reg_5169[0]_i_13_n_1 ,\icmp_ln899_3_reg_5169[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_3_reg_5169_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_3_reg_5169[0]_i_15_n_1 ,\icmp_ln899_3_reg_5169[0]_i_16_n_1 ,\icmp_ln899_3_reg_5169[0]_i_17_n_1 ,\icmp_ln899_3_reg_5169[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_5354[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__40_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__40_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_40_reg_5354[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_5354[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__40_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__40_n_9),
        .O(\icmp_ln899_40_reg_5354[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_5354[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__40_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__40_n_11),
        .O(\icmp_ln899_40_reg_5354[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_5354[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__40_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__40_n_13),
        .O(\icmp_ln899_40_reg_5354[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_5354[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__40_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__40_n_15),
        .O(\icmp_ln899_40_reg_5354[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_5354[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__40_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__40_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_40_reg_5354[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_5354[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__40_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__40_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_40_reg_5354[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_5354[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__40_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__40_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_40_reg_5354[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_5354[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__40_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__40_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_40_reg_5354[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_5354[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__40_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__40_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_40_reg_5354[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_5354[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__40_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__40_n_3),
        .O(\icmp_ln899_40_reg_5354[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_5354[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__40_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__40_n_5),
        .O(\icmp_ln899_40_reg_5354[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_5354[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__40_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__40_n_7),
        .O(\icmp_ln899_40_reg_5354[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_5354[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__40_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__40_n_1),
        .O(\icmp_ln899_40_reg_5354[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_5354[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__40_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__40_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_40_reg_5354[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_5354[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__40_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__40_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_40_reg_5354[0]_i_9_n_1 ));
  FDRE \icmp_ln899_40_reg_5354_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_40_fu_3271_p2),
        .Q(icmp_ln899_40_reg_5354),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_40_reg_5354_reg[0]_i_1 
       (.CI(\icmp_ln899_40_reg_5354_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_40_fu_3271_p2,\icmp_ln899_40_reg_5354_reg[0]_i_1_n_2 ,\icmp_ln899_40_reg_5354_reg[0]_i_1_n_3 ,\icmp_ln899_40_reg_5354_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_40_reg_5354[0]_i_3_n_1 ,\icmp_ln899_40_reg_5354[0]_i_4_n_1 ,\icmp_ln899_40_reg_5354[0]_i_5_n_1 ,\icmp_ln899_40_reg_5354[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_40_reg_5354_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_40_reg_5354[0]_i_7_n_1 ,\icmp_ln899_40_reg_5354[0]_i_8_n_1 ,\icmp_ln899_40_reg_5354[0]_i_9_n_1 ,\icmp_ln899_40_reg_5354[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_40_reg_5354_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_40_reg_5354_reg[0]_i_2_n_1 ,\icmp_ln899_40_reg_5354_reg[0]_i_2_n_2 ,\icmp_ln899_40_reg_5354_reg[0]_i_2_n_3 ,\icmp_ln899_40_reg_5354_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_40_reg_5354[0]_i_11_n_1 ,\icmp_ln899_40_reg_5354[0]_i_12_n_1 ,\icmp_ln899_40_reg_5354[0]_i_13_n_1 ,\icmp_ln899_40_reg_5354[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_40_reg_5354_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_40_reg_5354[0]_i_15_n_1 ,\icmp_ln899_40_reg_5354[0]_i_16_n_1 ,\icmp_ln899_40_reg_5354[0]_i_17_n_1 ,\icmp_ln899_40_reg_5354[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_5359[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__38_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__38_n_7),
        .I3(accu_0_2_V_fu_2917_p2[9]),
        .O(\icmp_ln899_41_reg_5359[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_5359[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__38_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(accu_0_2_V_fu_2917_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__38_n_9),
        .O(\icmp_ln899_41_reg_5359[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_5359[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__38_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(accu_0_2_V_fu_2917_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__38_n_11),
        .O(\icmp_ln899_41_reg_5359[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_5359[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__38_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(accu_0_2_V_fu_2917_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__38_n_13),
        .O(\icmp_ln899_41_reg_5359[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_5359[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__38_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(accu_0_2_V_fu_2917_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__38_n_15),
        .O(\icmp_ln899_41_reg_5359[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_5359[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__38_n_10),
        .I1(accu_0_2_V_fu_2917_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__38_n_9),
        .I3(accu_0_2_V_fu_2917_p2[7]),
        .O(\icmp_ln899_41_reg_5359[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_5359[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__38_n_12),
        .I1(accu_0_2_V_fu_2917_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__38_n_11),
        .I3(accu_0_2_V_fu_2917_p2[5]),
        .O(\icmp_ln899_41_reg_5359[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_5359[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__38_n_14),
        .I1(accu_0_2_V_fu_2917_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__38_n_13),
        .I3(accu_0_2_V_fu_2917_p2[3]),
        .O(\icmp_ln899_41_reg_5359[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_5359[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__38_n_16),
        .I1(accu_0_2_V_fu_2917_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__38_n_15),
        .I3(accu_0_2_V_fu_2917_p2[1]),
        .O(\icmp_ln899_41_reg_5359[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_5359[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__38_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__38_n_1),
        .I3(accu_0_2_V_fu_2917_p2[15]),
        .O(\icmp_ln899_41_reg_5359[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_5359[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__38_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(accu_0_2_V_fu_2917_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__38_n_3),
        .O(\icmp_ln899_41_reg_5359[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_5359[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__38_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(accu_0_2_V_fu_2917_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__38_n_5),
        .O(\icmp_ln899_41_reg_5359[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_5359[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__38_n_8),
        .I1(accu_0_2_V_fu_2917_p2[8]),
        .I2(accu_0_2_V_fu_2917_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__38_n_7),
        .O(\icmp_ln899_41_reg_5359[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_5359[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__38_n_2),
        .I1(accu_0_2_V_fu_2917_p2[14]),
        .I2(accu_0_2_V_fu_2917_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__38_n_1),
        .O(\icmp_ln899_41_reg_5359[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_5359[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__38_n_4),
        .I1(accu_0_2_V_fu_2917_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__38_n_3),
        .I3(accu_0_2_V_fu_2917_p2[13]),
        .O(\icmp_ln899_41_reg_5359[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_5359[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__38_n_6),
        .I1(accu_0_2_V_fu_2917_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__38_n_5),
        .I3(accu_0_2_V_fu_2917_p2[11]),
        .O(\icmp_ln899_41_reg_5359[0]_i_9_n_1 ));
  FDRE \icmp_ln899_41_reg_5359_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_41_fu_3277_p2),
        .Q(icmp_ln899_41_reg_5359),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_41_reg_5359_reg[0]_i_1 
       (.CI(\icmp_ln899_41_reg_5359_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_41_fu_3277_p2,\icmp_ln899_41_reg_5359_reg[0]_i_1_n_2 ,\icmp_ln899_41_reg_5359_reg[0]_i_1_n_3 ,\icmp_ln899_41_reg_5359_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_41_reg_5359[0]_i_3_n_1 ,\icmp_ln899_41_reg_5359[0]_i_4_n_1 ,\icmp_ln899_41_reg_5359[0]_i_5_n_1 ,\icmp_ln899_41_reg_5359[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_41_reg_5359_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_41_reg_5359[0]_i_7_n_1 ,\icmp_ln899_41_reg_5359[0]_i_8_n_1 ,\icmp_ln899_41_reg_5359[0]_i_9_n_1 ,\icmp_ln899_41_reg_5359[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_41_reg_5359_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_41_reg_5359_reg[0]_i_2_n_1 ,\icmp_ln899_41_reg_5359_reg[0]_i_2_n_2 ,\icmp_ln899_41_reg_5359_reg[0]_i_2_n_3 ,\icmp_ln899_41_reg_5359_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_41_reg_5359[0]_i_11_n_1 ,\icmp_ln899_41_reg_5359[0]_i_12_n_1 ,\icmp_ln899_41_reg_5359[0]_i_13_n_1 ,\icmp_ln899_41_reg_5359[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_41_reg_5359_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_41_reg_5359[0]_i_15_n_1 ,\icmp_ln899_41_reg_5359[0]_i_16_n_1 ,\icmp_ln899_41_reg_5359[0]_i_17_n_1 ,\icmp_ln899_41_reg_5359[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_5364[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__42_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__42_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_42_reg_5364[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_5364[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__42_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__42_n_9),
        .O(\icmp_ln899_42_reg_5364[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_5364[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__42_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__42_n_11),
        .O(\icmp_ln899_42_reg_5364[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_5364[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__42_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__42_n_13),
        .O(\icmp_ln899_42_reg_5364[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_5364[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__42_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__42_n_15),
        .O(\icmp_ln899_42_reg_5364[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_5364[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__42_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__42_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_42_reg_5364[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_5364[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__42_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__42_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_42_reg_5364[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_5364[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__42_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__42_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_42_reg_5364[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_5364[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__42_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__42_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_42_reg_5364[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_5364[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__42_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__42_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_42_reg_5364[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_5364[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__42_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__42_n_3),
        .O(\icmp_ln899_42_reg_5364[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_5364[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__42_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__42_n_5),
        .O(\icmp_ln899_42_reg_5364[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_5364[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__42_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__42_n_7),
        .O(\icmp_ln899_42_reg_5364[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_5364[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__42_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__42_n_1),
        .O(\icmp_ln899_42_reg_5364[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_5364[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__42_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__42_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_42_reg_5364[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_5364[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__42_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__42_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_42_reg_5364[0]_i_9_n_1 ));
  FDRE \icmp_ln899_42_reg_5364_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_42_reg_5364),
        .Q(icmp_ln899_42_reg_5364_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_42_reg_5364_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_42_fu_3283_p2),
        .Q(icmp_ln899_42_reg_5364),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_42_reg_5364_reg[0]_i_1 
       (.CI(\icmp_ln899_42_reg_5364_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_42_fu_3283_p2,\icmp_ln899_42_reg_5364_reg[0]_i_1_n_2 ,\icmp_ln899_42_reg_5364_reg[0]_i_1_n_3 ,\icmp_ln899_42_reg_5364_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_42_reg_5364[0]_i_3_n_1 ,\icmp_ln899_42_reg_5364[0]_i_4_n_1 ,\icmp_ln899_42_reg_5364[0]_i_5_n_1 ,\icmp_ln899_42_reg_5364[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_42_reg_5364_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_42_reg_5364[0]_i_7_n_1 ,\icmp_ln899_42_reg_5364[0]_i_8_n_1 ,\icmp_ln899_42_reg_5364[0]_i_9_n_1 ,\icmp_ln899_42_reg_5364[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_42_reg_5364_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_42_reg_5364_reg[0]_i_2_n_1 ,\icmp_ln899_42_reg_5364_reg[0]_i_2_n_2 ,\icmp_ln899_42_reg_5364_reg[0]_i_2_n_3 ,\icmp_ln899_42_reg_5364_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_42_reg_5364[0]_i_11_n_1 ,\icmp_ln899_42_reg_5364[0]_i_12_n_1 ,\icmp_ln899_42_reg_5364[0]_i_13_n_1 ,\icmp_ln899_42_reg_5364[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_42_reg_5364_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_42_reg_5364[0]_i_15_n_1 ,\icmp_ln899_42_reg_5364[0]_i_16_n_1 ,\icmp_ln899_42_reg_5364[0]_i_17_n_1 ,\icmp_ln899_42_reg_5364[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_5369[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__43_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__43_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_43_reg_5369[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_5369[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__43_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__43_n_9),
        .O(\icmp_ln899_43_reg_5369[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_5369[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__43_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__43_n_11),
        .O(\icmp_ln899_43_reg_5369[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_5369[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__43_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__43_n_13),
        .O(\icmp_ln899_43_reg_5369[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_5369[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__43_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__43_n_15),
        .O(\icmp_ln899_43_reg_5369[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_5369[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__43_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__43_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_43_reg_5369[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_5369[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__43_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__43_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_43_reg_5369[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_5369[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__43_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__43_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_43_reg_5369[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_5369[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__43_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__43_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_43_reg_5369[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_5369[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__43_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__43_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_43_reg_5369[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_5369[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__43_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__43_n_3),
        .O(\icmp_ln899_43_reg_5369[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_5369[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__43_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__43_n_5),
        .O(\icmp_ln899_43_reg_5369[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_5369[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__43_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__43_n_7),
        .O(\icmp_ln899_43_reg_5369[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_5369[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__43_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__43_n_1),
        .O(\icmp_ln899_43_reg_5369[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_5369[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__43_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__43_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_43_reg_5369[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_5369[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__43_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__43_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_43_reg_5369[0]_i_9_n_1 ));
  FDRE \icmp_ln899_43_reg_5369_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_43_reg_5369),
        .Q(icmp_ln899_43_reg_5369_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_43_reg_5369_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_43_fu_3289_p2),
        .Q(icmp_ln899_43_reg_5369),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_43_reg_5369_reg[0]_i_1 
       (.CI(\icmp_ln899_43_reg_5369_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_43_fu_3289_p2,\icmp_ln899_43_reg_5369_reg[0]_i_1_n_2 ,\icmp_ln899_43_reg_5369_reg[0]_i_1_n_3 ,\icmp_ln899_43_reg_5369_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_43_reg_5369[0]_i_3_n_1 ,\icmp_ln899_43_reg_5369[0]_i_4_n_1 ,\icmp_ln899_43_reg_5369[0]_i_5_n_1 ,\icmp_ln899_43_reg_5369[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_43_reg_5369_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_43_reg_5369[0]_i_7_n_1 ,\icmp_ln899_43_reg_5369[0]_i_8_n_1 ,\icmp_ln899_43_reg_5369[0]_i_9_n_1 ,\icmp_ln899_43_reg_5369[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_43_reg_5369_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_43_reg_5369_reg[0]_i_2_n_1 ,\icmp_ln899_43_reg_5369_reg[0]_i_2_n_2 ,\icmp_ln899_43_reg_5369_reg[0]_i_2_n_3 ,\icmp_ln899_43_reg_5369_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_43_reg_5369[0]_i_11_n_1 ,\icmp_ln899_43_reg_5369[0]_i_12_n_1 ,\icmp_ln899_43_reg_5369[0]_i_13_n_1 ,\icmp_ln899_43_reg_5369[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_43_reg_5369_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_43_reg_5369[0]_i_15_n_1 ,\icmp_ln899_43_reg_5369[0]_i_16_n_1 ,\icmp_ln899_43_reg_5369[0]_i_17_n_1 ,\icmp_ln899_43_reg_5369[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_5374[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__41_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__41_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_44_reg_5374[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_5374[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__41_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__41_n_9),
        .O(\icmp_ln899_44_reg_5374[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_5374[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__41_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__41_n_11),
        .O(\icmp_ln899_44_reg_5374[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_5374[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__41_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__41_n_13),
        .O(\icmp_ln899_44_reg_5374[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_5374[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__41_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__41_n_15),
        .O(\icmp_ln899_44_reg_5374[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_5374[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__41_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__41_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_44_reg_5374[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_5374[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__41_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__41_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_44_reg_5374[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_5374[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__41_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__41_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_44_reg_5374[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_5374[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__41_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__41_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_44_reg_5374[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_5374[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__41_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__41_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_44_reg_5374[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_5374[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__41_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__41_n_3),
        .O(\icmp_ln899_44_reg_5374[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_5374[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__41_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__41_n_5),
        .O(\icmp_ln899_44_reg_5374[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_5374[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__41_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__41_n_7),
        .O(\icmp_ln899_44_reg_5374[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_5374[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__41_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__41_n_1),
        .O(\icmp_ln899_44_reg_5374[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_5374[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__41_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__41_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_44_reg_5374[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_5374[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__41_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__41_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_44_reg_5374[0]_i_9_n_1 ));
  FDRE \icmp_ln899_44_reg_5374_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_44_reg_5374),
        .Q(icmp_ln899_44_reg_5374_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_44_reg_5374_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_44_fu_3295_p2),
        .Q(icmp_ln899_44_reg_5374),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_44_reg_5374_reg[0]_i_1 
       (.CI(\icmp_ln899_44_reg_5374_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_44_fu_3295_p2,\icmp_ln899_44_reg_5374_reg[0]_i_1_n_2 ,\icmp_ln899_44_reg_5374_reg[0]_i_1_n_3 ,\icmp_ln899_44_reg_5374_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_44_reg_5374[0]_i_3_n_1 ,\icmp_ln899_44_reg_5374[0]_i_4_n_1 ,\icmp_ln899_44_reg_5374[0]_i_5_n_1 ,\icmp_ln899_44_reg_5374[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_44_reg_5374_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_44_reg_5374[0]_i_7_n_1 ,\icmp_ln899_44_reg_5374[0]_i_8_n_1 ,\icmp_ln899_44_reg_5374[0]_i_9_n_1 ,\icmp_ln899_44_reg_5374[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_44_reg_5374_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_44_reg_5374_reg[0]_i_2_n_1 ,\icmp_ln899_44_reg_5374_reg[0]_i_2_n_2 ,\icmp_ln899_44_reg_5374_reg[0]_i_2_n_3 ,\icmp_ln899_44_reg_5374_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_44_reg_5374[0]_i_11_n_1 ,\icmp_ln899_44_reg_5374[0]_i_12_n_1 ,\icmp_ln899_44_reg_5374[0]_i_13_n_1 ,\icmp_ln899_44_reg_5374[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_44_reg_5374_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_44_reg_5374[0]_i_15_n_1 ,\icmp_ln899_44_reg_5374[0]_i_16_n_1 ,\icmp_ln899_44_reg_5374[0]_i_17_n_1 ,\icmp_ln899_44_reg_5374[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_5379[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__46_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__46_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_45_reg_5379[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_5379[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__46_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__46_n_9),
        .O(\icmp_ln899_45_reg_5379[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_5379[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__46_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__46_n_11),
        .O(\icmp_ln899_45_reg_5379[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_5379[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__46_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__46_n_13),
        .O(\icmp_ln899_45_reg_5379[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_5379[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__46_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__46_n_15),
        .O(\icmp_ln899_45_reg_5379[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_5379[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__46_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__46_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_45_reg_5379[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_5379[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__46_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__46_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_45_reg_5379[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_5379[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__46_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__46_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_45_reg_5379[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_5379[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__46_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__46_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_45_reg_5379[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_5379[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__46_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__46_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_45_reg_5379[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_5379[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__46_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__46_n_3),
        .O(\icmp_ln899_45_reg_5379[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_5379[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__46_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__46_n_5),
        .O(\icmp_ln899_45_reg_5379[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_5379[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__46_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__46_n_7),
        .O(\icmp_ln899_45_reg_5379[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_5379[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__46_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__46_n_1),
        .O(\icmp_ln899_45_reg_5379[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_5379[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__46_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__46_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_45_reg_5379[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_5379[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__46_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__46_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_45_reg_5379[0]_i_9_n_1 ));
  FDRE \icmp_ln899_45_reg_5379_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_45_fu_3301_p2),
        .Q(icmp_ln899_45_reg_5379),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_45_reg_5379_reg[0]_i_1 
       (.CI(\icmp_ln899_45_reg_5379_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_45_fu_3301_p2,\icmp_ln899_45_reg_5379_reg[0]_i_1_n_2 ,\icmp_ln899_45_reg_5379_reg[0]_i_1_n_3 ,\icmp_ln899_45_reg_5379_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_45_reg_5379[0]_i_3_n_1 ,\icmp_ln899_45_reg_5379[0]_i_4_n_1 ,\icmp_ln899_45_reg_5379[0]_i_5_n_1 ,\icmp_ln899_45_reg_5379[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_45_reg_5379_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_45_reg_5379[0]_i_7_n_1 ,\icmp_ln899_45_reg_5379[0]_i_8_n_1 ,\icmp_ln899_45_reg_5379[0]_i_9_n_1 ,\icmp_ln899_45_reg_5379[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_45_reg_5379_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_45_reg_5379_reg[0]_i_2_n_1 ,\icmp_ln899_45_reg_5379_reg[0]_i_2_n_2 ,\icmp_ln899_45_reg_5379_reg[0]_i_2_n_3 ,\icmp_ln899_45_reg_5379_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_45_reg_5379[0]_i_11_n_1 ,\icmp_ln899_45_reg_5379[0]_i_12_n_1 ,\icmp_ln899_45_reg_5379[0]_i_13_n_1 ,\icmp_ln899_45_reg_5379[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_45_reg_5379_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_45_reg_5379[0]_i_15_n_1 ,\icmp_ln899_45_reg_5379[0]_i_16_n_1 ,\icmp_ln899_45_reg_5379[0]_i_17_n_1 ,\icmp_ln899_45_reg_5379[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_5384[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__44_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__44_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_46_reg_5384[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_5384[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__44_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__44_n_9),
        .O(\icmp_ln899_46_reg_5384[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_5384[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__44_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__44_n_11),
        .O(\icmp_ln899_46_reg_5384[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_5384[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__44_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__44_n_13),
        .O(\icmp_ln899_46_reg_5384[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_5384[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__44_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__44_n_15),
        .O(\icmp_ln899_46_reg_5384[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_5384[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__44_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__44_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_46_reg_5384[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_5384[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__44_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__44_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_46_reg_5384[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_5384[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__44_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__44_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_46_reg_5384[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_5384[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__44_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__44_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_46_reg_5384[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_5384[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__44_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__44_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_46_reg_5384[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_5384[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__44_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__44_n_3),
        .O(\icmp_ln899_46_reg_5384[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_5384[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__44_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__44_n_5),
        .O(\icmp_ln899_46_reg_5384[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_5384[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__44_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__44_n_7),
        .O(\icmp_ln899_46_reg_5384[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_5384[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__44_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__44_n_1),
        .O(\icmp_ln899_46_reg_5384[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_5384[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__44_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__44_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_46_reg_5384[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_5384[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__44_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__44_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_46_reg_5384[0]_i_9_n_1 ));
  FDRE \icmp_ln899_46_reg_5384_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_46_fu_3307_p2),
        .Q(icmp_ln899_46_reg_5384),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_46_reg_5384_reg[0]_i_1 
       (.CI(\icmp_ln899_46_reg_5384_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_46_fu_3307_p2,\icmp_ln899_46_reg_5384_reg[0]_i_1_n_2 ,\icmp_ln899_46_reg_5384_reg[0]_i_1_n_3 ,\icmp_ln899_46_reg_5384_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_46_reg_5384[0]_i_3_n_1 ,\icmp_ln899_46_reg_5384[0]_i_4_n_1 ,\icmp_ln899_46_reg_5384[0]_i_5_n_1 ,\icmp_ln899_46_reg_5384[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_46_reg_5384_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_46_reg_5384[0]_i_7_n_1 ,\icmp_ln899_46_reg_5384[0]_i_8_n_1 ,\icmp_ln899_46_reg_5384[0]_i_9_n_1 ,\icmp_ln899_46_reg_5384[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_46_reg_5384_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_46_reg_5384_reg[0]_i_2_n_1 ,\icmp_ln899_46_reg_5384_reg[0]_i_2_n_2 ,\icmp_ln899_46_reg_5384_reg[0]_i_2_n_3 ,\icmp_ln899_46_reg_5384_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_46_reg_5384[0]_i_11_n_1 ,\icmp_ln899_46_reg_5384[0]_i_12_n_1 ,\icmp_ln899_46_reg_5384[0]_i_13_n_1 ,\icmp_ln899_46_reg_5384[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_46_reg_5384_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_46_reg_5384[0]_i_15_n_1 ,\icmp_ln899_46_reg_5384[0]_i_16_n_1 ,\icmp_ln899_46_reg_5384[0]_i_17_n_1 ,\icmp_ln899_46_reg_5384[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_5389[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__47_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__47_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_47_reg_5389[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_5389[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__47_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__47_n_9),
        .O(\icmp_ln899_47_reg_5389[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_5389[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__47_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__47_n_11),
        .O(\icmp_ln899_47_reg_5389[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_5389[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__47_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__47_n_13),
        .O(\icmp_ln899_47_reg_5389[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_5389[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__47_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__47_n_15),
        .O(\icmp_ln899_47_reg_5389[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_5389[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__47_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__47_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_47_reg_5389[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_5389[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__47_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__47_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_47_reg_5389[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_5389[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__47_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__47_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_47_reg_5389[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_5389[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__47_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__47_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_47_reg_5389[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_5389[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__47_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__47_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_47_reg_5389[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_5389[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__47_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__47_n_3),
        .O(\icmp_ln899_47_reg_5389[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_5389[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__47_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__47_n_5),
        .O(\icmp_ln899_47_reg_5389[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_5389[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__47_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__47_n_7),
        .O(\icmp_ln899_47_reg_5389[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_5389[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__47_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__47_n_1),
        .O(\icmp_ln899_47_reg_5389[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_5389[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__47_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__47_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_47_reg_5389[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_5389[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__47_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__47_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_47_reg_5389[0]_i_9_n_1 ));
  FDRE \icmp_ln899_47_reg_5389_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_47_fu_3313_p2),
        .Q(icmp_ln899_47_reg_5389),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_47_reg_5389_reg[0]_i_1 
       (.CI(\icmp_ln899_47_reg_5389_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_47_fu_3313_p2,\icmp_ln899_47_reg_5389_reg[0]_i_1_n_2 ,\icmp_ln899_47_reg_5389_reg[0]_i_1_n_3 ,\icmp_ln899_47_reg_5389_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_47_reg_5389[0]_i_3_n_1 ,\icmp_ln899_47_reg_5389[0]_i_4_n_1 ,\icmp_ln899_47_reg_5389[0]_i_5_n_1 ,\icmp_ln899_47_reg_5389[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_47_reg_5389_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_47_reg_5389[0]_i_7_n_1 ,\icmp_ln899_47_reg_5389[0]_i_8_n_1 ,\icmp_ln899_47_reg_5389[0]_i_9_n_1 ,\icmp_ln899_47_reg_5389[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_47_reg_5389_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_47_reg_5389_reg[0]_i_2_n_1 ,\icmp_ln899_47_reg_5389_reg[0]_i_2_n_2 ,\icmp_ln899_47_reg_5389_reg[0]_i_2_n_3 ,\icmp_ln899_47_reg_5389_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_47_reg_5389[0]_i_11_n_1 ,\icmp_ln899_47_reg_5389[0]_i_12_n_1 ,\icmp_ln899_47_reg_5389[0]_i_13_n_1 ,\icmp_ln899_47_reg_5389[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_47_reg_5389_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_47_reg_5389[0]_i_15_n_1 ,\icmp_ln899_47_reg_5389[0]_i_16_n_1 ,\icmp_ln899_47_reg_5389[0]_i_17_n_1 ,\icmp_ln899_47_reg_5389[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_5394[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__45_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__45_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_48_reg_5394[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_5394[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__45_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__45_n_9),
        .O(\icmp_ln899_48_reg_5394[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_5394[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__45_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__45_n_11),
        .O(\icmp_ln899_48_reg_5394[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_5394[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__45_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__45_n_13),
        .O(\icmp_ln899_48_reg_5394[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_5394[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__45_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__45_n_15),
        .O(\icmp_ln899_48_reg_5394[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_5394[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__45_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__45_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_48_reg_5394[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_5394[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__45_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__45_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_48_reg_5394[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_5394[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__45_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__45_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_48_reg_5394[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_5394[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__45_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__45_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_48_reg_5394[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_5394[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__45_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__45_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_48_reg_5394[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_5394[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__45_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__45_n_3),
        .O(\icmp_ln899_48_reg_5394[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_5394[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__45_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__45_n_5),
        .O(\icmp_ln899_48_reg_5394[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_5394[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__45_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__45_n_7),
        .O(\icmp_ln899_48_reg_5394[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_5394[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__45_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__45_n_1),
        .O(\icmp_ln899_48_reg_5394[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_5394[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__45_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__45_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_48_reg_5394[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_5394[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__45_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__45_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_48_reg_5394[0]_i_9_n_1 ));
  FDRE \icmp_ln899_48_reg_5394_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_48_fu_3319_p2),
        .Q(icmp_ln899_48_reg_5394),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_48_reg_5394_reg[0]_i_1 
       (.CI(\icmp_ln899_48_reg_5394_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_48_fu_3319_p2,\icmp_ln899_48_reg_5394_reg[0]_i_1_n_2 ,\icmp_ln899_48_reg_5394_reg[0]_i_1_n_3 ,\icmp_ln899_48_reg_5394_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_48_reg_5394[0]_i_3_n_1 ,\icmp_ln899_48_reg_5394[0]_i_4_n_1 ,\icmp_ln899_48_reg_5394[0]_i_5_n_1 ,\icmp_ln899_48_reg_5394[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_48_reg_5394_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_48_reg_5394[0]_i_7_n_1 ,\icmp_ln899_48_reg_5394[0]_i_8_n_1 ,\icmp_ln899_48_reg_5394[0]_i_9_n_1 ,\icmp_ln899_48_reg_5394[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_48_reg_5394_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_48_reg_5394_reg[0]_i_2_n_1 ,\icmp_ln899_48_reg_5394_reg[0]_i_2_n_2 ,\icmp_ln899_48_reg_5394_reg[0]_i_2_n_3 ,\icmp_ln899_48_reg_5394_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_48_reg_5394[0]_i_11_n_1 ,\icmp_ln899_48_reg_5394[0]_i_12_n_1 ,\icmp_ln899_48_reg_5394[0]_i_13_n_1 ,\icmp_ln899_48_reg_5394[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_48_reg_5394_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_48_reg_5394[0]_i_15_n_1 ,\icmp_ln899_48_reg_5394[0]_i_16_n_1 ,\icmp_ln899_48_reg_5394[0]_i_17_n_1 ,\icmp_ln899_48_reg_5394[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_49_reg_5399[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__49_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__49_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_49_reg_5399[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_49_reg_5399[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__49_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__49_n_9),
        .O(\icmp_ln899_49_reg_5399[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_49_reg_5399[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__49_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__49_n_11),
        .O(\icmp_ln899_49_reg_5399[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_49_reg_5399[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__49_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__49_n_13),
        .O(\icmp_ln899_49_reg_5399[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_49_reg_5399[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__49_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__49_n_15),
        .O(\icmp_ln899_49_reg_5399[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_49_reg_5399[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__49_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__49_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_49_reg_5399[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_49_reg_5399[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__49_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__49_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_49_reg_5399[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_49_reg_5399[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__49_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__49_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_49_reg_5399[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_49_reg_5399[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__49_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__49_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_49_reg_5399[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_49_reg_5399[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__49_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__49_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_49_reg_5399[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_49_reg_5399[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__49_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__49_n_3),
        .O(\icmp_ln899_49_reg_5399[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_49_reg_5399[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__49_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__49_n_5),
        .O(\icmp_ln899_49_reg_5399[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_49_reg_5399[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__49_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__49_n_7),
        .O(\icmp_ln899_49_reg_5399[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_49_reg_5399[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__49_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__49_n_1),
        .O(\icmp_ln899_49_reg_5399[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_49_reg_5399[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__49_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__49_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_49_reg_5399[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_49_reg_5399[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__49_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__49_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_49_reg_5399[0]_i_9_n_1 ));
  FDRE \icmp_ln899_49_reg_5399_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_49_fu_3325_p2),
        .Q(icmp_ln899_49_reg_5399),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_49_reg_5399_reg[0]_i_1 
       (.CI(\icmp_ln899_49_reg_5399_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_49_fu_3325_p2,\icmp_ln899_49_reg_5399_reg[0]_i_1_n_2 ,\icmp_ln899_49_reg_5399_reg[0]_i_1_n_3 ,\icmp_ln899_49_reg_5399_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_49_reg_5399[0]_i_3_n_1 ,\icmp_ln899_49_reg_5399[0]_i_4_n_1 ,\icmp_ln899_49_reg_5399[0]_i_5_n_1 ,\icmp_ln899_49_reg_5399[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_49_reg_5399_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_49_reg_5399[0]_i_7_n_1 ,\icmp_ln899_49_reg_5399[0]_i_8_n_1 ,\icmp_ln899_49_reg_5399[0]_i_9_n_1 ,\icmp_ln899_49_reg_5399[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_49_reg_5399_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_49_reg_5399_reg[0]_i_2_n_1 ,\icmp_ln899_49_reg_5399_reg[0]_i_2_n_2 ,\icmp_ln899_49_reg_5399_reg[0]_i_2_n_3 ,\icmp_ln899_49_reg_5399_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_49_reg_5399[0]_i_11_n_1 ,\icmp_ln899_49_reg_5399[0]_i_12_n_1 ,\icmp_ln899_49_reg_5399[0]_i_13_n_1 ,\icmp_ln899_49_reg_5399[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_49_reg_5399_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_49_reg_5399[0]_i_15_n_1 ,\icmp_ln899_49_reg_5399[0]_i_16_n_1 ,\icmp_ln899_49_reg_5399[0]_i_17_n_1 ,\icmp_ln899_49_reg_5399[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_5174[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__2_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__2_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_4_reg_5174[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_5174[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__2_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__2_n_9),
        .O(\icmp_ln899_4_reg_5174[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_5174[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__2_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__2_n_11),
        .O(\icmp_ln899_4_reg_5174[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_5174[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__2_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__2_n_13),
        .O(\icmp_ln899_4_reg_5174[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_5174[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__2_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__2_n_15),
        .O(\icmp_ln899_4_reg_5174[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_5174[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__2_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__2_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_4_reg_5174[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_5174[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__2_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__2_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_4_reg_5174[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_5174[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__2_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__2_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_4_reg_5174[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_5174[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__2_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__2_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_4_reg_5174[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_5174[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__2_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__2_n_2),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_4_reg_5174[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_5174[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__2_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__2_n_2),
        .O(\icmp_ln899_4_reg_5174[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_5174[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__2_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__2_n_5),
        .O(\icmp_ln899_4_reg_5174[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_5174[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__2_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__2_n_7),
        .O(\icmp_ln899_4_reg_5174[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_5174[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__2_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__2_n_2),
        .O(\icmp_ln899_4_reg_5174[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_5174[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__2_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__2_n_2),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_4_reg_5174[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_5174[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__2_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__2_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_4_reg_5174[0]_i_9_n_1 ));
  FDRE \icmp_ln899_4_reg_5174_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_4_fu_3015_p2),
        .Q(icmp_ln899_4_reg_5174),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_4_reg_5174_reg[0]_i_1 
       (.CI(\icmp_ln899_4_reg_5174_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_4_fu_3015_p2,\icmp_ln899_4_reg_5174_reg[0]_i_1_n_2 ,\icmp_ln899_4_reg_5174_reg[0]_i_1_n_3 ,\icmp_ln899_4_reg_5174_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_4_reg_5174[0]_i_3_n_1 ,\icmp_ln899_4_reg_5174[0]_i_4_n_1 ,\icmp_ln899_4_reg_5174[0]_i_5_n_1 ,\icmp_ln899_4_reg_5174[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_4_reg_5174_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_4_reg_5174[0]_i_7_n_1 ,\icmp_ln899_4_reg_5174[0]_i_8_n_1 ,\icmp_ln899_4_reg_5174[0]_i_9_n_1 ,\icmp_ln899_4_reg_5174[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_4_reg_5174_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_4_reg_5174_reg[0]_i_2_n_1 ,\icmp_ln899_4_reg_5174_reg[0]_i_2_n_2 ,\icmp_ln899_4_reg_5174_reg[0]_i_2_n_3 ,\icmp_ln899_4_reg_5174_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_4_reg_5174[0]_i_11_n_1 ,\icmp_ln899_4_reg_5174[0]_i_12_n_1 ,\icmp_ln899_4_reg_5174[0]_i_13_n_1 ,\icmp_ln899_4_reg_5174[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_4_reg_5174_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_4_reg_5174[0]_i_15_n_1 ,\icmp_ln899_4_reg_5174[0]_i_16_n_1 ,\icmp_ln899_4_reg_5174[0]_i_17_n_1 ,\icmp_ln899_4_reg_5174[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_50_reg_5404[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__50_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__50_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_50_reg_5404[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_50_reg_5404[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__50_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__50_n_9),
        .O(\icmp_ln899_50_reg_5404[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_50_reg_5404[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__50_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__50_n_11),
        .O(\icmp_ln899_50_reg_5404[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_50_reg_5404[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__50_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__50_n_13),
        .O(\icmp_ln899_50_reg_5404[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_50_reg_5404[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__50_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__50_n_15),
        .O(\icmp_ln899_50_reg_5404[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_50_reg_5404[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__50_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__50_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_50_reg_5404[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_50_reg_5404[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__50_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__50_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_50_reg_5404[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_50_reg_5404[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__50_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__50_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_50_reg_5404[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_50_reg_5404[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__50_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__50_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_50_reg_5404[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_50_reg_5404[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__50_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__50_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_50_reg_5404[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_50_reg_5404[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__50_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__50_n_3),
        .O(\icmp_ln899_50_reg_5404[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_50_reg_5404[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__50_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__50_n_5),
        .O(\icmp_ln899_50_reg_5404[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_50_reg_5404[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__50_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__50_n_7),
        .O(\icmp_ln899_50_reg_5404[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_50_reg_5404[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__50_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__50_n_1),
        .O(\icmp_ln899_50_reg_5404[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_50_reg_5404[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__50_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__50_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_50_reg_5404[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_50_reg_5404[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__50_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__50_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_50_reg_5404[0]_i_9_n_1 ));
  FDRE \icmp_ln899_50_reg_5404_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_50_fu_3331_p2),
        .Q(icmp_ln899_50_reg_5404),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_50_reg_5404_reg[0]_i_1 
       (.CI(\icmp_ln899_50_reg_5404_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_50_fu_3331_p2,\icmp_ln899_50_reg_5404_reg[0]_i_1_n_2 ,\icmp_ln899_50_reg_5404_reg[0]_i_1_n_3 ,\icmp_ln899_50_reg_5404_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_50_reg_5404[0]_i_3_n_1 ,\icmp_ln899_50_reg_5404[0]_i_4_n_1 ,\icmp_ln899_50_reg_5404[0]_i_5_n_1 ,\icmp_ln899_50_reg_5404[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_50_reg_5404_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_50_reg_5404[0]_i_7_n_1 ,\icmp_ln899_50_reg_5404[0]_i_8_n_1 ,\icmp_ln899_50_reg_5404[0]_i_9_n_1 ,\icmp_ln899_50_reg_5404[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_50_reg_5404_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_50_reg_5404_reg[0]_i_2_n_1 ,\icmp_ln899_50_reg_5404_reg[0]_i_2_n_2 ,\icmp_ln899_50_reg_5404_reg[0]_i_2_n_3 ,\icmp_ln899_50_reg_5404_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_50_reg_5404[0]_i_11_n_1 ,\icmp_ln899_50_reg_5404[0]_i_12_n_1 ,\icmp_ln899_50_reg_5404[0]_i_13_n_1 ,\icmp_ln899_50_reg_5404[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_50_reg_5404_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_50_reg_5404[0]_i_15_n_1 ,\icmp_ln899_50_reg_5404[0]_i_16_n_1 ,\icmp_ln899_50_reg_5404[0]_i_17_n_1 ,\icmp_ln899_50_reg_5404[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_51_reg_5409[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__48_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__48_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_51_reg_5409[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_51_reg_5409[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__48_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__48_n_9),
        .O(\icmp_ln899_51_reg_5409[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_51_reg_5409[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__48_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__48_n_11),
        .O(\icmp_ln899_51_reg_5409[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_51_reg_5409[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__48_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__48_n_13),
        .O(\icmp_ln899_51_reg_5409[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_51_reg_5409[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__48_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__48_n_15),
        .O(\icmp_ln899_51_reg_5409[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_51_reg_5409[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__48_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__48_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_51_reg_5409[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_51_reg_5409[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__48_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__48_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_51_reg_5409[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_51_reg_5409[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__48_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__48_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_51_reg_5409[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_51_reg_5409[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__48_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__48_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_51_reg_5409[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_51_reg_5409[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__48_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__48_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_51_reg_5409[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_51_reg_5409[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__48_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__48_n_3),
        .O(\icmp_ln899_51_reg_5409[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_51_reg_5409[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__48_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__48_n_5),
        .O(\icmp_ln899_51_reg_5409[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_51_reg_5409[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__48_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__48_n_7),
        .O(\icmp_ln899_51_reg_5409[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_51_reg_5409[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__48_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__48_n_1),
        .O(\icmp_ln899_51_reg_5409[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_51_reg_5409[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__48_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__48_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_51_reg_5409[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_51_reg_5409[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__48_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__48_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_51_reg_5409[0]_i_9_n_1 ));
  FDRE \icmp_ln899_51_reg_5409_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_51_fu_3337_p2),
        .Q(icmp_ln899_51_reg_5409),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_51_reg_5409_reg[0]_i_1 
       (.CI(\icmp_ln899_51_reg_5409_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_51_fu_3337_p2,\icmp_ln899_51_reg_5409_reg[0]_i_1_n_2 ,\icmp_ln899_51_reg_5409_reg[0]_i_1_n_3 ,\icmp_ln899_51_reg_5409_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_51_reg_5409[0]_i_3_n_1 ,\icmp_ln899_51_reg_5409[0]_i_4_n_1 ,\icmp_ln899_51_reg_5409[0]_i_5_n_1 ,\icmp_ln899_51_reg_5409[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_51_reg_5409_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_51_reg_5409[0]_i_7_n_1 ,\icmp_ln899_51_reg_5409[0]_i_8_n_1 ,\icmp_ln899_51_reg_5409[0]_i_9_n_1 ,\icmp_ln899_51_reg_5409[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_51_reg_5409_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_51_reg_5409_reg[0]_i_2_n_1 ,\icmp_ln899_51_reg_5409_reg[0]_i_2_n_2 ,\icmp_ln899_51_reg_5409_reg[0]_i_2_n_3 ,\icmp_ln899_51_reg_5409_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_51_reg_5409[0]_i_11_n_1 ,\icmp_ln899_51_reg_5409[0]_i_12_n_1 ,\icmp_ln899_51_reg_5409[0]_i_13_n_1 ,\icmp_ln899_51_reg_5409[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_51_reg_5409_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_51_reg_5409[0]_i_15_n_1 ,\icmp_ln899_51_reg_5409[0]_i_16_n_1 ,\icmp_ln899_51_reg_5409[0]_i_17_n_1 ,\icmp_ln899_51_reg_5409[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_5414[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__53_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__53_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_52_reg_5414[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_5414[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__53_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__53_n_9),
        .O(\icmp_ln899_52_reg_5414[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_5414[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__53_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__53_n_11),
        .O(\icmp_ln899_52_reg_5414[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_5414[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__53_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__53_n_13),
        .O(\icmp_ln899_52_reg_5414[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_5414[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__53_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__53_n_15),
        .O(\icmp_ln899_52_reg_5414[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_5414[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__53_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__53_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_52_reg_5414[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_5414[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__53_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__53_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_52_reg_5414[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_5414[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__53_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__53_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_52_reg_5414[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_5414[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__53_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__53_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_52_reg_5414[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_5414[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__53_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__53_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_52_reg_5414[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_5414[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__53_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__53_n_3),
        .O(\icmp_ln899_52_reg_5414[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_5414[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__53_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__53_n_5),
        .O(\icmp_ln899_52_reg_5414[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_5414[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__53_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__53_n_7),
        .O(\icmp_ln899_52_reg_5414[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_5414[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__53_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__53_n_1),
        .O(\icmp_ln899_52_reg_5414[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_5414[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__53_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__53_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_52_reg_5414[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_5414[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__53_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__53_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_52_reg_5414[0]_i_9_n_1 ));
  FDRE \icmp_ln899_52_reg_5414_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_52_fu_3343_p2),
        .Q(icmp_ln899_52_reg_5414),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_52_reg_5414_reg[0]_i_1 
       (.CI(\icmp_ln899_52_reg_5414_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_52_fu_3343_p2,\icmp_ln899_52_reg_5414_reg[0]_i_1_n_2 ,\icmp_ln899_52_reg_5414_reg[0]_i_1_n_3 ,\icmp_ln899_52_reg_5414_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_52_reg_5414[0]_i_3_n_1 ,\icmp_ln899_52_reg_5414[0]_i_4_n_1 ,\icmp_ln899_52_reg_5414[0]_i_5_n_1 ,\icmp_ln899_52_reg_5414[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_52_reg_5414_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_52_reg_5414[0]_i_7_n_1 ,\icmp_ln899_52_reg_5414[0]_i_8_n_1 ,\icmp_ln899_52_reg_5414[0]_i_9_n_1 ,\icmp_ln899_52_reg_5414[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_52_reg_5414_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_52_reg_5414_reg[0]_i_2_n_1 ,\icmp_ln899_52_reg_5414_reg[0]_i_2_n_2 ,\icmp_ln899_52_reg_5414_reg[0]_i_2_n_3 ,\icmp_ln899_52_reg_5414_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_52_reg_5414[0]_i_11_n_1 ,\icmp_ln899_52_reg_5414[0]_i_12_n_1 ,\icmp_ln899_52_reg_5414[0]_i_13_n_1 ,\icmp_ln899_52_reg_5414[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_52_reg_5414_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_52_reg_5414[0]_i_15_n_1 ,\icmp_ln899_52_reg_5414[0]_i_16_n_1 ,\icmp_ln899_52_reg_5414[0]_i_17_n_1 ,\icmp_ln899_52_reg_5414[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_5419[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__51_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__51_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_53_reg_5419[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_5419[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__51_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__51_n_9),
        .O(\icmp_ln899_53_reg_5419[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_5419[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__51_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__51_n_11),
        .O(\icmp_ln899_53_reg_5419[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_5419[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__51_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__51_n_13),
        .O(\icmp_ln899_53_reg_5419[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_5419[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__51_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__51_n_15),
        .O(\icmp_ln899_53_reg_5419[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_5419[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__51_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__51_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_53_reg_5419[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_5419[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__51_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__51_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_53_reg_5419[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_5419[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__51_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__51_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_53_reg_5419[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_5419[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__51_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__51_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_53_reg_5419[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_5419[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__51_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__51_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_53_reg_5419[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_5419[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__51_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__51_n_3),
        .O(\icmp_ln899_53_reg_5419[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_5419[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__51_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__51_n_5),
        .O(\icmp_ln899_53_reg_5419[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_5419[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__51_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__51_n_7),
        .O(\icmp_ln899_53_reg_5419[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_5419[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__51_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__51_n_1),
        .O(\icmp_ln899_53_reg_5419[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_5419[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__51_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__51_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_53_reg_5419[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_5419[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__51_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__51_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_53_reg_5419[0]_i_9_n_1 ));
  FDRE \icmp_ln899_53_reg_5419_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_53_fu_3349_p2),
        .Q(icmp_ln899_53_reg_5419),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_53_reg_5419_reg[0]_i_1 
       (.CI(\icmp_ln899_53_reg_5419_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_53_fu_3349_p2,\icmp_ln899_53_reg_5419_reg[0]_i_1_n_2 ,\icmp_ln899_53_reg_5419_reg[0]_i_1_n_3 ,\icmp_ln899_53_reg_5419_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_53_reg_5419[0]_i_3_n_1 ,\icmp_ln899_53_reg_5419[0]_i_4_n_1 ,\icmp_ln899_53_reg_5419[0]_i_5_n_1 ,\icmp_ln899_53_reg_5419[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_53_reg_5419_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_53_reg_5419[0]_i_7_n_1 ,\icmp_ln899_53_reg_5419[0]_i_8_n_1 ,\icmp_ln899_53_reg_5419[0]_i_9_n_1 ,\icmp_ln899_53_reg_5419[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_53_reg_5419_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_53_reg_5419_reg[0]_i_2_n_1 ,\icmp_ln899_53_reg_5419_reg[0]_i_2_n_2 ,\icmp_ln899_53_reg_5419_reg[0]_i_2_n_3 ,\icmp_ln899_53_reg_5419_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_53_reg_5419[0]_i_11_n_1 ,\icmp_ln899_53_reg_5419[0]_i_12_n_1 ,\icmp_ln899_53_reg_5419[0]_i_13_n_1 ,\icmp_ln899_53_reg_5419[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_53_reg_5419_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_53_reg_5419[0]_i_15_n_1 ,\icmp_ln899_53_reg_5419[0]_i_16_n_1 ,\icmp_ln899_53_reg_5419[0]_i_17_n_1 ,\icmp_ln899_53_reg_5419[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_5424[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__54_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__54_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_54_reg_5424[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_5424[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__54_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__54_n_9),
        .O(\icmp_ln899_54_reg_5424[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_5424[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__54_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__54_n_11),
        .O(\icmp_ln899_54_reg_5424[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_5424[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__54_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__54_n_13),
        .O(\icmp_ln899_54_reg_5424[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_5424[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__54_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__54_n_15),
        .O(\icmp_ln899_54_reg_5424[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_5424[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__54_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__54_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_54_reg_5424[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_5424[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__54_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__54_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_54_reg_5424[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_5424[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__54_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__54_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_54_reg_5424[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_5424[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__54_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__54_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_54_reg_5424[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_5424[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__54_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__54_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_54_reg_5424[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_5424[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__54_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__54_n_3),
        .O(\icmp_ln899_54_reg_5424[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_5424[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__54_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__54_n_5),
        .O(\icmp_ln899_54_reg_5424[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_5424[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__54_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__54_n_7),
        .O(\icmp_ln899_54_reg_5424[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_5424[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__54_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__54_n_1),
        .O(\icmp_ln899_54_reg_5424[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_5424[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__54_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__54_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_54_reg_5424[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_5424[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__54_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__54_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_54_reg_5424[0]_i_9_n_1 ));
  FDRE \icmp_ln899_54_reg_5424_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_54_fu_3355_p2),
        .Q(icmp_ln899_54_reg_5424),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_54_reg_5424_reg[0]_i_1 
       (.CI(\icmp_ln899_54_reg_5424_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_54_fu_3355_p2,\icmp_ln899_54_reg_5424_reg[0]_i_1_n_2 ,\icmp_ln899_54_reg_5424_reg[0]_i_1_n_3 ,\icmp_ln899_54_reg_5424_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_54_reg_5424[0]_i_3_n_1 ,\icmp_ln899_54_reg_5424[0]_i_4_n_1 ,\icmp_ln899_54_reg_5424[0]_i_5_n_1 ,\icmp_ln899_54_reg_5424[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_54_reg_5424_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_54_reg_5424[0]_i_7_n_1 ,\icmp_ln899_54_reg_5424[0]_i_8_n_1 ,\icmp_ln899_54_reg_5424[0]_i_9_n_1 ,\icmp_ln899_54_reg_5424[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_54_reg_5424_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_54_reg_5424_reg[0]_i_2_n_1 ,\icmp_ln899_54_reg_5424_reg[0]_i_2_n_2 ,\icmp_ln899_54_reg_5424_reg[0]_i_2_n_3 ,\icmp_ln899_54_reg_5424_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_54_reg_5424[0]_i_11_n_1 ,\icmp_ln899_54_reg_5424[0]_i_12_n_1 ,\icmp_ln899_54_reg_5424[0]_i_13_n_1 ,\icmp_ln899_54_reg_5424[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_54_reg_5424_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_54_reg_5424[0]_i_15_n_1 ,\icmp_ln899_54_reg_5424[0]_i_16_n_1 ,\icmp_ln899_54_reg_5424[0]_i_17_n_1 ,\icmp_ln899_54_reg_5424[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_5429[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__52_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__52_n_7),
        .I3(accu_0_3_V_fu_2957_p2[9]),
        .O(\icmp_ln899_55_reg_5429[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_5429[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__52_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(accu_0_3_V_fu_2957_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__52_n_9),
        .O(\icmp_ln899_55_reg_5429[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_5429[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__52_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(accu_0_3_V_fu_2957_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__52_n_11),
        .O(\icmp_ln899_55_reg_5429[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_5429[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__52_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(accu_0_3_V_fu_2957_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__52_n_13),
        .O(\icmp_ln899_55_reg_5429[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_5429[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__52_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(accu_0_3_V_fu_2957_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__52_n_15),
        .O(\icmp_ln899_55_reg_5429[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_5429[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__52_n_10),
        .I1(accu_0_3_V_fu_2957_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__52_n_9),
        .I3(accu_0_3_V_fu_2957_p2[7]),
        .O(\icmp_ln899_55_reg_5429[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_5429[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__52_n_12),
        .I1(accu_0_3_V_fu_2957_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__52_n_11),
        .I3(accu_0_3_V_fu_2957_p2[5]),
        .O(\icmp_ln899_55_reg_5429[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_5429[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__52_n_14),
        .I1(accu_0_3_V_fu_2957_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__52_n_13),
        .I3(accu_0_3_V_fu_2957_p2[3]),
        .O(\icmp_ln899_55_reg_5429[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_5429[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__52_n_16),
        .I1(accu_0_3_V_fu_2957_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__52_n_15),
        .I3(accu_0_3_V_fu_2957_p2[1]),
        .O(\icmp_ln899_55_reg_5429[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_5429[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__52_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__52_n_1),
        .I3(accu_0_3_V_fu_2957_p2[15]),
        .O(\icmp_ln899_55_reg_5429[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_5429[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__52_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(accu_0_3_V_fu_2957_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__52_n_3),
        .O(\icmp_ln899_55_reg_5429[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_5429[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__52_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(accu_0_3_V_fu_2957_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__52_n_5),
        .O(\icmp_ln899_55_reg_5429[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_5429[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__52_n_8),
        .I1(accu_0_3_V_fu_2957_p2[8]),
        .I2(accu_0_3_V_fu_2957_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__52_n_7),
        .O(\icmp_ln899_55_reg_5429[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_5429[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__52_n_2),
        .I1(accu_0_3_V_fu_2957_p2[14]),
        .I2(accu_0_3_V_fu_2957_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__52_n_1),
        .O(\icmp_ln899_55_reg_5429[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_5429[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__52_n_4),
        .I1(accu_0_3_V_fu_2957_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__52_n_3),
        .I3(accu_0_3_V_fu_2957_p2[13]),
        .O(\icmp_ln899_55_reg_5429[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_5429[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__52_n_6),
        .I1(accu_0_3_V_fu_2957_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__52_n_5),
        .I3(accu_0_3_V_fu_2957_p2[11]),
        .O(\icmp_ln899_55_reg_5429[0]_i_9_n_1 ));
  FDRE \icmp_ln899_55_reg_5429_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_55_fu_3361_p2),
        .Q(icmp_ln899_55_reg_5429),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_55_reg_5429_reg[0]_i_1 
       (.CI(\icmp_ln899_55_reg_5429_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_55_fu_3361_p2,\icmp_ln899_55_reg_5429_reg[0]_i_1_n_2 ,\icmp_ln899_55_reg_5429_reg[0]_i_1_n_3 ,\icmp_ln899_55_reg_5429_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_55_reg_5429[0]_i_3_n_1 ,\icmp_ln899_55_reg_5429[0]_i_4_n_1 ,\icmp_ln899_55_reg_5429[0]_i_5_n_1 ,\icmp_ln899_55_reg_5429[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_55_reg_5429_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_55_reg_5429[0]_i_7_n_1 ,\icmp_ln899_55_reg_5429[0]_i_8_n_1 ,\icmp_ln899_55_reg_5429[0]_i_9_n_1 ,\icmp_ln899_55_reg_5429[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_55_reg_5429_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_55_reg_5429_reg[0]_i_2_n_1 ,\icmp_ln899_55_reg_5429_reg[0]_i_2_n_2 ,\icmp_ln899_55_reg_5429_reg[0]_i_2_n_3 ,\icmp_ln899_55_reg_5429_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_55_reg_5429[0]_i_11_n_1 ,\icmp_ln899_55_reg_5429[0]_i_12_n_1 ,\icmp_ln899_55_reg_5429[0]_i_13_n_1 ,\icmp_ln899_55_reg_5429[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_55_reg_5429_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_55_reg_5429[0]_i_15_n_1 ,\icmp_ln899_55_reg_5429[0]_i_16_n_1 ,\icmp_ln899_55_reg_5429[0]_i_17_n_1 ,\icmp_ln899_55_reg_5429[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_5179[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__5_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__5_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_5_reg_5179[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_5179[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__5_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__5_n_9),
        .O(\icmp_ln899_5_reg_5179[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_5179[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__5_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__5_n_11),
        .O(\icmp_ln899_5_reg_5179[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_5179[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__5_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__5_n_13),
        .O(\icmp_ln899_5_reg_5179[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_5179[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__5_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__5_n_15),
        .O(\icmp_ln899_5_reg_5179[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_5179[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__5_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__5_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_5_reg_5179[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_5179[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__5_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__5_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_5_reg_5179[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_5179[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__5_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__5_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_5_reg_5179[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_5179[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__5_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__5_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_5_reg_5179[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_5179[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__5_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__5_n_2),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_5_reg_5179[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_5179[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__5_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__5_n_2),
        .O(\icmp_ln899_5_reg_5179[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_5179[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__5_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__5_n_5),
        .O(\icmp_ln899_5_reg_5179[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_5179[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__5_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__5_n_7),
        .O(\icmp_ln899_5_reg_5179[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_5179[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__5_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__5_n_2),
        .O(\icmp_ln899_5_reg_5179[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_5179[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__5_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__5_n_2),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_5_reg_5179[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_5179[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__5_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__5_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_5_reg_5179[0]_i_9_n_1 ));
  FDRE \icmp_ln899_5_reg_5179_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_5_fu_3021_p2),
        .Q(icmp_ln899_5_reg_5179),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_5_reg_5179_reg[0]_i_1 
       (.CI(\icmp_ln899_5_reg_5179_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_5_fu_3021_p2,\icmp_ln899_5_reg_5179_reg[0]_i_1_n_2 ,\icmp_ln899_5_reg_5179_reg[0]_i_1_n_3 ,\icmp_ln899_5_reg_5179_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_5_reg_5179[0]_i_3_n_1 ,\icmp_ln899_5_reg_5179[0]_i_4_n_1 ,\icmp_ln899_5_reg_5179[0]_i_5_n_1 ,\icmp_ln899_5_reg_5179[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_5_reg_5179_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_5_reg_5179[0]_i_7_n_1 ,\icmp_ln899_5_reg_5179[0]_i_8_n_1 ,\icmp_ln899_5_reg_5179[0]_i_9_n_1 ,\icmp_ln899_5_reg_5179[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_5_reg_5179_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_5_reg_5179_reg[0]_i_2_n_1 ,\icmp_ln899_5_reg_5179_reg[0]_i_2_n_2 ,\icmp_ln899_5_reg_5179_reg[0]_i_2_n_3 ,\icmp_ln899_5_reg_5179_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_5_reg_5179[0]_i_11_n_1 ,\icmp_ln899_5_reg_5179[0]_i_12_n_1 ,\icmp_ln899_5_reg_5179[0]_i_13_n_1 ,\icmp_ln899_5_reg_5179[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_5_reg_5179_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_5_reg_5179[0]_i_15_n_1 ,\icmp_ln899_5_reg_5179[0]_i_16_n_1 ,\icmp_ln899_5_reg_5179[0]_i_17_n_1 ,\icmp_ln899_5_reg_5179[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_5184[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__3_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__3_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_6_reg_5184[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_5184[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__3_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__3_n_9),
        .O(\icmp_ln899_6_reg_5184[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_5184[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__3_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__3_n_11),
        .O(\icmp_ln899_6_reg_5184[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_5184[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__3_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__3_n_13),
        .O(\icmp_ln899_6_reg_5184[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_5184[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__3_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__3_n_15),
        .O(\icmp_ln899_6_reg_5184[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_5184[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__3_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__3_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_6_reg_5184[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_5184[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__3_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__3_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_6_reg_5184[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_5184[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__3_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__3_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_6_reg_5184[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_5184[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__3_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__3_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_6_reg_5184[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_5184[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__3_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__3_n_2),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_6_reg_5184[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_5184[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__3_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__3_n_2),
        .O(\icmp_ln899_6_reg_5184[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_5184[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__3_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__3_n_5),
        .O(\icmp_ln899_6_reg_5184[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_5184[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__3_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__3_n_7),
        .O(\icmp_ln899_6_reg_5184[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_5184[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__3_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__3_n_2),
        .O(\icmp_ln899_6_reg_5184[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_5184[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__3_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__3_n_2),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_6_reg_5184[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_5184[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__3_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__3_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_6_reg_5184[0]_i_9_n_1 ));
  FDRE \icmp_ln899_6_reg_5184_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_6_fu_3027_p2),
        .Q(icmp_ln899_6_reg_5184),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_6_reg_5184_reg[0]_i_1 
       (.CI(\icmp_ln899_6_reg_5184_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_6_fu_3027_p2,\icmp_ln899_6_reg_5184_reg[0]_i_1_n_2 ,\icmp_ln899_6_reg_5184_reg[0]_i_1_n_3 ,\icmp_ln899_6_reg_5184_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_6_reg_5184[0]_i_3_n_1 ,\icmp_ln899_6_reg_5184[0]_i_4_n_1 ,\icmp_ln899_6_reg_5184[0]_i_5_n_1 ,\icmp_ln899_6_reg_5184[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_6_reg_5184_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_6_reg_5184[0]_i_7_n_1 ,\icmp_ln899_6_reg_5184[0]_i_8_n_1 ,\icmp_ln899_6_reg_5184[0]_i_9_n_1 ,\icmp_ln899_6_reg_5184[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_6_reg_5184_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_6_reg_5184_reg[0]_i_2_n_1 ,\icmp_ln899_6_reg_5184_reg[0]_i_2_n_2 ,\icmp_ln899_6_reg_5184_reg[0]_i_2_n_3 ,\icmp_ln899_6_reg_5184_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_6_reg_5184[0]_i_11_n_1 ,\icmp_ln899_6_reg_5184[0]_i_12_n_1 ,\icmp_ln899_6_reg_5184[0]_i_13_n_1 ,\icmp_ln899_6_reg_5184[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_6_reg_5184_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_6_reg_5184[0]_i_15_n_1 ,\icmp_ln899_6_reg_5184[0]_i_16_n_1 ,\icmp_ln899_6_reg_5184[0]_i_17_n_1 ,\icmp_ln899_6_reg_5184[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_7_reg_5189[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__7_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__7_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_7_reg_5189[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_7_reg_5189[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__7_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__7_n_9),
        .O(\icmp_ln899_7_reg_5189[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_7_reg_5189[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__7_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__7_n_11),
        .O(\icmp_ln899_7_reg_5189[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_7_reg_5189[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__7_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__7_n_13),
        .O(\icmp_ln899_7_reg_5189[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_7_reg_5189[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__7_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__7_n_15),
        .O(\icmp_ln899_7_reg_5189[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_7_reg_5189[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__7_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__7_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_7_reg_5189[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_7_reg_5189[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__7_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__7_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_7_reg_5189[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_7_reg_5189[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__7_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__7_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_7_reg_5189[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_7_reg_5189[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__7_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__7_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_7_reg_5189[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_7_reg_5189[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__7_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__7_n_2),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_7_reg_5189[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_7_reg_5189[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__7_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__7_n_2),
        .O(\icmp_ln899_7_reg_5189[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_7_reg_5189[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__7_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__7_n_5),
        .O(\icmp_ln899_7_reg_5189[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_7_reg_5189[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__7_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__7_n_7),
        .O(\icmp_ln899_7_reg_5189[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_7_reg_5189[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__7_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__7_n_2),
        .O(\icmp_ln899_7_reg_5189[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_7_reg_5189[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__7_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__7_n_2),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_7_reg_5189[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_7_reg_5189[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__7_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__7_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_7_reg_5189[0]_i_9_n_1 ));
  FDRE \icmp_ln899_7_reg_5189_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_7_fu_3033_p2),
        .Q(icmp_ln899_7_reg_5189),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_7_reg_5189_reg[0]_i_1 
       (.CI(\icmp_ln899_7_reg_5189_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_7_fu_3033_p2,\icmp_ln899_7_reg_5189_reg[0]_i_1_n_2 ,\icmp_ln899_7_reg_5189_reg[0]_i_1_n_3 ,\icmp_ln899_7_reg_5189_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_7_reg_5189[0]_i_3_n_1 ,\icmp_ln899_7_reg_5189[0]_i_4_n_1 ,\icmp_ln899_7_reg_5189[0]_i_5_n_1 ,\icmp_ln899_7_reg_5189[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_7_reg_5189_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_7_reg_5189[0]_i_7_n_1 ,\icmp_ln899_7_reg_5189[0]_i_8_n_1 ,\icmp_ln899_7_reg_5189[0]_i_9_n_1 ,\icmp_ln899_7_reg_5189[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_7_reg_5189_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_7_reg_5189_reg[0]_i_2_n_1 ,\icmp_ln899_7_reg_5189_reg[0]_i_2_n_2 ,\icmp_ln899_7_reg_5189_reg[0]_i_2_n_3 ,\icmp_ln899_7_reg_5189_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_7_reg_5189[0]_i_11_n_1 ,\icmp_ln899_7_reg_5189[0]_i_12_n_1 ,\icmp_ln899_7_reg_5189[0]_i_13_n_1 ,\icmp_ln899_7_reg_5189[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_7_reg_5189_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_7_reg_5189[0]_i_15_n_1 ,\icmp_ln899_7_reg_5189[0]_i_16_n_1 ,\icmp_ln899_7_reg_5189[0]_i_17_n_1 ,\icmp_ln899_7_reg_5189[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_8_reg_5194[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__8_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__8_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_8_reg_5194[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_8_reg_5194[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__8_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__8_n_9),
        .O(\icmp_ln899_8_reg_5194[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_8_reg_5194[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__8_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__8_n_11),
        .O(\icmp_ln899_8_reg_5194[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_8_reg_5194[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__8_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__8_n_13),
        .O(\icmp_ln899_8_reg_5194[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_8_reg_5194[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__8_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__8_n_15),
        .O(\icmp_ln899_8_reg_5194[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_8_reg_5194[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__8_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__8_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_8_reg_5194[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_8_reg_5194[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__8_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__8_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_8_reg_5194[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_8_reg_5194[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__8_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__8_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_8_reg_5194[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_8_reg_5194[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__8_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__8_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_8_reg_5194[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_8_reg_5194[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__8_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__8_n_2),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_8_reg_5194[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_8_reg_5194[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__8_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__8_n_3),
        .O(\icmp_ln899_8_reg_5194[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_8_reg_5194[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__8_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__8_n_5),
        .O(\icmp_ln899_8_reg_5194[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_8_reg_5194[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__8_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__8_n_7),
        .O(\icmp_ln899_8_reg_5194[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_8_reg_5194[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__8_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__8_n_2),
        .O(\icmp_ln899_8_reg_5194[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_8_reg_5194[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__8_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__8_n_3),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_8_reg_5194[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_8_reg_5194[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__8_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__8_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_8_reg_5194[0]_i_9_n_1 ));
  FDRE \icmp_ln899_8_reg_5194_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_8_fu_3039_p2),
        .Q(icmp_ln899_8_reg_5194),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_8_reg_5194_reg[0]_i_1 
       (.CI(\icmp_ln899_8_reg_5194_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_8_fu_3039_p2,\icmp_ln899_8_reg_5194_reg[0]_i_1_n_2 ,\icmp_ln899_8_reg_5194_reg[0]_i_1_n_3 ,\icmp_ln899_8_reg_5194_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_8_reg_5194[0]_i_3_n_1 ,\icmp_ln899_8_reg_5194[0]_i_4_n_1 ,\icmp_ln899_8_reg_5194[0]_i_5_n_1 ,\icmp_ln899_8_reg_5194[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_8_reg_5194_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_8_reg_5194[0]_i_7_n_1 ,\icmp_ln899_8_reg_5194[0]_i_8_n_1 ,\icmp_ln899_8_reg_5194[0]_i_9_n_1 ,\icmp_ln899_8_reg_5194[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_8_reg_5194_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_8_reg_5194_reg[0]_i_2_n_1 ,\icmp_ln899_8_reg_5194_reg[0]_i_2_n_2 ,\icmp_ln899_8_reg_5194_reg[0]_i_2_n_3 ,\icmp_ln899_8_reg_5194_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_8_reg_5194[0]_i_11_n_1 ,\icmp_ln899_8_reg_5194[0]_i_12_n_1 ,\icmp_ln899_8_reg_5194[0]_i_13_n_1 ,\icmp_ln899_8_reg_5194[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_8_reg_5194_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_8_reg_5194[0]_i_15_n_1 ,\icmp_ln899_8_reg_5194[0]_i_16_n_1 ,\icmp_ln899_8_reg_5194[0]_i_17_n_1 ,\icmp_ln899_8_reg_5194[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_9_reg_5199[0]_i_10 
       (.I0(nf_assign_fu_516_reg_rep__6_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(nf_assign_fu_516_reg_rep__6_n_7),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_9_reg_5199[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_9_reg_5199[0]_i_11 
       (.I0(nf_assign_fu_516_reg_rep__6_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(nf_assign_fu_516_reg_rep__6_n_9),
        .O(\icmp_ln899_9_reg_5199[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_9_reg_5199[0]_i_12 
       (.I0(nf_assign_fu_516_reg_rep__6_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(nf_assign_fu_516_reg_rep__6_n_11),
        .O(\icmp_ln899_9_reg_5199[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_9_reg_5199[0]_i_13 
       (.I0(nf_assign_fu_516_reg_rep__6_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(nf_assign_fu_516_reg_rep__6_n_13),
        .O(\icmp_ln899_9_reg_5199[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_9_reg_5199[0]_i_14 
       (.I0(nf_assign_fu_516_reg_rep__6_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(nf_assign_fu_516_reg_rep__6_n_15),
        .O(\icmp_ln899_9_reg_5199[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_9_reg_5199[0]_i_15 
       (.I0(nf_assign_fu_516_reg_rep__6_n_10),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(nf_assign_fu_516_reg_rep__6_n_9),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_9_reg_5199[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_9_reg_5199[0]_i_16 
       (.I0(nf_assign_fu_516_reg_rep__6_n_12),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(nf_assign_fu_516_reg_rep__6_n_11),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_9_reg_5199[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_9_reg_5199[0]_i_17 
       (.I0(nf_assign_fu_516_reg_rep__6_n_14),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(nf_assign_fu_516_reg_rep__6_n_13),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_9_reg_5199[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_9_reg_5199[0]_i_18 
       (.I0(nf_assign_fu_516_reg_rep__6_n_16),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(nf_assign_fu_516_reg_rep__6_n_15),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_9_reg_5199[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_9_reg_5199[0]_i_3 
       (.I0(nf_assign_fu_516_reg_rep__6_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(nf_assign_fu_516_reg_rep__6_n_2),
        .I3(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_9_reg_5199[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_9_reg_5199[0]_i_4 
       (.I0(nf_assign_fu_516_reg_rep__6_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(nf_assign_fu_516_reg_rep__6_n_3),
        .O(\icmp_ln899_9_reg_5199[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_9_reg_5199[0]_i_5 
       (.I0(nf_assign_fu_516_reg_rep__6_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(nf_assign_fu_516_reg_rep__6_n_5),
        .O(\icmp_ln899_9_reg_5199[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_9_reg_5199[0]_i_6 
       (.I0(nf_assign_fu_516_reg_rep__6_n_8),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(nf_assign_fu_516_reg_rep__6_n_7),
        .O(\icmp_ln899_9_reg_5199[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_9_reg_5199[0]_i_7 
       (.I0(nf_assign_fu_516_reg_rep__6_n_3),
        .I1(accu_0_0_V_fu_2837_p2[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .I3(nf_assign_fu_516_reg_rep__6_n_2),
        .O(\icmp_ln899_9_reg_5199[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_9_reg_5199[0]_i_8 
       (.I0(nf_assign_fu_516_reg_rep__6_n_4),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(nf_assign_fu_516_reg_rep__6_n_3),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_9_reg_5199[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_9_reg_5199[0]_i_9 
       (.I0(nf_assign_fu_516_reg_rep__6_n_6),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(nf_assign_fu_516_reg_rep__6_n_5),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_9_reg_5199[0]_i_9_n_1 ));
  FDRE \icmp_ln899_9_reg_5199_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_9_fu_3045_p2),
        .Q(icmp_ln899_9_reg_5199),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_9_reg_5199_reg[0]_i_1 
       (.CI(\icmp_ln899_9_reg_5199_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_9_fu_3045_p2,\icmp_ln899_9_reg_5199_reg[0]_i_1_n_2 ,\icmp_ln899_9_reg_5199_reg[0]_i_1_n_3 ,\icmp_ln899_9_reg_5199_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_9_reg_5199[0]_i_3_n_1 ,\icmp_ln899_9_reg_5199[0]_i_4_n_1 ,\icmp_ln899_9_reg_5199[0]_i_5_n_1 ,\icmp_ln899_9_reg_5199[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_9_reg_5199_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_9_reg_5199[0]_i_7_n_1 ,\icmp_ln899_9_reg_5199[0]_i_8_n_1 ,\icmp_ln899_9_reg_5199[0]_i_9_n_1 ,\icmp_ln899_9_reg_5199[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_9_reg_5199_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_9_reg_5199_reg[0]_i_2_n_1 ,\icmp_ln899_9_reg_5199_reg[0]_i_2_n_2 ,\icmp_ln899_9_reg_5199_reg[0]_i_2_n_3 ,\icmp_ln899_9_reg_5199_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_9_reg_5199[0]_i_11_n_1 ,\icmp_ln899_9_reg_5199[0]_i_12_n_1 ,\icmp_ln899_9_reg_5199[0]_i_13_n_1 ,\icmp_ln899_9_reg_5199[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_9_reg_5199_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_9_reg_5199[0]_i_15_n_1 ,\icmp_ln899_9_reg_5199[0]_i_16_n_1 ,\icmp_ln899_9_reg_5199[0]_i_17_n_1 ,\icmp_ln899_9_reg_5199[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_5154[0]_i_10 
       (.I0(q0[8]),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(q0[9]),
        .I3(accu_0_0_V_fu_2837_p2[9]),
        .O(\icmp_ln899_reg_5154[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_5154[0]_i_11 
       (.I0(q0[6]),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(accu_0_0_V_fu_2837_p2[7]),
        .I3(q0[7]),
        .O(\icmp_ln899_reg_5154[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_5154[0]_i_12 
       (.I0(q0[4]),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(accu_0_0_V_fu_2837_p2[5]),
        .I3(q0[5]),
        .O(\icmp_ln899_reg_5154[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_5154[0]_i_13 
       (.I0(q0[2]),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(accu_0_0_V_fu_2837_p2[3]),
        .I3(q0[3]),
        .O(\icmp_ln899_reg_5154[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_5154[0]_i_14 
       (.I0(q0[0]),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(accu_0_0_V_fu_2837_p2[1]),
        .I3(q0[1]),
        .O(\icmp_ln899_reg_5154[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_5154[0]_i_15 
       (.I0(q0[6]),
        .I1(accu_0_0_V_fu_2837_p2[6]),
        .I2(q0[7]),
        .I3(accu_0_0_V_fu_2837_p2[7]),
        .O(\icmp_ln899_reg_5154[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_5154[0]_i_16 
       (.I0(q0[4]),
        .I1(accu_0_0_V_fu_2837_p2[4]),
        .I2(q0[5]),
        .I3(accu_0_0_V_fu_2837_p2[5]),
        .O(\icmp_ln899_reg_5154[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_5154[0]_i_17 
       (.I0(q0[2]),
        .I1(accu_0_0_V_fu_2837_p2[2]),
        .I2(q0[3]),
        .I3(accu_0_0_V_fu_2837_p2[3]),
        .O(\icmp_ln899_reg_5154[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_5154[0]_i_18 
       (.I0(q0[0]),
        .I1(accu_0_0_V_fu_2837_p2[0]),
        .I2(q0[1]),
        .I3(accu_0_0_V_fu_2837_p2[1]),
        .O(\icmp_ln899_reg_5154[0]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_reg_5154[0]_i_3 
       (.I0(accu_0_0_V_fu_2837_p2[14]),
        .I1(q0[14]),
        .I2(accu_0_0_V_fu_2837_p2[15]),
        .O(\icmp_ln899_reg_5154[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_5154[0]_i_4 
       (.I0(q0[12]),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(accu_0_0_V_fu_2837_p2[13]),
        .I3(q0[13]),
        .O(\icmp_ln899_reg_5154[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_5154[0]_i_5 
       (.I0(q0[10]),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(accu_0_0_V_fu_2837_p2[11]),
        .I3(q0[11]),
        .O(\icmp_ln899_reg_5154[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_5154[0]_i_6 
       (.I0(q0[8]),
        .I1(accu_0_0_V_fu_2837_p2[8]),
        .I2(accu_0_0_V_fu_2837_p2[9]),
        .I3(q0[9]),
        .O(\icmp_ln899_reg_5154[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_reg_5154[0]_i_7 
       (.I0(accu_0_0_V_fu_2837_p2[14]),
        .I1(accu_0_0_V_fu_2837_p2[15]),
        .I2(q0[14]),
        .O(\icmp_ln899_reg_5154[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_5154[0]_i_8 
       (.I0(q0[12]),
        .I1(accu_0_0_V_fu_2837_p2[12]),
        .I2(q0[13]),
        .I3(accu_0_0_V_fu_2837_p2[13]),
        .O(\icmp_ln899_reg_5154[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_5154[0]_i_9 
       (.I0(q0[10]),
        .I1(accu_0_0_V_fu_2837_p2[10]),
        .I2(q0[11]),
        .I3(accu_0_0_V_fu_2837_p2[11]),
        .O(\icmp_ln899_reg_5154[0]_i_9_n_1 ));
  FDRE \icmp_ln899_reg_5154_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln899_reg_5154),
        .Q(icmp_ln899_reg_5154_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln899_reg_5154_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_52040),
        .D(icmp_ln899_fu_2987_p2),
        .Q(icmp_ln899_reg_5154),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_reg_5154_reg[0]_i_1 
       (.CI(\icmp_ln899_reg_5154_reg[0]_i_2_n_1 ),
        .CO({icmp_ln899_fu_2987_p2,\icmp_ln899_reg_5154_reg[0]_i_1_n_2 ,\icmp_ln899_reg_5154_reg[0]_i_1_n_3 ,\icmp_ln899_reg_5154_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_reg_5154[0]_i_3_n_1 ,\icmp_ln899_reg_5154[0]_i_4_n_1 ,\icmp_ln899_reg_5154[0]_i_5_n_1 ,\icmp_ln899_reg_5154[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_reg_5154_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_reg_5154[0]_i_7_n_1 ,\icmp_ln899_reg_5154[0]_i_8_n_1 ,\icmp_ln899_reg_5154[0]_i_9_n_1 ,\icmp_ln899_reg_5154[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_reg_5154_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_reg_5154_reg[0]_i_2_n_1 ,\icmp_ln899_reg_5154_reg[0]_i_2_n_2 ,\icmp_ln899_reg_5154_reg[0]_i_2_n_3 ,\icmp_ln899_reg_5154_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_reg_5154[0]_i_11_n_1 ,\icmp_ln899_reg_5154[0]_i_12_n_1 ,\icmp_ln899_reg_5154[0]_i_13_n_1 ,\icmp_ln899_reg_5154[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_reg_5154_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_reg_5154[0]_i_15_n_1 ,\icmp_ln899_reg_5154[0]_i_16_n_1 ,\icmp_ln899_reg_5154[0]_i_17_n_1 ,\icmp_ln899_reg_5154[0]_i_18_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \ireg[0]_i_1 
       (.I0(add_ln700_43_reg_5439[0]),
        .I1(add_ln700_36_reg_5434[0]),
        .I2(icmp_ln899_1_reg_5159_pp0_iter3_reg),
        .I3(icmp_ln899_2_reg_5164_pp0_iter3_reg),
        .I4(icmp_ln899_reg_5154_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h718E8E718E71718E)) 
    \ireg[10]_i_1 
       (.I0(\odata[9]_i_2_n_1 ),
        .I1(\odata[9]_i_3_n_1 ),
        .I2(icmp_ln899_28_reg_5294_pp0_iter3_reg),
        .I3(add_ln700_69_reg_5459[2]),
        .I4(add_ln700_62_reg_5454[2]),
        .I5(\ireg[11]_i_2_n_1 ),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [10]));
  LUT6 #(
    .INIT(64'h8117171781818117)) 
    \ireg[11]_i_1 
       (.I0(add_ln700_62_reg_5454[2]),
        .I1(add_ln700_69_reg_5459[2]),
        .I2(\ireg[11]_i_2_n_1 ),
        .I3(\odata[9]_i_2_n_1 ),
        .I4(\odata[9]_i_3_n_1 ),
        .I5(icmp_ln899_28_reg_5294_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \ireg[11]_i_2 
       (.I0(add_ln700_62_reg_5454[1]),
        .I1(add_ln700_69_reg_5459[1]),
        .I2(icmp_ln899_29_reg_5299_pp0_iter3_reg),
        .I3(add_ln700_69_reg_5459[0]),
        .I4(add_ln700_62_reg_5454[0]),
        .O(\ireg[11]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \ireg[12]_i_1 
       (.I0(add_ln700_82_reg_5469[0]),
        .I1(add_ln700_75_reg_5464[0]),
        .I2(icmp_ln899_43_reg_5369_pp0_iter3_reg),
        .I3(icmp_ln899_44_reg_5374_pp0_iter3_reg),
        .I4(icmp_ln899_42_reg_5364_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [12]));
  LUT6 #(
    .INIT(64'h960069FF0069FF96)) 
    \ireg[13]_i_1 
       (.I0(icmp_ln899_43_reg_5369_pp0_iter3_reg),
        .I1(add_ln700_75_reg_5464[0]),
        .I2(add_ln700_82_reg_5469[0]),
        .I3(icmp_ln899_44_reg_5374_pp0_iter3_reg),
        .I4(\odata[13]_i_3_n_1 ),
        .I5(icmp_ln899_42_reg_5364_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [13]));
  LUT6 #(
    .INIT(64'h718E8E718E71718E)) 
    \ireg[14]_i_1 
       (.I0(\odata[13]_i_2_n_1 ),
        .I1(\odata[13]_i_3_n_1 ),
        .I2(icmp_ln899_42_reg_5364_pp0_iter3_reg),
        .I3(add_ln700_82_reg_5469[2]),
        .I4(add_ln700_75_reg_5464[2]),
        .I5(\ireg[15]_i_2_n_1 ),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [14]));
  LUT6 #(
    .INIT(64'h8117171781818117)) 
    \ireg[15]_i_1 
       (.I0(add_ln700_75_reg_5464[2]),
        .I1(add_ln700_82_reg_5469[2]),
        .I2(\ireg[15]_i_2_n_1 ),
        .I3(\odata[13]_i_2_n_1 ),
        .I4(\odata[13]_i_3_n_1 ),
        .I5(icmp_ln899_42_reg_5364_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \ireg[15]_i_2 
       (.I0(add_ln700_75_reg_5464[1]),
        .I1(add_ln700_82_reg_5469[1]),
        .I2(icmp_ln899_43_reg_5369_pp0_iter3_reg),
        .I3(add_ln700_82_reg_5469[0]),
        .I4(add_ln700_75_reg_5464[0]),
        .O(\ireg[15]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ireg[16]_i_3 
       (.I0(icmp_ln289_reg_4790_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4_reg_n_1),
        .I2(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .O(grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID));
  LUT6 #(
    .INIT(64'h960069FF0069FF96)) 
    \ireg[1]_i_1 
       (.I0(icmp_ln899_1_reg_5159_pp0_iter3_reg),
        .I1(add_ln700_36_reg_5434[0]),
        .I2(add_ln700_43_reg_5439[0]),
        .I3(icmp_ln899_2_reg_5164_pp0_iter3_reg),
        .I4(\odata[1]_i_3_n_1 ),
        .I5(icmp_ln899_reg_5154_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h718E8E718E71718E)) 
    \ireg[2]_i_1 
       (.I0(\odata[1]_i_2_n_1 ),
        .I1(\odata[1]_i_3_n_1 ),
        .I2(icmp_ln899_reg_5154_pp0_iter3_reg),
        .I3(add_ln700_43_reg_5439[2]),
        .I4(add_ln700_36_reg_5434[2]),
        .I5(\ireg[3]_i_2_n_1 ),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \ireg[32]_i_1 
       (.I0(\ireg[32]_i_3_n_1 ),
        .I1(Q),
        .I2(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ireg[32]_i_2 
       (.I0(\ireg[32]_i_3_n_1 ),
        .I1(Q),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFD0000FFFFFFFF)) 
    \ireg[32]_i_3 
       (.I0(\ap_CS_fsm_reg[3] [2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I2(\ireg[32]_i_4_n_1 ),
        .I3(\ireg[32]_i_5_n_1 ),
        .I4(\odata_reg[0] [32]),
        .I5(ap_rst_n),
        .O(\ireg[32]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABFF)) 
    \ireg[32]_i_4 
       (.I0(\icmp_ln289_reg_4790[0]_i_4_n_1 ),
        .I1(\odata_reg[0] [32]),
        .I2(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I3(\nf_assign_fu_516_reg[0]_0 [128]),
        .I4(\ireg[32]_i_6_n_1 ),
        .I5(\icmp_ln289_reg_4790[0]_i_9_n_1 ),
        .O(\ireg[32]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ireg[32]_i_5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ireg[32]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ireg[32]_i_6 
       (.I0(ap_enable_reg_pp0_iter0_i_2_n_1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ireg[32]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h8117171781818117)) 
    \ireg[3]_i_1 
       (.I0(add_ln700_36_reg_5434[2]),
        .I1(add_ln700_43_reg_5439[2]),
        .I2(\ireg[3]_i_2_n_1 ),
        .I3(\odata[1]_i_2_n_1 ),
        .I4(\odata[1]_i_3_n_1 ),
        .I5(icmp_ln899_reg_5154_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \ireg[3]_i_2 
       (.I0(add_ln700_36_reg_5434[1]),
        .I1(add_ln700_43_reg_5439[1]),
        .I2(icmp_ln899_1_reg_5159_pp0_iter3_reg),
        .I3(add_ln700_43_reg_5439[0]),
        .I4(add_ln700_36_reg_5434[0]),
        .O(\ireg[3]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \ireg[4]_i_1 
       (.I0(add_ln700_56_reg_5449[0]),
        .I1(add_ln700_49_reg_5444[0]),
        .I2(icmp_ln899_15_reg_5229_pp0_iter3_reg),
        .I3(icmp_ln899_16_reg_5234_pp0_iter3_reg),
        .I4(icmp_ln899_14_reg_5224_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [4]));
  LUT6 #(
    .INIT(64'h960069FF0069FF96)) 
    \ireg[5]_i_1 
       (.I0(icmp_ln899_15_reg_5229_pp0_iter3_reg),
        .I1(add_ln700_49_reg_5444[0]),
        .I2(add_ln700_56_reg_5449[0]),
        .I3(icmp_ln899_16_reg_5234_pp0_iter3_reg),
        .I4(\odata[5]_i_3_n_1 ),
        .I5(icmp_ln899_14_reg_5224_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [5]));
  LUT6 #(
    .INIT(64'h718E8E718E71718E)) 
    \ireg[6]_i_1 
       (.I0(\odata[5]_i_2_n_1 ),
        .I1(\odata[5]_i_3_n_1 ),
        .I2(icmp_ln899_14_reg_5224_pp0_iter3_reg),
        .I3(add_ln700_56_reg_5449[2]),
        .I4(add_ln700_49_reg_5444[2]),
        .I5(\ireg[7]_i_2_n_1 ),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [6]));
  LUT6 #(
    .INIT(64'h8117171781818117)) 
    \ireg[7]_i_1 
       (.I0(add_ln700_49_reg_5444[2]),
        .I1(add_ln700_56_reg_5449[2]),
        .I2(\ireg[7]_i_2_n_1 ),
        .I3(\odata[5]_i_2_n_1 ),
        .I4(\odata[5]_i_3_n_1 ),
        .I5(icmp_ln899_14_reg_5224_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \ireg[7]_i_2 
       (.I0(add_ln700_49_reg_5444[1]),
        .I1(add_ln700_56_reg_5449[1]),
        .I2(icmp_ln899_15_reg_5229_pp0_iter3_reg),
        .I3(add_ln700_56_reg_5449[0]),
        .I4(add_ln700_49_reg_5444[0]),
        .O(\ireg[7]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \ireg[8]_i_1 
       (.I0(add_ln700_69_reg_5459[0]),
        .I1(add_ln700_62_reg_5454[0]),
        .I2(icmp_ln899_29_reg_5299_pp0_iter3_reg),
        .I3(icmp_ln899_30_reg_5304_pp0_iter3_reg),
        .I4(icmp_ln899_28_reg_5294_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [8]));
  LUT6 #(
    .INIT(64'h960069FF0069FF96)) 
    \ireg[9]_i_1 
       (.I0(icmp_ln899_29_reg_5299_pp0_iter3_reg),
        .I1(add_ln700_62_reg_5454[0]),
        .I2(add_ln700_69_reg_5459[0]),
        .I3(icmp_ln899_30_reg_5304_pp0_iter3_reg),
        .I4(\odata[9]_i_3_n_1 ),
        .I5(icmp_ln899_28_reg_5294_pp0_iter3_reg),
        .O(\add_ln700_75_reg_5464_reg[2]_0 [9]));
  FDRE \mul_ln1352_13_reg_4814_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_13_fu_2359_p2[0]),
        .Q(mul_ln1352_13_reg_4814[0]),
        .R(1'b0));
  FDRE \mul_ln1352_13_reg_4814_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_13_fu_2359_p2[1]),
        .Q(mul_ln1352_13_reg_4814[1]),
        .R(1'b0));
  FDRE \mul_ln1352_13_reg_4814_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_13_fu_2359_p2[2]),
        .Q(mul_ln1352_13_reg_4814[2]),
        .R(1'b0));
  FDRE \mul_ln1352_13_reg_4814_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_13_fu_2359_p2[3]),
        .Q(mul_ln1352_13_reg_4814[3]),
        .R(1'b0));
  FDRE \mul_ln1352_13_reg_4814_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_13_fu_2359_p2[4]),
        .Q(mul_ln1352_13_reg_4814[4]),
        .R(1'b0));
  FDRE \mul_ln1352_13_reg_4814_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_13_fu_2359_p2[5]),
        .Q(mul_ln1352_13_reg_4814[5]),
        .R(1'b0));
  FDRE \mul_ln1352_13_reg_4814_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_13_fu_2359_p2[6]),
        .Q(mul_ln1352_13_reg_4814[6]),
        .R(1'b0));
  FDRE \mul_ln1352_13_reg_4814_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_13_fu_2359_p2[7]),
        .Q(mul_ln1352_13_reg_4814[7]),
        .R(1'b0));
  FDRE \mul_ln1352_21_reg_4834_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_21_fu_2487_p2[0]),
        .Q(mul_ln1352_21_reg_4834[0]),
        .R(1'b0));
  FDRE \mul_ln1352_21_reg_4834_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_21_fu_2487_p2[1]),
        .Q(mul_ln1352_21_reg_4834[1]),
        .R(1'b0));
  FDRE \mul_ln1352_21_reg_4834_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_21_fu_2487_p2[2]),
        .Q(mul_ln1352_21_reg_4834[2]),
        .R(1'b0));
  FDRE \mul_ln1352_21_reg_4834_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_21_fu_2487_p2[3]),
        .Q(mul_ln1352_21_reg_4834[3]),
        .R(1'b0));
  FDRE \mul_ln1352_21_reg_4834_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_21_fu_2487_p2[4]),
        .Q(mul_ln1352_21_reg_4834[4]),
        .R(1'b0));
  FDRE \mul_ln1352_21_reg_4834_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_21_fu_2487_p2[5]),
        .Q(mul_ln1352_21_reg_4834[5]),
        .R(1'b0));
  FDRE \mul_ln1352_21_reg_4834_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_21_fu_2487_p2[6]),
        .Q(mul_ln1352_21_reg_4834[6]),
        .R(1'b0));
  FDRE \mul_ln1352_21_reg_4834_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_21_fu_2487_p2[7]),
        .Q(mul_ln1352_21_reg_4834[7]),
        .R(1'b0));
  FDRE \mul_ln1352_29_reg_4854_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_29_fu_2615_p2[0]),
        .Q(mul_ln1352_29_reg_4854[0]),
        .R(1'b0));
  FDRE \mul_ln1352_29_reg_4854_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_29_fu_2615_p2[1]),
        .Q(mul_ln1352_29_reg_4854[1]),
        .R(1'b0));
  FDRE \mul_ln1352_29_reg_4854_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_29_fu_2615_p2[2]),
        .Q(mul_ln1352_29_reg_4854[2]),
        .R(1'b0));
  FDRE \mul_ln1352_29_reg_4854_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_29_fu_2615_p2[3]),
        .Q(mul_ln1352_29_reg_4854[3]),
        .R(1'b0));
  FDRE \mul_ln1352_29_reg_4854_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_29_fu_2615_p2[4]),
        .Q(mul_ln1352_29_reg_4854[4]),
        .R(1'b0));
  FDRE \mul_ln1352_29_reg_4854_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_29_fu_2615_p2[5]),
        .Q(mul_ln1352_29_reg_4854[5]),
        .R(1'b0));
  FDRE \mul_ln1352_29_reg_4854_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_29_fu_2615_p2[6]),
        .Q(mul_ln1352_29_reg_4854[6]),
        .R(1'b0));
  FDRE \mul_ln1352_29_reg_4854_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_29_fu_2615_p2[7]),
        .Q(mul_ln1352_29_reg_4854[7]),
        .R(1'b0));
  FDRE \mul_ln1352_5_reg_4794_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_5_fu_2203_p2[0]),
        .Q(mul_ln1352_5_reg_4794[0]),
        .R(1'b0));
  FDRE \mul_ln1352_5_reg_4794_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_5_fu_2203_p2[1]),
        .Q(mul_ln1352_5_reg_4794[1]),
        .R(1'b0));
  FDRE \mul_ln1352_5_reg_4794_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_5_fu_2203_p2[2]),
        .Q(mul_ln1352_5_reg_4794[2]),
        .R(1'b0));
  FDRE \mul_ln1352_5_reg_4794_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_5_fu_2203_p2[3]),
        .Q(mul_ln1352_5_reg_4794[3]),
        .R(1'b0));
  FDRE \mul_ln1352_5_reg_4794_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_5_fu_2203_p2[4]),
        .Q(mul_ln1352_5_reg_4794[4]),
        .R(1'b0));
  FDRE \mul_ln1352_5_reg_4794_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_5_fu_2203_p2[5]),
        .Q(mul_ln1352_5_reg_4794[5]),
        .R(1'b0));
  FDRE \mul_ln1352_5_reg_4794_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_5_fu_2203_p2[6]),
        .Q(mul_ln1352_5_reg_4794[6]),
        .R(1'b0));
  FDRE \mul_ln1352_5_reg_4794_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_11_reg_48240),
        .D(mul_ln1352_5_fu_2203_p2[7]),
        .Q(mul_ln1352_5_reg_4794[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \nf_assign_fu_516[0]_i_1 
       (.I0(nf_assign_fu_516[0]),
        .O(\nf_assign_fu_516[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \nf_assign_fu_516[31]_i_1 
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(icmp_ln289_reg_4790),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .O(\nf_assign_fu_516[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \nf_assign_fu_516[31]_i_2 
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(icmp_ln289_reg_4790),
        .I4(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\nf_assign_fu_516[31]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \nf_assign_fu_516[7]_i_1 
       (.I0(\nf_assign_fu_516[7]_i_2_n_1 ),
        .I1(\nf_assign_fu_516[7]_i_3_n_1 ),
        .I2(\nf_assign_fu_516[7]_i_4_n_1 ),
        .I3(\nf_assign_fu_516[7]_i_5_n_1 ),
        .I4(nf_fu_2738_p2[7]),
        .O(\nf_assign_fu_516[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \nf_assign_fu_516[7]_i_2 
       (.I0(\nf_assign_fu_516[7]_i_6_n_1 ),
        .I1(nf_fu_2738_p2[29]),
        .I2(nf_fu_2738_p2[7]),
        .I3(nf_fu_2738_p2[10]),
        .I4(nf_fu_2738_p2[27]),
        .O(\nf_assign_fu_516[7]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \nf_assign_fu_516[7]_i_3 
       (.I0(nf_fu_2738_p2[15]),
        .I1(nf_fu_2738_p2[23]),
        .I2(nf_fu_2738_p2[19]),
        .I3(nf_fu_2738_p2[20]),
        .I4(\nf_assign_fu_516[7]_i_7_n_1 ),
        .O(\nf_assign_fu_516[7]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \nf_assign_fu_516[7]_i_4 
       (.I0(nf_fu_2738_p2[9]),
        .I1(nf_fu_2738_p2[24]),
        .I2(nf_fu_2738_p2[11]),
        .I3(nf_fu_2738_p2[12]),
        .I4(\nf_assign_fu_516[7]_i_8_n_1 ),
        .O(\nf_assign_fu_516[7]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \nf_assign_fu_516[7]_i_5 
       (.I0(nf_fu_2738_p2[17]),
        .I1(nf_fu_2738_p2[18]),
        .I2(nf_fu_2738_p2[1]),
        .I3(nf_fu_2738_p2[2]),
        .I4(\nf_assign_fu_516[7]_i_9_n_1 ),
        .O(\nf_assign_fu_516[7]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \nf_assign_fu_516[7]_i_6 
       (.I0(nf_assign_fu_516[0]),
        .I1(nf_fu_2738_p2[4]),
        .I2(nf_fu_2738_p2[6]),
        .I3(nf_fu_2738_p2[5]),
        .O(\nf_assign_fu_516[7]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_assign_fu_516[7]_i_7 
       (.I0(nf_fu_2738_p2[22]),
        .I1(nf_fu_2738_p2[16]),
        .I2(nf_fu_2738_p2[30]),
        .I3(nf_fu_2738_p2[28]),
        .O(\nf_assign_fu_516[7]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_assign_fu_516[7]_i_8 
       (.I0(nf_fu_2738_p2[8]),
        .I1(nf_fu_2738_p2[3]),
        .I2(nf_fu_2738_p2[21]),
        .I3(nf_fu_2738_p2[31]),
        .O(\nf_assign_fu_516[7]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nf_assign_fu_516[7]_i_9 
       (.I0(nf_fu_2738_p2[14]),
        .I1(nf_fu_2738_p2[13]),
        .I2(nf_fu_2738_p2[26]),
        .I3(nf_fu_2738_p2[25]),
        .O(\nf_assign_fu_516[7]_i_9_n_1 ));
  FDRE \nf_assign_fu_516_reg[0] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(\nf_assign_fu_516[0]_i_1_n_1 ),
        .Q(nf_assign_fu_516[0]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[10] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[10]),
        .Q(nf_assign_fu_516[10]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[11] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[11]),
        .Q(nf_assign_fu_516[11]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[12] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[12]),
        .Q(nf_assign_fu_516[12]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_516_reg[12]_i_1 
       (.CI(\nf_assign_fu_516_reg[8]_i_1_n_1 ),
        .CO({\nf_assign_fu_516_reg[12]_i_1_n_1 ,\nf_assign_fu_516_reg[12]_i_1_n_2 ,\nf_assign_fu_516_reg[12]_i_1_n_3 ,\nf_assign_fu_516_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_2738_p2[12:9]),
        .S(nf_assign_fu_516[12:9]));
  FDRE \nf_assign_fu_516_reg[13] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[13]),
        .Q(nf_assign_fu_516[13]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[14] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[14]),
        .Q(nf_assign_fu_516[14]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[15] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[15]),
        .Q(nf_assign_fu_516[15]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[16] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[16]),
        .Q(nf_assign_fu_516[16]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_516_reg[16]_i_1 
       (.CI(\nf_assign_fu_516_reg[12]_i_1_n_1 ),
        .CO({\nf_assign_fu_516_reg[16]_i_1_n_1 ,\nf_assign_fu_516_reg[16]_i_1_n_2 ,\nf_assign_fu_516_reg[16]_i_1_n_3 ,\nf_assign_fu_516_reg[16]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_2738_p2[16:13]),
        .S(nf_assign_fu_516[16:13]));
  FDRE \nf_assign_fu_516_reg[17] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[17]),
        .Q(nf_assign_fu_516[17]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[18] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[18]),
        .Q(nf_assign_fu_516[18]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[19] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[19]),
        .Q(nf_assign_fu_516[19]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[1] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[1]),
        .Q(nf_assign_fu_516[1]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[20] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[20]),
        .Q(nf_assign_fu_516[20]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_516_reg[20]_i_1 
       (.CI(\nf_assign_fu_516_reg[16]_i_1_n_1 ),
        .CO({\nf_assign_fu_516_reg[20]_i_1_n_1 ,\nf_assign_fu_516_reg[20]_i_1_n_2 ,\nf_assign_fu_516_reg[20]_i_1_n_3 ,\nf_assign_fu_516_reg[20]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_2738_p2[20:17]),
        .S(nf_assign_fu_516[20:17]));
  FDRE \nf_assign_fu_516_reg[21] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[21]),
        .Q(nf_assign_fu_516[21]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[22] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[22]),
        .Q(nf_assign_fu_516[22]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[23] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[23]),
        .Q(nf_assign_fu_516[23]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[24] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[24]),
        .Q(nf_assign_fu_516[24]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_516_reg[24]_i_1 
       (.CI(\nf_assign_fu_516_reg[20]_i_1_n_1 ),
        .CO({\nf_assign_fu_516_reg[24]_i_1_n_1 ,\nf_assign_fu_516_reg[24]_i_1_n_2 ,\nf_assign_fu_516_reg[24]_i_1_n_3 ,\nf_assign_fu_516_reg[24]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_2738_p2[24:21]),
        .S(nf_assign_fu_516[24:21]));
  FDRE \nf_assign_fu_516_reg[25] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[25]),
        .Q(nf_assign_fu_516[25]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[26] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[26]),
        .Q(nf_assign_fu_516[26]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[27] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[27]),
        .Q(nf_assign_fu_516[27]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[28] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[28]),
        .Q(nf_assign_fu_516[28]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_516_reg[28]_i_1 
       (.CI(\nf_assign_fu_516_reg[24]_i_1_n_1 ),
        .CO({\nf_assign_fu_516_reg[28]_i_1_n_1 ,\nf_assign_fu_516_reg[28]_i_1_n_2 ,\nf_assign_fu_516_reg[28]_i_1_n_3 ,\nf_assign_fu_516_reg[28]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_2738_p2[28:25]),
        .S(nf_assign_fu_516[28:25]));
  FDRE \nf_assign_fu_516_reg[29] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[29]),
        .Q(nf_assign_fu_516[29]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[2] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[2]),
        .Q(nf_assign_fu_516[2]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[30] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[30]),
        .Q(nf_assign_fu_516[30]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[31] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[31]),
        .Q(nf_assign_fu_516[31]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_516_reg[31]_i_3 
       (.CI(\nf_assign_fu_516_reg[28]_i_1_n_1 ),
        .CO({\NLW_nf_assign_fu_516_reg[31]_i_3_CO_UNCONNECTED [3:2],\nf_assign_fu_516_reg[31]_i_3_n_3 ,\nf_assign_fu_516_reg[31]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_nf_assign_fu_516_reg[31]_i_3_O_UNCONNECTED [3],nf_fu_2738_p2[31:29]}),
        .S({1'b0,nf_assign_fu_516[31:29]}));
  FDRE \nf_assign_fu_516_reg[3] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[3]),
        .Q(nf_assign_fu_516[3]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[4] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[4]),
        .Q(nf_assign_fu_516[4]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_516_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\nf_assign_fu_516_reg[4]_i_1_n_1 ,\nf_assign_fu_516_reg[4]_i_1_n_2 ,\nf_assign_fu_516_reg[4]_i_1_n_3 ,\nf_assign_fu_516_reg[4]_i_1_n_4 }),
        .CYINIT(nf_assign_fu_516[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_2738_p2[4:1]),
        .S(nf_assign_fu_516[4:1]));
  FDRE \nf_assign_fu_516_reg[5] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[5]),
        .Q(nf_assign_fu_516[5]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[6] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[6]),
        .Q(nf_assign_fu_516[6]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[7] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(\nf_assign_fu_516[7]_i_1_n_1 ),
        .Q(nf_assign_fu_516[7]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_516_reg[8] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[8]),
        .Q(nf_assign_fu_516[8]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_516_reg[8]_i_1 
       (.CI(\nf_assign_fu_516_reg[4]_i_1_n_1 ),
        .CO({\nf_assign_fu_516_reg[8]_i_1_n_1 ,\nf_assign_fu_516_reg[8]_i_1_n_2 ,\nf_assign_fu_516_reg[8]_i_1_n_3 ,\nf_assign_fu_516_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_2738_p2[8:5]),
        .S(nf_assign_fu_516[8:5]));
  FDRE \nf_assign_fu_516_reg[9] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_516[31]_i_2_n_1 ),
        .D(nf_fu_2738_p2[9]),
        .Q(nf_assign_fu_516[9]),
        .R(\nf_assign_fu_516[31]_i_1_n_1 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h06FBDFF60612FBC00C34009DF268F5D6FBBF02990132FA4BFB4BFD0A056207B8),
    .INIT_01(256'hF8B30052000BECB2FA79FDDBFBE905130A4F04960200002EFC9A0A7CFCC600AC),
    .INIT_02(256'hFCB801CE03F9FDA60B7CFA32FD74FBBBFC6A0FCF064600A003D8045EFC980332),
    .INIT_03(256'h006C01A901C2F7D5FE53FCC5FE53FF6BFA8701ABFAFEFEECFDFA04D1059CFD60),
    .INIT_04(256'hF77602A00B20FE5102A40526EE0805AFFF71FCD1FF310EAC029401BEF45FF9C9),
    .INIT_05(256'h0243EA6DFCF9E68700EAFF8616A9FC5B02B805B6FBA3FD40FAE505F6F597F78B),
    .INIT_06(256'h0C7DFFFF092E003DFDA9037F019BFCDE0196067A0A3AFE410C00FCE406E2F9A4),
    .INIT_07(256'h0C3AFD6A03420029FF9A08FCFE07F787F9C800D8411D0F0CF742FD6504A0FD74),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep_n_1,nf_assign_fu_516_reg_rep_n_2,nf_assign_fu_516_reg_rep_n_3,nf_assign_fu_516_reg_rep_n_4,nf_assign_fu_516_reg_rep_n_5,nf_assign_fu_516_reg_rep_n_6,nf_assign_fu_516_reg_rep_n_7,nf_assign_fu_516_reg_rep_n_8,nf_assign_fu_516_reg_rep_n_9,nf_assign_fu_516_reg_rep_n_10,nf_assign_fu_516_reg_rep_n_11,nf_assign_fu_516_reg_rep_n_12,nf_assign_fu_516_reg_rep_n_13,nf_assign_fu_516_reg_rep_n_14,nf_assign_fu_516_reg_rep_n_15,nf_assign_fu_516_reg_rep_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h06C85EAC05FF7BB80C09008D71CC75A67BAE028701247A397B377CF90551071C),
    .INIT_01(256'h78A400427FE76B497A687DCB7BD904CD0A3B047F01F000167C8909A07CB1009F),
    .INIT_02(256'h7CA601BE03DE7D930B3D7A157D5F7BA47C540F1C05A8008D03CA04347C830322),
    .INIT_03(256'h0059019A01AF77A57E417CB07E3E7F3D7A77019D7AC07EDA7DE504B7058C7D56),
    .INIT_04(256'h7749028D0AFC7E41029305116D3F059E7F607CC37F1D0CD7028501B2743879B5),
    .INIT_05(256'h022E68607CEC643E00DA7F72152D7C5102AF052B7B8F7D2E7AD105E0754D7779),
    .INIT_06(256'h0C367FF008A900287D8A036E01887CC00183066C09847E2D0BA97CCD06CC7993),
    .INIT_07(256'h0B977D64032600197F8A08E77DFB773E796D00A2351A0E7A76CD7D57048F7D61),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__0
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__0_DOADO_UNCONNECTED[15],q0}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__0_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__0_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__0_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h06E25F5106097BBC0C1E0095721A75BE7BB60290012B7A427B417D02055A076A),
    .INIT_01(256'h78AB004A7FF96BFE7A707DD37BE104F00A45048A01F800227C920A0E7CBB00A6),
    .INIT_02(256'h7CAF01C603EC7D9D0B5C7A237D697BAF7C5F0F7505F7009703D104497C8D032A),
    .INIT_03(256'h006201A101B977BD7E4A7CBA7E497F547A7F01A47ADF7EE37DEF04C405947D5B),
    .INIT_04(256'h776002970B0E7E49029B051C6DA305A67F697CCA7F270DC1028C01B8744B79BF),
    .INIT_05(256'h023869677CF2656200E27F7C15EB7C5602B305717B997D377ADB05EB75727782),
    .INIT_06(256'h0C597FF708EC00337D99037601927CCF018C067309DF7E370BD47CD806D7799C),
    .INIT_07(256'h0BE97D67033400217F9208F27E017763799A00BD3B1C0EC377087D5E04987D6B),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__1
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__1_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__1_n_2,nf_assign_fu_516_reg_rep__1_n_3,nf_assign_fu_516_reg_rep__1_n_4,nf_assign_fu_516_reg_rep__1_n_5,nf_assign_fu_516_reg_rep__1_n_6,nf_assign_fu_516_reg_rep__1_n_7,nf_assign_fu_516_reg_rep__1_n_8,nf_assign_fu_516_reg_rep__1_n_9,nf_assign_fu_516_reg_rep__1_n_10,nf_assign_fu_516_reg_rep__1_n_11,nf_assign_fu_516_reg_rep__1_n_12,nf_assign_fu_516_reg_rep__1_n_13,nf_assign_fu_516_reg_rep__1_n_14,nf_assign_fu_516_reg_rep__1_n_15,nf_assign_fu_516_reg_rep__1_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0810670B06777BEC0D2000F675C576E17C1902FB017E7AB07BB57D6905C00B16),
    .INIT_01(256'h790700A900D074737AD27E347C4106910AC10516025500AD7CF40F347D3900F4),
    .INIT_02(256'h7D1A0225048F7E0F0CD77AD17DEB7C3C7CE013A309AE0109042A05467D09038B),
    .INIT_03(256'h00D601F8022E78D87EB67D397ECB00687ADE01F77C557F4B7E71056205F37D96),
    .INIT_04(256'h786F030A0BE87EA90302059A725806097FCB7D187F9C18BA02E5020275347A35),
    .INIT_05(256'h02B575B47D41731701477FF51ED17C9202EB08B67C117DA07B530670772F77ED),
    .INIT_06(256'h0DFF00500C0600B17E5203DA02017D8701FD06CA0E267EAD0DE27D60075B7A04),
    .INIT_07(256'h0FBA7D8A03E000857FF1096D7E4679157BBB02032901122D79C97DB304FB7DDC),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__10
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__10_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__10_n_2,nf_assign_fu_516_reg_rep__10_n_3,nf_assign_fu_516_reg_rep__10_n_4,nf_assign_fu_516_reg_rep__10_n_5,nf_assign_fu_516_reg_rep__10_n_6,nf_assign_fu_516_reg_rep__10_n_7,nf_assign_fu_516_reg_rep__10_n_8,nf_assign_fu_516_reg_rep__10_n_9,nf_assign_fu_516_reg_rep__10_n_10,nf_assign_fu_516_reg_rep__10_n_11,nf_assign_fu_516_reg_rep__10_n_12,nf_assign_fu_516_reg_rep__10_n_13,nf_assign_fu_516_reg_rep__10_n_14,nf_assign_fu_516_reg_rep__10_n_15,nf_assign_fu_516_reg_rep__10_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__10_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__10_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__10_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h07C5651D065B7BE00CDF00DD74DA76987C0002E001697A947B987D4F05A70A2B),
    .INIT_01(256'h78F00092009A72567ABA7E1C7C2906280AA204F3023E008B7CDB0DEB7D1900E0),
    .INIT_02(256'h7CFF020D04667DF20C787AA57DCB7C197CC0129808C000EC041305077CEA0373),
    .INIT_03(256'h00B901E2021178917E9B7D197EAA00237AC601E27BF87F317E51053B05DB7D88),
    .INIT_04(256'h782B02ED0BB17E9102E8057A712A05F07FB37D057F7F15FC02CF01EF74FA7A17),
    .INIT_05(256'h029672A17D2D6FAA012E7FD61C977C8302DD07E47BF37D867B35064F76C077D2),
    .INIT_06(256'h0D96003A0B4000927E2403C101E57D5901E106B40D147E8F0D5E7D3E073A79EA),
    .INIT_07(256'h0EC57D8203B5006C7FD9094F7E3578A87B3301B22901115279197D9E04E27DC0),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__11
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__11_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__11_n_2,nf_assign_fu_516_reg_rep__11_n_3,nf_assign_fu_516_reg_rep__11_n_4,nf_assign_fu_516_reg_rep__11_n_5,nf_assign_fu_516_reg_rep__11_n_6,nf_assign_fu_516_reg_rep__11_n_7,nf_assign_fu_516_reg_rep__11_n_8,nf_assign_fu_516_reg_rep__11_n_9,nf_assign_fu_516_reg_rep__11_n_10,nf_assign_fu_516_reg_rep__11_n_11,nf_assign_fu_516_reg_rep__11_n_12,nf_assign_fu_516_reg_rep__11_n_13,nf_assign_fu_516_reg_rep__11_n_14,nf_assign_fu_516_reg_rep__11_n_15,nf_assign_fu_516_reg_rep__11_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__11_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__11_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__11_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h07F76666066E7BE80D0A00ED757776C97C1102F201777AA77BAC7D6005B80AC7),
    .INIT_01(256'h78FF00A100BE73BF7ACA7E2C7C39066E0AB6050A024E00A27CEB0EC67D2E00ED),
    .INIT_02(256'h7D11021D04827E050CB77AC27DE17C307CD5134A095F00FF042205317CFF0383),
    .INIT_03(256'h00CD01F0022578C17EAD7D2F7EC000517AD601F07C367F427E67055505EB7D91),
    .INIT_04(256'h785803010BD67EA102F9058F71F306017FC37D127F9317D002DD01FB75207A2B),
    .INIT_05(256'h02AB74AE7D3A71F3013E7FEB1E137C8D02E608707C077D977B490665770A77E4),
    .INIT_06(256'h0DDC00490BC400A77E4303D201F77D7801F406C20DCB7EA30DB67D55075079FC),
    .INIT_07(256'h0F687D8703D2007D7FE909637E4078F07B8D01E8290111E4798E7DAC04F37DD2),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__12
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__12_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__12_n_2,nf_assign_fu_516_reg_rep__12_n_3,nf_assign_fu_516_reg_rep__12_n_4,nf_assign_fu_516_reg_rep__12_n_5,nf_assign_fu_516_reg_rep__12_n_6,nf_assign_fu_516_reg_rep__12_n_7,nf_assign_fu_516_reg_rep__12_n_8,nf_assign_fu_516_reg_rep__12_n_9,nf_assign_fu_516_reg_rep__12_n_10,nf_assign_fu_516_reg_rep__12_n_11,nf_assign_fu_516_reg_rep__12_n_12,nf_assign_fu_516_reg_rep__12_n_13,nf_assign_fu_516_reg_rep__12_n_14,nf_assign_fu_516_reg_rep__12_n_15,nf_assign_fu_516_reg_rep__12_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__12_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__12_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__12_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01450171BD42D01006C1082900D1FF20FA83038D050F061105660271F6BC0137),
    .INIT_01(256'hFB30FC20FCBDFAD1FD25005703EA0008D13BFD0FF6CBFB7A0889F91D271AFF3B),
    .INIT_02(256'hFF8EFF9302370269FF3002B70019FE6E0052FEEA064F0A6CFF6802F400AE02E7),
    .INIT_03(256'hFC440466FD59FA300F4BF57C05B501A6048CF67704EA0153F7A9F3B1FBEEFB56),
    .INIT_04(256'hFE64ECBC106AF9FD04BB0251FA3AE462F4F0FE3304890FAB0A8B012603EF0655),
    .INIT_05(256'h06D308130334F791013FFDB60D4101F303BD0425FBB6DD5300DC0596FEC6F92B),
    .INIT_06(256'hFBCFFC7BF25BFE7104EAFF23FCC1FD56F627032C03CC034AFCBCFA10EEADFE7C),
    .INIT_07(256'h01FFFE3DFBC60991FEF1FB45FDB1FB95015CFBA800CFE6D2F806FDFCFBDFFDBC),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__13
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__13_n_1,nf_assign_fu_516_reg_rep__13_n_2,nf_assign_fu_516_reg_rep__13_n_3,nf_assign_fu_516_reg_rep__13_n_4,nf_assign_fu_516_reg_rep__13_n_5,nf_assign_fu_516_reg_rep__13_n_6,nf_assign_fu_516_reg_rep__13_n_7,nf_assign_fu_516_reg_rep__13_n_8,nf_assign_fu_516_reg_rep__13_n_9,nf_assign_fu_516_reg_rep__13_n_10,nf_assign_fu_516_reg_rep__13_n_11,nf_assign_fu_516_reg_rep__13_n_12,nf_assign_fu_516_reg_rep__13_n_13,nf_assign_fu_516_reg_rep__13_n_14,nf_assign_fu_516_reg_rep__13_n_15,nf_assign_fu_516_reg_rep__13_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__13_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__13_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__13_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h012E014DBA21CE5D05D107EE00C0FF0FFA73035504C305FD04BF0261F6770101),
    .INIT_01(256'hFB1CFBFDFCAEFAC1FCFE004D03CCFFFCCDF6FCF0F66EFB6A082FF91024EFFF2D),
    .INIT_02(256'hFF79FF5D022A0257FF22029E000BFE5F0040FED705EC09F7FF5A02E900A002DA),
    .INIT_03(256'hFC330457FD45FA200E53F46B05990195047BF65004DE0136F766F35CFBDFFB46),
    .INIT_04(256'hFE57EBDB0E3EF99A04AE0241FA29E25AF495FE1B04790CDA0A5A011403DF0473),
    .INIT_05(256'h06C308000326F77D0132FDA60D0201E103AD0414FBA4D9C700C9055EFEB6F91C),
    .INIT_06(256'hFBB8FC60F1DAFE5A04D6FF0EFCB2FD3BF5CF032303BB033DFCADF9FEEC98FE6C),
    .INIT_07(256'h01EDFE30FBB608DFFEE0FB33FD9CFB86014EFB9400B2E380F7DEFDE9FBB5FDA7),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__14
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__14_n_1,nf_assign_fu_516_reg_rep__14_n_2,nf_assign_fu_516_reg_rep__14_n_3,nf_assign_fu_516_reg_rep__14_n_4,nf_assign_fu_516_reg_rep__14_n_5,nf_assign_fu_516_reg_rep__14_n_6,nf_assign_fu_516_reg_rep__14_n_7,nf_assign_fu_516_reg_rep__14_n_8,nf_assign_fu_516_reg_rep__14_n_9,nf_assign_fu_516_reg_rep__14_n_10,nf_assign_fu_516_reg_rep__14_n_11,nf_assign_fu_516_reg_rep__14_n_12,nf_assign_fu_516_reg_rep__14_n_13,nf_assign_fu_516_reg_rep__14_n_14,nf_assign_fu_516_reg_rep__14_n_15,nf_assign_fu_516_reg_rep__14_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__14_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__14_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__14_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h013A015FBBB2CF370649080B00C8FF17FA7B037104E9060705120269F69A011C),
    .INIT_01(256'hFB26FC0FFCB6FAC9FD11005203DB0002CF98FD00F69DFB72085CF9162604FF34),
    .INIT_02(256'hFF84FF7802310260FF2902AB0012FE670049FEE0061D0A31FF6102EF00A702E0),
    .INIT_03(256'hFC3B045EFD4FFA280ECFF4F305A7019E0483F66304E40144F787F387FBE6FB4E),
    .INIT_04(256'hFE5DEC4C0F54F9CC04B50249FA31E35EF4C2FE2704810E430A72011D03E70564),
    .INIT_05(256'h06CB0809032DF7870138FDAE0D2101EA03B5041CFBADDB8D00D2057AFEBEF924),
    .INIT_06(256'hFBC3FC6EF21BFE6604E0FF18FCBAFD49F5FB032703C40344FCB5FA07EDA2FE74),
    .INIT_07(256'h01F6FE36FBBE0938FEE8FB3CFDA6FB8D0155FB9E00C0E529F7F2FDF3FBCAFDB2),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__15
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__15_n_1,nf_assign_fu_516_reg_rep__15_n_2,nf_assign_fu_516_reg_rep__15_n_3,nf_assign_fu_516_reg_rep__15_n_4,nf_assign_fu_516_reg_rep__15_n_5,nf_assign_fu_516_reg_rep__15_n_6,nf_assign_fu_516_reg_rep__15_n_7,nf_assign_fu_516_reg_rep__15_n_8,nf_assign_fu_516_reg_rep__15_n_9,nf_assign_fu_516_reg_rep__15_n_10,nf_assign_fu_516_reg_rep__15_n_11,nf_assign_fu_516_reg_rep__15_n_12,nf_assign_fu_516_reg_rep__15_n_13,nf_assign_fu_516_reg_rep__15_n_14,nf_assign_fu_516_reg_rep__15_n_15,nf_assign_fu_516_reg_rep__15_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__15_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__15_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__15_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h015C0194406251C307B2086400E27F317A9203C5055A0624060C02817701016D),
    .INIT_01(256'h7B437C437CCC7AE07D4D00610407001554817D2D77287B8908E3792A29457F49),
    .INIT_02(256'h7FA47FC90244027B7F3E02D000287E7C00647EFC06B20AE17F7502FE00BD02F5),
    .INIT_03(256'h7C5604767D6D7A401044768D05D001B7049D769E04F7017077EB74077BFC7B67),
    .INIT_04(256'h7E716D9D12977A6004C802627A4B666A754B7E4A0498127C0ABB013904000838),
    .INIT_05(256'h06E20827034277A5014C7DC60D80020403CE04367BC860E000EE05CE7ED6793A),
    .INIT_06(256'h7BE57C9772DD7E8904FE7F387CD07D70767E033503DD03587CCA7A2170C17E8D),
    .INIT_07(256'h02117E4B7BD50A427F017B577DC67BA4016A7BBC00EC6A24782E7E107C097DD1),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__16
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__16_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__16_n_2,nf_assign_fu_516_reg_rep__16_n_3,nf_assign_fu_516_reg_rep__16_n_4,nf_assign_fu_516_reg_rep__16_n_5,nf_assign_fu_516_reg_rep__16_n_6,nf_assign_fu_516_reg_rep__16_n_7,nf_assign_fu_516_reg_rep__16_n_8,nf_assign_fu_516_reg_rep__16_n_9,nf_assign_fu_516_reg_rep__16_n_10,nf_assign_fu_516_reg_rep__16_n_11,nf_assign_fu_516_reg_rep__16_n_12,nf_assign_fu_516_reg_rep__16_n_13,nf_assign_fu_516_reg_rep__16_n_14,nf_assign_fu_516_reg_rep__16_n_15,nf_assign_fu_516_reg_rep__16_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__16_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__16_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__16_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h017301B74383537608A208A000F47F427AA103FD05A6063806B30291774601A3),
    .INIT_01(256'h7B567C667CDB7AF07D74006B0425002157C67D4C77867B99093D79362B707F57),
    .INIT_02(256'h7FBA00000251028D7F4C02E900367E8A00767F0F07150B557F82030800CC0303),
    .INIT_03(256'h7C6804867D817A50113C779D05EC01C804AD76C50503018E782E745C7C0B7B77),
    .INIT_04(256'h7E7E6E7E14C37AC304D502727A5C687275A67E6204A7154D0AEC014B04110A1B),
    .INIT_05(256'h06F1083B034F77B801597DD70DBF021503DF04467BDB646D010106067EE57948),
    .INIT_06(256'h7BFC7CB2735F7EA005127F4D7CE07D8B76D5033E03EE03667CD97A3272D67E9D),
    .INIT_07(256'h02237E587BE50AF37F127B697DDB7BB301787BCF010A6D7678567E237C337DE6),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__17
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__17_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__17_n_2,nf_assign_fu_516_reg_rep__17_n_3,nf_assign_fu_516_reg_rep__17_n_4,nf_assign_fu_516_reg_rep__17_n_5,nf_assign_fu_516_reg_rep__17_n_6,nf_assign_fu_516_reg_rep__17_n_7,nf_assign_fu_516_reg_rep__17_n_8,nf_assign_fu_516_reg_rep__17_n_9,nf_assign_fu_516_reg_rep__17_n_10,nf_assign_fu_516_reg_rep__17_n_11,nf_assign_fu_516_reg_rep__17_n_12,nf_assign_fu_516_reg_rep__17_n_13,nf_assign_fu_516_reg_rep__17_n_14,nf_assign_fu_516_reg_rep__17_n_15,nf_assign_fu_516_reg_rep__17_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__17_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__17_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__17_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01510182BED2D0EA0739084700DAFF28FA8A03A90535061A05B90279F6DE0152),
    .INIT_01(256'hFB39FC31FCC5FAD8FD39005C03F9000ED2DEFD1EF6FAFB8108B6F9232830FF42),
    .INIT_02(256'hFF99FFAE023E0272FF3702C30020FE75005BFEF306800AA6FF6E02F900B602EE),
    .INIT_03(256'hFC4D046EFD63FA380FC7F60405C201AF0494F68B04F10162F7CAF3DCFBF5FB5F),
    .INIT_04(256'hFE6AED2D1180FA2F04C20259FA42E566F51DFE3E049011140AA3013003F80747),
    .INIT_05(256'h06DA081D033BF79B0145FDBE0D6001FB03C6042DFBBFDF1A00E505B2FECEF932),
    .INIT_06(256'hFBDAFC89F29CFE7D04F4FF2DFCC9FD63F652033003D50351FCC3FA18EFB7FE85),
    .INIT_07(256'h0208FE44FBCE09E9FEF9FB4EFDBBFB9C0163FBB200DEE87BF81AFE06FBF4FDC7),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__18
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__18_n_1,nf_assign_fu_516_reg_rep__18_n_2,nf_assign_fu_516_reg_rep__18_n_3,nf_assign_fu_516_reg_rep__18_n_4,nf_assign_fu_516_reg_rep__18_n_5,nf_assign_fu_516_reg_rep__18_n_6,nf_assign_fu_516_reg_rep__18_n_7,nf_assign_fu_516_reg_rep__18_n_8,nf_assign_fu_516_reg_rep__18_n_9,nf_assign_fu_516_reg_rep__18_n_10,nf_assign_fu_516_reg_rep__18_n_11,nf_assign_fu_516_reg_rep__18_n_12,nf_assign_fu_516_reg_rep__18_n_13,nf_assign_fu_516_reg_rep__18_n_14,nf_assign_fu_516_reg_rep__18_n_15,nf_assign_fu_516_reg_rep__18_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__18_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__18_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__18_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h016801A541F3529D082A088200EB7F397A9A03E10580062E0660028977230188),
    .INIT_01(256'h7B4C7C547CD47AE87D6000660416001B56237D3D77577B91091079302A5B7F50),
    .INIT_02(256'h7FAF7FE5024B02847F4502DC002F7E83006D7F0606E30B1B7F7C030300C402FC),
    .INIT_03(256'h7C5F047E7D777A4810C0771505DE01BF04A576B204FD017F780C74317C037B6F),
    .INIT_04(256'h7E776E0E13AD7A9104CF026A7A54676E75787E5604A013E40AD401420408092A),
    .INIT_05(256'h06EA0831034877AE01527DCF0D9F020D03D7043E7BD162A600F705EA7EDD7941),
    .INIT_06(256'h7BF17CA4731E7E9505087F427CD87D7E76A9033903E5035F7CD27A2A71CC7E95),
    .INIT_07(256'h021A7E517BDD0A9A7F097B607DD17BAB01717BC600FB6BCD78427E197C1E7DDC),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__19
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__19_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__19_n_2,nf_assign_fu_516_reg_rep__19_n_3,nf_assign_fu_516_reg_rep__19_n_4,nf_assign_fu_516_reg_rep__19_n_5,nf_assign_fu_516_reg_rep__19_n_6,nf_assign_fu_516_reg_rep__19_n_7,nf_assign_fu_516_reg_rep__19_n_8,nf_assign_fu_516_reg_rep__19_n_9,nf_assign_fu_516_reg_rep__19_n_10,nf_assign_fu_516_reg_rep__19_n_11,nf_assign_fu_516_reg_rep__19_n_12,nf_assign_fu_516_reg_rep__19_n_13,nf_assign_fu_516_reg_rep__19_n_14,nf_assign_fu_516_reg_rep__19_n_15,nf_assign_fu_516_reg_rep__19_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__19_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__19_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__19_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h072D614006247BC80C5F00AD730576077BCF02AB01407A5D7B5E7D1C05730855),
    .INIT_01(256'h78C20062002F6E1B7A897DEB7BF905580A6404AD020F00457CAA0B587CDB00B9),
    .INIT_02(256'h7CCA01DE04157DB90BBB7A4F7D8A7BD37C7F108106E500B303E704887CAC0342),
    .INIT_03(256'h007F01B701D678047E657CDA7E697F997A9701B87B3D7EFD7E1004EB05AC7D6A),
    .INIT_04(256'h77A302B40B457E6102B5053B6ED005BF7F817CDE7F45108002A201CA748579DC),
    .INIT_05(256'h02586C7A7D0668D000FB7F9A18247C6502C106427BB77D517AF9060C75E1779D),
    .INIT_06(256'h0CC3000D09B200527DC8038F01AD7CFD01A906890AF17E540C587CFA06F879B6),
    .INIT_07(256'h0CDD7D70035F003A7FA909117E1277CF7A22010F2D210F9D77B87D7304B17D87),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__2
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__2_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__2_n_2,nf_assign_fu_516_reg_rep__2_n_3,nf_assign_fu_516_reg_rep__2_n_4,nf_assign_fu_516_reg_rep__2_n_5,nf_assign_fu_516_reg_rep__2_n_6,nf_assign_fu_516_reg_rep__2_n_7,nf_assign_fu_516_reg_rep__2_n_8,nf_assign_fu_516_reg_rep__2_n_9,nf_assign_fu_516_reg_rep__2_n_10,nf_assign_fu_516_reg_rep__2_n_11,nf_assign_fu_516_reg_rep__2_n_12,nf_assign_fu_516_reg_rep__2_n_13,nf_assign_fu_516_reg_rep__2_n_14,nf_assign_fu_516_reg_rep__2_n_15,nf_assign_fu_516_reg_rep__2_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__2_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__2_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__2_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h019601EC483356030A0B08F9010E7F5B7AB804510617065507AD02A877AD01F4),
    .INIT_01(256'h7B737C9A7CF17B077DAF007A045100345CAE7D7A78117BB009C4794A2EB17F6B),
    .INIT_02(256'h7FDA0051026502A87F61030E004B7E9F00907F2B07A90C057F97031700E20317),
    .INIT_03(256'h7C82049E7D9F7A6812B07937061501E104C77700051601BA789274DB7C217B90),
    .INIT_04(256'h7E916FD018067B5704E9028B7A766B7E762E7E8604BE19860B360166042A0CEF),
    .INIT_05(256'h07080858036477D6016C7DEF0E1D022F03F804607BF669BF011C06597EFD795E),
    .INIT_06(256'h7C1F7CDA74217EC4052F7F6C7CF67DB37757034C0407037B7CEF7A4C75F57EB6),
    .INIT_07(256'h023E7E6C7BFC0BFD7F2A7B837DFB7BCA018D7BED0136727178937E407C727E06),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__20
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__20_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__20_n_2,nf_assign_fu_516_reg_rep__20_n_3,nf_assign_fu_516_reg_rep__20_n_4,nf_assign_fu_516_reg_rep__20_n_5,nf_assign_fu_516_reg_rep__20_n_6,nf_assign_fu_516_reg_rep__20_n_7,nf_assign_fu_516_reg_rep__20_n_8,nf_assign_fu_516_reg_rep__20_n_9,nf_assign_fu_516_reg_rep__20_n_10,nf_assign_fu_516_reg_rep__20_n_11,nf_assign_fu_516_reg_rep__20_n_12,nf_assign_fu_516_reg_rep__20_n_13,nf_assign_fu_516_reg_rep__20_n_14,nf_assign_fu_516_reg_rep__20_n_15,nf_assign_fu_516_reg_rep__20_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__20_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__20_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__20_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h017F01C845135450091A08BD00FD7F4A7AA9041905CC064107070299776801BE),
    .INIT_01(256'h7B607C777CE37AF87D8800700433002859697D5B77B47BA1096A793D2C867F5E),
    .INIT_02(256'h7FC5001B025802967F5302F5003D7E91007F7F1907460B907F89030D00D30309),
    .INIT_03(256'h7C71048E7D8B7A5811B8782605F901D004B676D90509019D784F74867C127B80),
    .INIT_04(256'h7E846EEF15DA7AF404DC027B7A65697675D37E6E04AF16B50B05015404190B0C),
    .INIT_05(256'h06F90845035677C2015F7DDF0DDE021E03E8044F7BE46633010A06217EED794F),
    .INIT_06(256'h7C087CBF73A07EAC051B7F577CE77D987700034303F6036D7CE07A3B73E17EA5),
    .INIT_07(256'h022C7E5F7BED0B4C7F1A7B717DE67BBB017F7BD901186F1F786B7E2C7C487DF1),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__21
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__21_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__21_n_2,nf_assign_fu_516_reg_rep__21_n_3,nf_assign_fu_516_reg_rep__21_n_4,nf_assign_fu_516_reg_rep__21_n_5,nf_assign_fu_516_reg_rep__21_n_6,nf_assign_fu_516_reg_rep__21_n_7,nf_assign_fu_516_reg_rep__21_n_8,nf_assign_fu_516_reg_rep__21_n_9,nf_assign_fu_516_reg_rep__21_n_10,nf_assign_fu_516_reg_rep__21_n_11,nf_assign_fu_516_reg_rep__21_n_12,nf_assign_fu_516_reg_rep__21_n_13,nf_assign_fu_516_reg_rep__21_n_14,nf_assign_fu_516_reg_rep__21_n_15,nf_assign_fu_516_reg_rep__21_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__21_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__21_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__21_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h018A01DA46A3552A099308DB01057F537AB1043505F2064B075A02A0778A01D9),
    .INIT_01(256'h7B697C887CEA7B007D9C00750442002E5B0C7D6A77E37BA8099779432D9C7F64),
    .INIT_02(256'h7FCF0036025E029F7F5A030100447E9800887F2207780BCA7F90031200DA0310),
    .INIT_03(256'h7C7904967D957A60123478AE060701D904BE76EC051001AB787074B17C197B88),
    .INIT_04(256'h7E8B6F5F16F07B2604E202837A6D6A7A76007E7A04B7181D0B1D015D04220BFE),
    .INIT_05(256'h0700084F035D77CC01667DE70DFE022703F004577BED67F90113063D7EF57957),
    .INIT_06(256'h7C137CCD73E07EB805257F617CEF7DA5772C034703FE03747CE87A4374EB7EAD),
    .INIT_07(256'h02357E667BF50BA47F227B7A7DF07BC201867BE3012770C8787F7E367C5D7DFB),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__22
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__22_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__22_n_2,nf_assign_fu_516_reg_rep__22_n_3,nf_assign_fu_516_reg_rep__22_n_4,nf_assign_fu_516_reg_rep__22_n_5,nf_assign_fu_516_reg_rep__22_n_6,nf_assign_fu_516_reg_rep__22_n_7,nf_assign_fu_516_reg_rep__22_n_8,nf_assign_fu_516_reg_rep__22_n_9,nf_assign_fu_516_reg_rep__22_n_10,nf_assign_fu_516_reg_rep__22_n_11,nf_assign_fu_516_reg_rep__22_n_12,nf_assign_fu_516_reg_rep__22_n_13,nf_assign_fu_516_reg_rep__22_n_14,nf_assign_fu_516_reg_rep__22_n_15,nf_assign_fu_516_reg_rep__22_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__22_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__22_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__22_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01AD020F4B5457B60AFB0934011F7F6C7AC7048906630668085402B877F2022A),
    .INIT_01(256'h7B867CBC7D007B177DD70085046E00415FF47D98786E7BC00A1D795630DC7F79),
    .INIT_02(256'h7FF00088027202BB7F6E0326005A7EAD00A27F3E080D0C7A7FA4032100F00325),
    .INIT_03(256'h7C9404AE7DB37A7813A97A47063001F204D77727052201D878D475307C2F7BA1),
    .INIT_04(256'h7E9E70B11A337BBA04F6029C7A876D8676897E9E04CE1C560B660179043B0ED2),
    .INIT_05(256'h0717086C037277E901797E000E5C0241040904707C086D4C012F06917F0C796D),
    .INIT_06(256'h7C357CF574A37EDB05437F817D057DCD77AE0355041803897CFE7A5D780A7EC6),
    .INIT_07(256'h02517E7A7C0C0CAE7F3B7B957E107BD9019B7C01015375C378BB7E537C9C7E1B),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__23
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__23_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__23_n_2,nf_assign_fu_516_reg_rep__23_n_3,nf_assign_fu_516_reg_rep__23_n_4,nf_assign_fu_516_reg_rep__23_n_5,nf_assign_fu_516_reg_rep__23_n_6,nf_assign_fu_516_reg_rep__23_n_7,nf_assign_fu_516_reg_rep__23_n_8,nf_assign_fu_516_reg_rep__23_n_9,nf_assign_fu_516_reg_rep__23_n_10,nf_assign_fu_516_reg_rep__23_n_11,nf_assign_fu_516_reg_rep__23_n_12,nf_assign_fu_516_reg_rep__23_n_13,nf_assign_fu_516_reg_rep__23_n_14,nf_assign_fu_516_reg_rep__23_n_15,nf_assign_fu_516_reg_rep__23_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__23_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__23_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__23_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01C302324E74596A0BEC096F01317F7D7AD704C106AF067C08FB02C878360260),
    .INIT_01(256'h7B9A7CDF7D0F7B277DFE008F048C004D63397DB778CC7BCF0A77796333077F87),
    .INIT_02(256'h000500BE027F02CD7F7C033F00687EBB00B47F5108700CEE7FB1032C00FF0332),
    .INIT_03(256'h7CA604BE7DC77A8814A17B58064C020304E8774E052F01F5791775857C3E7BB1),
    .INIT_04(256'h7EAB71921C5F7C1D050302AC7A986F8E76E47EB604DD1F270B97018B044C10B5),
    .INIT_05(256'h07260880037F77FD01867E100E9B0252041A04817C1A70D9014106C97F1C797B),
    .INIT_06(256'h7C4C7D1075247EF305577F967D157DE87805035E042803977D0C7A6F7A1F7ED6),
    .INIT_07(256'h02637E877C1B0D5F7F4B7BA77E267BE801A97C140170791478E37E667CC67E30),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__24
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__24_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__24_n_2,nf_assign_fu_516_reg_rep__24_n_3,nf_assign_fu_516_reg_rep__24_n_4,nf_assign_fu_516_reg_rep__24_n_5,nf_assign_fu_516_reg_rep__24_n_6,nf_assign_fu_516_reg_rep__24_n_7,nf_assign_fu_516_reg_rep__24_n_8,nf_assign_fu_516_reg_rep__24_n_9,nf_assign_fu_516_reg_rep__24_n_10,nf_assign_fu_516_reg_rep__24_n_11,nf_assign_fu_516_reg_rep__24_n_12,nf_assign_fu_516_reg_rep__24_n_13,nf_assign_fu_516_reg_rep__24_n_14,nf_assign_fu_516_reg_rep__24_n_15,nf_assign_fu_516_reg_rep__24_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__24_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__24_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__24_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01A101FD49C456DD0A83091601177F647AC0046D063D065F080102B077CF020F),
    .INIT_01(256'h7B7D7CAB7CF97B0F7DC300800460003B5E517D8978407BB809F079502FC77F72),
    .INIT_02(256'h7FE5006D026B02B27F68031A00527EA600997F3507DB0C3F7F9D031C00E9031E),
    .INIT_03(256'h7C8B04A67DA97A70132D79BF062301E904CF7713051C01C978B375067C287B98),
    .INIT_04(256'h7E987040191C7B8804EF02937A7F6C82765B7E9204C61AEE0B4E016F04320DE1),
    .INIT_05(256'h07100862036B77E001737DF70E3C0238040104687BFF6B86012606757F057965),
    .INIT_06(256'h7C2A7CE874627ED005397F767CFE7DC077830350040F03827CF67A5577007EBE),
    .INIT_07(256'h02487E737C040C557F337B8C7E067BD101947BF70144741A78A77E497C877E10),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__25
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__25_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__25_n_2,nf_assign_fu_516_reg_rep__25_n_3,nf_assign_fu_516_reg_rep__25_n_4,nf_assign_fu_516_reg_rep__25_n_5,nf_assign_fu_516_reg_rep__25_n_6,nf_assign_fu_516_reg_rep__25_n_7,nf_assign_fu_516_reg_rep__25_n_8,nf_assign_fu_516_reg_rep__25_n_9,nf_assign_fu_516_reg_rep__25_n_10,nf_assign_fu_516_reg_rep__25_n_11,nf_assign_fu_516_reg_rep__25_n_12,nf_assign_fu_516_reg_rep__25_n_13,nf_assign_fu_516_reg_rep__25_n_14,nf_assign_fu_516_reg_rep__25_n_15,nf_assign_fu_516_reg_rep__25_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__25_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__25_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__25_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01B802204CE458900B73095101287F747ACF04A50689067208A702C078140245),
    .INIT_01(256'h7B907CCE7D087B1F7DEB008A047D004761977DA7789D7BC80A4A795D31F27F80),
    .INIT_02(256'h7FFB00A3027802C47F75033300617EB400AB7F48083E0CB47FAB032700F7032B),
    .INIT_03(256'h7C9D04B67DBD7A8014257AD0063E01FA04E0773B052901E678F5755B7C367BA9),
    .INIT_04(256'h7EA571211B497BEB04FC02A47A906E8A76B67EAA04D51DBF0B7F018204430FC4),
    .INIT_05(256'h071F0876037877F301807E080E7B0249041204797C116F12013806AD7F147974),
    .INIT_06(256'h7C417D0374E47EE7054D7F8B7D0D7DDA77DA0359042003907D057A6679157ECE),
    .INIT_07(256'h025A7E817C140D067F437B9E7E1B7BE101A27C0B0161776B78CF7E5D7CB17E25),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__26
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__26_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__26_n_2,nf_assign_fu_516_reg_rep__26_n_3,nf_assign_fu_516_reg_rep__26_n_4,nf_assign_fu_516_reg_rep__26_n_5,nf_assign_fu_516_reg_rep__26_n_6,nf_assign_fu_516_reg_rep__26_n_7,nf_assign_fu_516_reg_rep__26_n_8,nf_assign_fu_516_reg_rep__26_n_9,nf_assign_fu_516_reg_rep__26_n_10,nf_assign_fu_516_reg_rep__26_n_11,nf_assign_fu_516_reg_rep__26_n_12,nf_assign_fu_516_reg_rep__26_n_13,nf_assign_fu_516_reg_rep__26_n_14,nf_assign_fu_516_reg_rep__26_n_15,nf_assign_fu_516_reg_rep__26_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__26_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__26_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__26_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h037FF659F73108B32362FF9D037CF8F9007907FD013E0058FE4DF78C0409FA23),
    .INIT_01(256'hFC48FDD10139FE3AFB780580FFE20670FAB0FCA10022FF0605600294FCBCF813),
    .INIT_02(256'h0674FEA3FE26E7DF018A992508CDFAABF364FB8A036B014206C90187FC4106A6),
    .INIT_03(256'h022FF4DFFF9E0360026800B4FED3F6D10336DC3CB4EBFE410191F4E2D6BAFA92),
    .INIT_04(256'h0143F415FFBBFC61FFC1A11C0083F61A013BFC7AFB8F0552010A56AA05410422),
    .INIT_05(256'hFF870189FC7DFF28FBD6FF681E8CFD1F001C0094090B970000DC006E07430388),
    .INIT_06(256'hECA40101087202B10129DF3F040FFFFBFBBAFAA3FFAC040AFE1100DF0925FF27),
    .INIT_07(256'h05330AD70742FED3FABF1594F45D006500E4FB9B009CFF8C03DCF7E1FF4A03A0),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__27
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__27_n_1,nf_assign_fu_516_reg_rep__27_n_2,nf_assign_fu_516_reg_rep__27_n_3,nf_assign_fu_516_reg_rep__27_n_4,nf_assign_fu_516_reg_rep__27_n_5,nf_assign_fu_516_reg_rep__27_n_6,nf_assign_fu_516_reg_rep__27_n_7,nf_assign_fu_516_reg_rep__27_n_8,nf_assign_fu_516_reg_rep__27_n_9,nf_assign_fu_516_reg_rep__27_n_10,nf_assign_fu_516_reg_rep__27_n_11,nf_assign_fu_516_reg_rep__27_n_12,nf_assign_fu_516_reg_rep__27_n_13,nf_assign_fu_516_reg_rep__27_n_14,nf_assign_fu_516_reg_rep__27_n_15,nf_assign_fu_516_reg_rep__27_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__27_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__27_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__27_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0339F60DF65008751ADDFF92036CF8E800690791012D0048FE42F77603F6FA14),
    .INIT_01(256'hFC38FDC10128FE26FB60056EFFD10637FA99FC390013FEE00551025AFCAFF7D1),
    .INIT_02(256'h0662FE92FE12E545017897000892FA8EF271FB7B0354012E05AC0176FC330691),
    .INIT_03(256'h0220F3C8FF92034D025800A2FEC4F69E0328D74EB28DFE35017BF4A1D289FA64),
    .INIT_04(256'h0129F368FFA9FC52FFB09E910071F5E80130FC6BFB77053600ED533605090416),
    .INIT_05(256'hFF75016CFC6DFF16FBC3FF541CA5FD19000D0080082A970000CE005A070E0375),
    .INIT_06(256'hEBF600F007F4029E0117DD5E03FDFFEBFB95FA93FF9B03FAFDFE00CE08F2FF1E),
    .INIT_07(256'h05270A980733FEACFAB014B8F401005B00CFFB8A0087FF8303CDF7B3FF38038E),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__28
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__28_n_1,nf_assign_fu_516_reg_rep__28_n_2,nf_assign_fu_516_reg_rep__28_n_3,nf_assign_fu_516_reg_rep__28_n_4,nf_assign_fu_516_reg_rep__28_n_5,nf_assign_fu_516_reg_rep__28_n_6,nf_assign_fu_516_reg_rep__28_n_7,nf_assign_fu_516_reg_rep__28_n_8,nf_assign_fu_516_reg_rep__28_n_9,nf_assign_fu_516_reg_rep__28_n_10,nf_assign_fu_516_reg_rep__28_n_11,nf_assign_fu_516_reg_rep__28_n_12,nf_assign_fu_516_reg_rep__28_n_13,nf_assign_fu_516_reg_rep__28_n_14,nf_assign_fu_516_reg_rep__28_n_15,nf_assign_fu_516_reg_rep__28_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__28_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__28_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__28_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h035CF633F6C008941F1FFF980374F8F1007107C701350050FE48F7810400FA1B),
    .INIT_01(256'hFC40FDC90130FE30FB6C0577FFDA0654FAA5FC6D001BFEF305590277FCB6F7F2),
    .INIT_02(256'h066BFE9BFE1CE6920181971608B0FA9CF2EAFB8303600138063B017FFC3A069B),
    .INIT_03(256'h0228F453FF980356026000ABFECCF6B8032FD9C5B3BCFE3B0186F4C1D4A2FA7B),
    .INIT_04(256'h0136F3BFFFB2FC5AFFB99FD6007AF6010136FC73FB83054400FB54F00525041C),
    .INIT_05(256'hFF7E017AFC75FF1FFBCCFF5E1D98FD1C0015008A089A970000D500640729037F),
    .INIT_06(256'hEC4D00F8083302A80120DE4F0406FFF3FBA7FA9BFFA40402FE0800D6090CFF23),
    .INIT_07(256'h052D0AB7073AFEC0FAB81526F42F006000D9FB930092FF8803D4F7CAFF410397),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__29
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__29_n_1,nf_assign_fu_516_reg_rep__29_n_2,nf_assign_fu_516_reg_rep__29_n_3,nf_assign_fu_516_reg_rep__29_n_4,nf_assign_fu_516_reg_rep__29_n_5,nf_assign_fu_516_reg_rep__29_n_6,nf_assign_fu_516_reg_rep__29_n_7,nf_assign_fu_516_reg_rep__29_n_8,nf_assign_fu_516_reg_rep__29_n_9,nf_assign_fu_516_reg_rep__29_n_10,nf_assign_fu_516_reg_rep__29_n_11,nf_assign_fu_516_reg_rep__29_n_12,nf_assign_fu_516_reg_rep__29_n_13,nf_assign_fu_516_reg_rep__29_n_14,nf_assign_fu_516_reg_rep__29_n_15,nf_assign_fu_516_reg_rep__29_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__29_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__29_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__29_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0760628906367BD00C8A00BD73A176377BDF02BD014E7A707B717D2D058408F2),
    .INIT_01(256'h78D1007200526F847A997DFC7C09059E0A7904C4021F005C7CBA0C337CF000C6),
    .INIT_02(256'h7CDB01EE04307DCC0BFA7A6C7DA07BEA7C951133078300C603F604B27CC10352),
    .INIT_03(256'h009301C501EA78337E777CEF7E7F7FC77AA701C67B7B7F0E7E26050605BB7D74),
    .INIT_04(256'h77D002C70B697E7102C605506F9905CF7F927CEB7F58125402B101D774AC79F0),
    .INIT_05(256'h026C6E877D136B18010C7FAE19A07C6F02CB06CD7BCB7D637B0D0623762B77AE),
    .INIT_06(256'h0D09001C0A3700687DE603A001C07D1C01BB06970BA77E680CAF7D11070E79C7),
    .INIT_07(256'h0D807D76037C004B7FB909257E1E78177A7D01453925102F782E7D8104C17D9A),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__3
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__3_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__3_n_2,nf_assign_fu_516_reg_rep__3_n_3,nf_assign_fu_516_reg_rep__3_n_4,nf_assign_fu_516_reg_rep__3_n_5,nf_assign_fu_516_reg_rep__3_n_6,nf_assign_fu_516_reg_rep__3_n_7,nf_assign_fu_516_reg_rep__3_n_8,nf_assign_fu_516_reg_rep__3_n_9,nf_assign_fu_516_reg_rep__3_n_10,nf_assign_fu_516_reg_rep__3_n_11,nf_assign_fu_516_reg_rep__3_n_12,nf_assign_fu_516_reg_rep__3_n_13,nf_assign_fu_516_reg_rep__3_n_14,nf_assign_fu_516_reg_rep__3_n_15,nf_assign_fu_516_reg_rep__3_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__3_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__3_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__3_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03C4F6A4F81308F12BE7FFA8038BF90A00880869014F0067FE59F7A2041CFA32),
    .INIT_01(256'hFC57FDE1014BFE4EFB910593FFF406A9FAC7FD090032FF2C056F02CEFCC9F855),
    .INIT_02(256'h0685FEB4FE3BEA78019B9D420908FAC8F456FB980382015607E70198FC4E06BA),
    .INIT_03(256'h023EF5F6FFAB0373027800C7FEE2F7050343E12AB74AFE4E01A8F522DAEBFAC1),
    .INIT_04(256'h015DF4C3FFCEFC71FFD1A3A80096F64C0147FC8AFBA6056D01275A1E0579042F),
    .INIT_05(256'hFF9801A5FC8DFF3BFBE8FF7B2073FD26002B00A809EC970000EA00820777039B),
    .INIT_06(256'hED51011208F102C4013AE1200422000BFBE0FAB3FFBE0419FE2400F00959FF30),
    .INIT_07(256'h053F0B160750FEFBFACD1670F4B9007000F9FBAB00B1FF9503EBF80FFF5C03B1),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__30
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__30_n_1,nf_assign_fu_516_reg_rep__30_n_2,nf_assign_fu_516_reg_rep__30_n_3,nf_assign_fu_516_reg_rep__30_n_4,nf_assign_fu_516_reg_rep__30_n_5,nf_assign_fu_516_reg_rep__30_n_6,nf_assign_fu_516_reg_rep__30_n_7,nf_assign_fu_516_reg_rep__30_n_8,nf_assign_fu_516_reg_rep__30_n_9,nf_assign_fu_516_reg_rep__30_n_10,nf_assign_fu_516_reg_rep__30_n_11,nf_assign_fu_516_reg_rep__30_n_12,nf_assign_fu_516_reg_rep__30_n_13,nf_assign_fu_516_reg_rep__30_n_14,nf_assign_fu_516_reg_rep__30_n_15,nf_assign_fu_516_reg_rep__30_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__30_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__30_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__30_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0409F6F0F8F5092F346BFFB2039BF91C009808D5015F0077FE64F7B8042FFA41),
    .INIT_01(256'hFC67FDF1015CFE63FBA905A5000606E2FADFFD710041FF51057D0309FCD6F897),
    .INIT_02(256'h0697FEC6FE50ED1201ACA15F0943FAE5F548FBA70399016A090501A9FC5C06CF),
    .INIT_03(256'h024DF70CFFB70385028700D9FEF1F7390351E619B9A9FE5B01BFF563DF1CFAF0),
    .INIT_04(256'h0176F570FFE0FC81FFE2A63300A8F67F0152FC99FBBD058901435D9305B2043B),
    .INIT_05(256'hFFAA01C2FC9DFF4DFBFAFF8E225AFD2C003A00BB0ACE970000F8009607AC03AD),
    .INIT_06(256'hEDFF0123096F02D6014CE3000434001AFC05FAC3FFD00429FE370101098CFF39),
    .INIT_07(256'h054B0B55075FFF23FADB174CF515007A010EFBBC00C5FF9E03FAF83CFF6F03C3),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__31
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__31_n_1,nf_assign_fu_516_reg_rep__31_n_2,nf_assign_fu_516_reg_rep__31_n_3,nf_assign_fu_516_reg_rep__31_n_4,nf_assign_fu_516_reg_rep__31_n_5,nf_assign_fu_516_reg_rep__31_n_6,nf_assign_fu_516_reg_rep__31_n_7,nf_assign_fu_516_reg_rep__31_n_8,nf_assign_fu_516_reg_rep__31_n_9,nf_assign_fu_516_reg_rep__31_n_10,nf_assign_fu_516_reg_rep__31_n_11,nf_assign_fu_516_reg_rep__31_n_12,nf_assign_fu_516_reg_rep__31_n_13,nf_assign_fu_516_reg_rep__31_n_14,nf_assign_fu_516_reg_rep__31_n_15,nf_assign_fu_516_reg_rep__31_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__31_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__31_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__31_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03A1F67FF7A208D227A4FFA20383F9020080083301460060FE53F7970413FA2B),
    .INIT_01(256'hFC4FFDD90142FE44FB850589FFEB068DFABCFCD5002AFF19056702B1FCC2F834),
    .INIT_02(256'h067CFEACFE31E92C01929B3308EBFAB9F3DDFB910377014C07580190FC4806B0),
    .INIT_03(256'h0237F56AFFA50369027000BDFEDBF6EB033DDEB3B61BFE48019DF502D8D3FAAA),
    .INIT_04(256'h0150F46CFFC5FC69FFC9A262008DF6330141FC82FB9A056001185864055D0429),
    .INIT_05(256'hFF8F0197FC85FF31FBDFFF711F7FFD230024009E097C970000E30078075D0391),
    .INIT_06(256'hECFA010908B202BA0132E02F04180003FBCDFAABFFB50412FE1A00E7093FFF2C),
    .INIT_07(256'h05390AF60749FEE7FAC61602F48B006B00EEFBA300A6FF9103E3F7F8FF5303A9),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__32
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__32_n_1,nf_assign_fu_516_reg_rep__32_n_2,nf_assign_fu_516_reg_rep__32_n_3,nf_assign_fu_516_reg_rep__32_n_4,nf_assign_fu_516_reg_rep__32_n_5,nf_assign_fu_516_reg_rep__32_n_6,nf_assign_fu_516_reg_rep__32_n_7,nf_assign_fu_516_reg_rep__32_n_8,nf_assign_fu_516_reg_rep__32_n_9,nf_assign_fu_516_reg_rep__32_n_10,nf_assign_fu_516_reg_rep__32_n_11,nf_assign_fu_516_reg_rep__32_n_12,nf_assign_fu_516_reg_rep__32_n_13,nf_assign_fu_516_reg_rep__32_n_14,nf_assign_fu_516_reg_rep__32_n_15,nf_assign_fu_516_reg_rep__32_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__32_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__32_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__32_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03E6F6CAF88409103029FFAD0393F9130090089F0157006FFE5EF7AD0426FA3A),
    .INIT_01(256'hFC5FFDE90154FE59FB9D059CFFFD06C6FAD3FD3D0039FF3F057602EBFCCFF876),
    .INIT_02(256'h068EFEBDFE45EBC501A39F500926FAD6F4CFFBA0038E0160087601A1FC5506C4),
    .INIT_03(256'h0246F681FFB1037C027F00D0FEEAF71F034AE3A1B87AFE5401B4F543DD04FAD9),
    .INIT_04(256'h0169F519FFD7FC79FFDAA4ED009FF666014CFC91FBB2057B01355BD905950435),
    .INIT_05(256'hFFA101B4FC95FF44FBF1FF842166FD29003300B10A5D970000F1008C079203A4),
    .INIT_06(256'hEDA8011A093002CD0143E210042B0013FBF3FABBFFC70421FE2D00F80972FF35),
    .INIT_07(256'h05450B350758FF0FFAD416DEF4E700750104FBB300BBFF9903F3F825FF6503BA),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__33
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__33_n_1,nf_assign_fu_516_reg_rep__33_n_2,nf_assign_fu_516_reg_rep__33_n_3,nf_assign_fu_516_reg_rep__33_n_4,nf_assign_fu_516_reg_rep__33_n_5,nf_assign_fu_516_reg_rep__33_n_6,nf_assign_fu_516_reg_rep__33_n_7,nf_assign_fu_516_reg_rep__33_n_8,nf_assign_fu_516_reg_rep__33_n_9,nf_assign_fu_516_reg_rep__33_n_10,nf_assign_fu_516_reg_rep__33_n_11,nf_assign_fu_516_reg_rep__33_n_12,nf_assign_fu_516_reg_rep__33_n_13,nf_assign_fu_516_reg_rep__33_n_14,nf_assign_fu_516_reg_rep__33_n_15,nf_assign_fu_516_reg_rep__33_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__33_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__33_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__33_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0471F762FA48098C4133FFC203B2F93500B009780178008FFE75F7DA044CFA58),
    .INIT_01(256'hFC7EFE090177FE81FBCD05C000210738FB01FE0D0058FF8A05930360FCE9F8FA),
    .INIT_02(256'h06B1FEDFFE6EF0F901C6A78B099CFB11F6B3FBBD03BC01870AB201C3FC7006ED),
    .INIT_03(256'h0263F8AFFFCA03A2029F00F5FF08F7860366ED7EBD37FE6E01E1F5C5E566FB37),
    .INIT_04(256'h019DF674FFFBFC99FFFBAA0400C4F6CA0162FCB0FBE005B2016F62C10606044D),
    .INIT_05(256'hFFC401EDFCB5FF69FC16FFAB2535FD36005100D90C209700010E00B407FB03C9),
    .INIT_06(256'hEF04013C0A2D02F20166E5D104500032FC3EFADBFFEA0440FE53011A09D9FF46),
    .INIT_07(256'h055C0BB30775FF5EFAF11896F5A0008A012EFBD400E4FFAB0411F881FF8A03DD),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__34
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__34_n_1,nf_assign_fu_516_reg_rep__34_n_2,nf_assign_fu_516_reg_rep__34_n_3,nf_assign_fu_516_reg_rep__34_n_4,nf_assign_fu_516_reg_rep__34_n_5,nf_assign_fu_516_reg_rep__34_n_6,nf_assign_fu_516_reg_rep__34_n_7,nf_assign_fu_516_reg_rep__34_n_8,nf_assign_fu_516_reg_rep__34_n_9,nf_assign_fu_516_reg_rep__34_n_10,nf_assign_fu_516_reg_rep__34_n_11,nf_assign_fu_516_reg_rep__34_n_12,nf_assign_fu_516_reg_rep__34_n_13,nf_assign_fu_516_reg_rep__34_n_14,nf_assign_fu_516_reg_rep__34_n_15,nf_assign_fu_516_reg_rep__34_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__34_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__34_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__34_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h042BF716F966094E38AEFFB703A3F92400A0090B0168007FFE6AF7C40439FA49),
    .INIT_01(256'hFC6FFDF90165FE6DFBB505AE000F06FFFAEAFDA50049FF6405850326FCDCF8B8),
    .INIT_02(256'h06A0FECEFE5AEE5F01B4A36E0961FAF3F5C1FBAE03A50173099401B2FC6306D9),
    .INIT_03(256'h0255F798FFBE038F028F00E2FEF9F7520358E890BAD9FE6101CBF584E135FB08),
    .INIT_04(256'h0183F5C6FFE9FC89FFEAA77900B1F6980157FCA1FBC9059701525F4D05CE0441),
    .INIT_05(256'hFFB301D0FCA5FF56FC03FF98234EFD30004200C50B3E9700010000A007C603B7),
    .INIT_06(256'hEE56012B09AF02E00154E3F1043E0022FC18FACBFFD80431FE40010909A6FF3D),
    .INIT_07(256'h05510B740766FF37FAE217BAF544007F0119FBC400D0FFA20402F853FF7803CC),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__35
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__35_n_1,nf_assign_fu_516_reg_rep__35_n_2,nf_assign_fu_516_reg_rep__35_n_3,nf_assign_fu_516_reg_rep__35_n_4,nf_assign_fu_516_reg_rep__35_n_5,nf_assign_fu_516_reg_rep__35_n_6,nf_assign_fu_516_reg_rep__35_n_7,nf_assign_fu_516_reg_rep__35_n_8,nf_assign_fu_516_reg_rep__35_n_9,nf_assign_fu_516_reg_rep__35_n_10,nf_assign_fu_516_reg_rep__35_n_11,nf_assign_fu_516_reg_rep__35_n_12,nf_assign_fu_516_reg_rep__35_n_13,nf_assign_fu_516_reg_rep__35_n_14,nf_assign_fu_516_reg_rep__35_n_15,nf_assign_fu_516_reg_rep__35_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__35_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__35_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__35_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h044EF73CF9D7096D3CF0FFBD03AAF92D00A8094201700087FE6FF7CF0442FA50),
    .INIT_01(256'hFC77FE01016EFE77FBC105B70018071BFAF6FDD90050FF77058C0343FCE2F8D9),
    .INIT_02(256'h06A9FED7FE64EFAC01BDA57C097EFB02F63AFBB503B0017D0A2301BBFC6906E3),
    .INIT_03(256'h025CF823FFC40398029700EBFF00F76C035FEB07BC08FE6701D6F5A4E34DFB1F),
    .INIT_04(256'h0190F61DFFF2FC91FFF3A8BF00BBF6B1015DFCA8FBD505A50160610705EA0447),
    .INIT_05(256'hFFBB01DFFCADFF5FFC0DFFA12441FD33004900CF0BAF9700010700AA07E003C0),
    .INIT_06(256'hEEAD013409EE02E9015DE4E10447002AFC2BFAD3FFE10439FE49011109BFFF42),
    .INIT_07(256'h05570B93076EFF4BFAEA1828F57200850123FBCC00DAFFA7040AF86AFF8103D5),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__36
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__36_n_1,nf_assign_fu_516_reg_rep__36_n_2,nf_assign_fu_516_reg_rep__36_n_3,nf_assign_fu_516_reg_rep__36_n_4,nf_assign_fu_516_reg_rep__36_n_5,nf_assign_fu_516_reg_rep__36_n_6,nf_assign_fu_516_reg_rep__36_n_7,nf_assign_fu_516_reg_rep__36_n_8,nf_assign_fu_516_reg_rep__36_n_9,nf_assign_fu_516_reg_rep__36_n_10,nf_assign_fu_516_reg_rep__36_n_11,nf_assign_fu_516_reg_rep__36_n_12,nf_assign_fu_516_reg_rep__36_n_13,nf_assign_fu_516_reg_rep__36_n_14,nf_assign_fu_516_reg_rep__36_n_15,nf_assign_fu_516_reg_rep__36_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__36_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__36_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__36_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h04B6F7ADFB2909C949B8FFCD03C2F94700C009E40189009EFE80F7F0045FFA67),
    .INIT_01(256'hFC8EFE190189FE96FBE505D200330771FB18FE750067FFB005A2039AFCF6F93C),
    .INIT_02(256'h06C3FEF1FE83F39301D7ABA809D7FB2EF7A6FBCB03D3019B0BCF01D4FC7E0702),
    .INIT_03(256'h0272F9C5FFD703B402AE0107FF17F7BA0373F26CBF96FE7A01F8F606E997FB65),
    .INIT_04(256'h01B6F721000EFCA8000CAC9000D6F6FC016EFCBFFBF805CE018C6636063E045A),
    .INIT_05(256'hFFD6020AFCC5FF7BFC28FFBE271CFD3D006000ED0D019700011C00C9082F03DC),
    .INIT_06(256'hEFB1014D0AAC03050177E7B204630042FC63FAEBFFFC0450FE66012B0A0CFF4F),
    .INIT_07(256'h05680BF20784FF86FAFF1972F5FC00940143FBE500F9FFB40421F8AFFF9C03EF),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__37
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__37_n_1,nf_assign_fu_516_reg_rep__37_n_2,nf_assign_fu_516_reg_rep__37_n_3,nf_assign_fu_516_reg_rep__37_n_4,nf_assign_fu_516_reg_rep__37_n_5,nf_assign_fu_516_reg_rep__37_n_6,nf_assign_fu_516_reg_rep__37_n_7,nf_assign_fu_516_reg_rep__37_n_8,nf_assign_fu_516_reg_rep__37_n_9,nf_assign_fu_516_reg_rep__37_n_10,nf_assign_fu_516_reg_rep__37_n_11,nf_assign_fu_516_reg_rep__37_n_12,nf_assign_fu_516_reg_rep__37_n_13,nf_assign_fu_516_reg_rep__37_n_14,nf_assign_fu_516_reg_rep__37_n_15,nf_assign_fu_516_reg_rep__37_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__37_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__37_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__37_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h04FBF7F9FC0B0A07523CFFD703D1F95800D00A50019A00AEFE8BF8060472FA76),
    .INIT_01(256'hFC9EFE29019AFEAAFBFD05E5004507AAFB30FEDE0077FFD605B103D5FD02F97E),
    .INIT_02(256'h06D5FF02FE98F62C01E8AFC50A11FB4BF898FBDA03EA01AF0CED01E5FC8B0716),
    .INIT_03(256'h0281FADCFFE303C702BE011AFF26F7ED0381F75BC1F5FE87020FF647EDC8FB94),
    .INIT_04(256'h01D0F7CE0020FCB8001CAF1B00E8F72E0179FCCFFC0F05EA01A8690106770466),
    .INIT_05(256'hFFE70226FCD4FF8DFC3AFFD12903FD43006F01000DE39700012A00DD086403EE),
    .INIT_06(256'hF05F015E0B2A03170189E99204750051FC89FAFA000D045FFE78013C0A40FF58),
    .INIT_07(256'h05740C310793FFAEFB0D1A4EF658009F0158FBF5010EFFBD0430F8DCFFAF0401),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__38
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__38_n_1,nf_assign_fu_516_reg_rep__38_n_2,nf_assign_fu_516_reg_rep__38_n_3,nf_assign_fu_516_reg_rep__38_n_4,nf_assign_fu_516_reg_rep__38_n_5,nf_assign_fu_516_reg_rep__38_n_6,nf_assign_fu_516_reg_rep__38_n_7,nf_assign_fu_516_reg_rep__38_n_8,nf_assign_fu_516_reg_rep__38_n_9,nf_assign_fu_516_reg_rep__38_n_10,nf_assign_fu_516_reg_rep__38_n_11,nf_assign_fu_516_reg_rep__38_n_12,nf_assign_fu_516_reg_rep__38_n_13,nf_assign_fu_516_reg_rep__38_n_14,nf_assign_fu_516_reg_rep__38_n_15,nf_assign_fu_516_reg_rep__38_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__38_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__38_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__38_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0493F788FAB909AB4575FFC703BAF93E00B809AE01810096FE7AF7E50455FA5F),
    .INIT_01(256'hFC86FE110180FE8CFBD905C9002A0754FB0DFE410060FF9D059B037DFCEFF91B),
    .INIT_02(256'h06BAFEE8FE79F24601CEA99909B9FB1FF72DFBC403C701910B4101CCFC7706F8),
    .INIT_03(256'h026BF93AFFD103AB02A700FEFF0FF7A0036CEFF5BE67FE7401EDF5E5E77FFB4E),
    .INIT_04(256'h01A9F6CA0005FCA00003AB4A00CDF6E30168FCB8FBEC05C0017D647B06220453),
    .INIT_05(256'hFFCD01FBFCBDFF72FC1FFFB42628FD39005800E30C919700011500BE081503D2),
    .INIT_06(256'hEF5A01450A6C02FC016EE6C10459003AFC50FAE3FFF30448FE5C012209F3FF4B),
    .INIT_07(256'h05620BD2077DFF72FAF81904F5CE008F0138FBDC00EFFFB00419F898FF9303E6),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__39
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__39_n_1,nf_assign_fu_516_reg_rep__39_n_2,nf_assign_fu_516_reg_rep__39_n_3,nf_assign_fu_516_reg_rep__39_n_4,nf_assign_fu_516_reg_rep__39_n_5,nf_assign_fu_516_reg_rep__39_n_6,nf_assign_fu_516_reg_rep__39_n_7,nf_assign_fu_516_reg_rep__39_n_8,nf_assign_fu_516_reg_rep__39_n_9,nf_assign_fu_516_reg_rep__39_n_10,nf_assign_fu_516_reg_rep__39_n_11,nf_assign_fu_516_reg_rep__39_n_12,nf_assign_fu_516_reg_rep__39_n_13,nf_assign_fu_516_reg_rep__39_n_14,nf_assign_fu_516_reg_rep__39_n_15,nf_assign_fu_516_reg_rep__39_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__39_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__39_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__39_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0714609B061B7BC40C4900A572B775EF7BC702A201397A547B547D13056B0807),
    .INIT_01(256'h78BA005A001D6D677A817DE37BF105360A5A04A1020800397CA20AEA7CD000B3),
    .INIT_02(256'h7CC101D604077DB00B9C7A407D7F7BC77C751028069500AA03E004737CA2033A),
    .INIT_03(256'h007601B001CC77EC7E5C7CCF7E5E7F827A8F01B27B1E7EF47E0504DE05A47D65),
    .INIT_04(256'h778D02AA0B327E5902AC05316E6C05B77F797CD77F3B0F96029B01C4747279D2),
    .INIT_05(256'h024D6B747CFF67AB00F37F9017677C6002BD05FC7BAD7D497AEF060175BC7794),
    .INIT_06(256'h0CA00006097000487DB8038701A47CEE019F06820A967E4A0C2C7CEF06ED79AD),
    .INIT_07(256'h0C8B7D6D035100327FA209067E0C77AB79F500F3271F0F54777D7D6C04A87D7E),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__4
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__4_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__4_n_2,nf_assign_fu_516_reg_rep__4_n_3,nf_assign_fu_516_reg_rep__4_n_4,nf_assign_fu_516_reg_rep__4_n_5,nf_assign_fu_516_reg_rep__4_n_6,nf_assign_fu_516_reg_rep__4_n_7,nf_assign_fu_516_reg_rep__4_n_8,nf_assign_fu_516_reg_rep__4_n_9,nf_assign_fu_516_reg_rep__4_n_10,nf_assign_fu_516_reg_rep__4_n_11,nf_assign_fu_516_reg_rep__4_n_12,nf_assign_fu_516_reg_rep__4_n_13,nf_assign_fu_516_reg_rep__4_n_14,nf_assign_fu_516_reg_rep__4_n_15,nf_assign_fu_516_reg_rep__4_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__4_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__4_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__4_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h04D8F7D3FB9A09E84DFAFFD203CAF94F00C80A1A019200A6FE86F7FB0468FA6E),
    .INIT_01(256'hFC96FE210191FEA0FBF105DC003C078DFB24FEAA006FFFC305AA03B7FCFCF95D),
    .INIT_02(256'h06CCFEF9FE8DF4DF01DFADB709F4FB3CF81FFBD203DE01A50C5E01DDFC85070C),
    .INIT_03(256'h027AFA51FFDD03BE02B60110FF1EF7D3037AF4E4C0C6FE800204F626EBB0FB7D),
    .INIT_04(256'h01C3F7770017FCB00014ADD600DFF7150173FCC7FC0305DC019A67F0065B0460),
    .INIT_05(256'hFFDF0218FCCDFF84FC31FFC8280FFD40006700F60D729700012300D3084A03E5),
    .INIT_06(256'hF00801560AEB030E0180E8A2046C004AFC76FAF200040458FE6F01330A26FF54),
    .INIT_07(256'h056E0C11078BFF9AFB0619E0F62A009A014DFBED0103FFB90428F8C6FFA503F8),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__40
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__40_n_1,nf_assign_fu_516_reg_rep__40_n_2,nf_assign_fu_516_reg_rep__40_n_3,nf_assign_fu_516_reg_rep__40_n_4,nf_assign_fu_516_reg_rep__40_n_5,nf_assign_fu_516_reg_rep__40_n_6,nf_assign_fu_516_reg_rep__40_n_7,nf_assign_fu_516_reg_rep__40_n_8,nf_assign_fu_516_reg_rep__40_n_9,nf_assign_fu_516_reg_rep__40_n_10,nf_assign_fu_516_reg_rep__40_n_11,nf_assign_fu_516_reg_rep__40_n_12,nf_assign_fu_516_reg_rep__40_n_13,nf_assign_fu_516_reg_rep__40_n_14,nf_assign_fu_516_reg_rep__40_n_15,nf_assign_fu_516_reg_rep__40_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__40_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__40_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__40_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFDFE050EFCE8FF0B03610BF70D2AFFE406D0F86001F6FF320EAEFD2AFEF3FE9C),
    .INIT_01(256'hFD07058DF30FFCFA0108970003F5F8BFF4FFF9E2FC58FCF10969FF1303A00A72),
    .INIT_02(256'hFC72FCA80828048EFDBF033803D6FD17005505EBFC52FA1511A0060CFA6340A4),
    .INIT_03(256'h04230531001BFBA40054F4BEFEB1045D05D90BBCF19EFD3B043E0821F7380B62),
    .INIT_04(256'hFCE2F6D7016E022C06970600F95409130146050EFB21FF5CFD8BFAFE001A0642),
    .INIT_05(256'h0BE20CF2FDD6F5B80CD8F64CFE78FCD2FCF7FC84FCFB00110070021B0595F8DD),
    .INIT_06(256'h0A73001700940173001502380340028EF3FBFBF302BB094209640069FC7FFCBF),
    .INIT_07(256'h001E0121FADE0344010602DA054BFB91F6BB03C406FFFFA906090311FF48022B),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__41
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__41_n_1,nf_assign_fu_516_reg_rep__41_n_2,nf_assign_fu_516_reg_rep__41_n_3,nf_assign_fu_516_reg_rep__41_n_4,nf_assign_fu_516_reg_rep__41_n_5,nf_assign_fu_516_reg_rep__41_n_6,nf_assign_fu_516_reg_rep__41_n_7,nf_assign_fu_516_reg_rep__41_n_8,nf_assign_fu_516_reg_rep__41_n_9,nf_assign_fu_516_reg_rep__41_n_10,nf_assign_fu_516_reg_rep__41_n_11,nf_assign_fu_516_reg_rep__41_n_12,nf_assign_fu_516_reg_rep__41_n_13,nf_assign_fu_516_reg_rep__41_n_14,nf_assign_fu_516_reg_rep__41_n_15,nf_assign_fu_516_reg_rep__41_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__41_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__41_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__41_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFDEE0500FCD8FEFB03550B060CDEFFCC06C0F81901E2FF1E0E55FD1EFEDFFE8A),
    .INIT_01(256'hFCFB0580F296FCEA00F2970003E9F88AF4C4F9CDFC05FCD80931FF0B038F0996),
    .INIT_02(256'hFC5CFC9707ED0479FD9803240398FD06004505A0FC26FA08111F05FDFA533CF6),
    .INIT_03(256'h0417051F0005FB930040F415FE99042005C30B1AF165FD25042E07E6F70A0AF8),
    .INIT_04(256'hFCD0F6AC011C021D065C0586F92108DD01380454FB11FF4DFD7BFAD6000F0601),
    .INIT_05(256'h0B370AD0FDC0F54D0C8AF61EFE67FCC7FCF0FC6AFCDA00000047020A0586F846),
    .INIT_06(256'h0A1B000900600165FFF3022D032E027AF3AAFBDD02A4091607DE005CFC71FCAE),
    .INIT_07(256'hFFF80116FAC4033600F702B8053FFB86F6AD03B405F6FF9C05FE02E6FF1F0222),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__42
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__42_n_1,nf_assign_fu_516_reg_rep__42_n_2,nf_assign_fu_516_reg_rep__42_n_3,nf_assign_fu_516_reg_rep__42_n_4,nf_assign_fu_516_reg_rep__42_n_5,nf_assign_fu_516_reg_rep__42_n_6,nf_assign_fu_516_reg_rep__42_n_7,nf_assign_fu_516_reg_rep__42_n_8,nf_assign_fu_516_reg_rep__42_n_9,nf_assign_fu_516_reg_rep__42_n_10,nf_assign_fu_516_reg_rep__42_n_11,nf_assign_fu_516_reg_rep__42_n_12,nf_assign_fu_516_reg_rep__42_n_13,nf_assign_fu_516_reg_rep__42_n_14,nf_assign_fu_516_reg_rep__42_n_15,nf_assign_fu_516_reg_rep__42_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__42_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__42_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__42_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFDF60507FCE0FF03035B0B7E0D04FFD806C8F83C01ECFF280E82FD24FEE9FE93),
    .INIT_01(256'hFD010586F2D2FCF200FD970003EFF8A4F4E2F9D7FC2EFCE4094DFF0F03970A04),
    .INIT_02(256'hFC67FCA0080B0483FDAC032E03B7FD0F004D05C5FC3CFA0E11600604FA5B3ECD),
    .INIT_03(256'h041D05280010FB9B004AF469FEA5043F05CE0B6BF182FD3004360804F7210B2D),
    .INIT_04(256'hFCD9F6C201450224067A05C3F93A08F8013F04B1FB19FF55FD83FAEA00140621),
    .INIT_05(256'h0B8C0BE1FDCBF5830CB1F635FE70FCCDFCF3FC77FCEB0008005C0212058DF892),
    .INIT_06(256'h0A470010007A016C0004023203370284F3D2FBE802B0092C08A10063FC78FCB6),
    .INIT_07(256'h000B011BFAD1033D00FE02C90545FB8BF6B403BC067BFFA2060302FCFF330226),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__43
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__43_n_1,nf_assign_fu_516_reg_rep__43_n_2,nf_assign_fu_516_reg_rep__43_n_3,nf_assign_fu_516_reg_rep__43_n_4,nf_assign_fu_516_reg_rep__43_n_5,nf_assign_fu_516_reg_rep__43_n_6,nf_assign_fu_516_reg_rep__43_n_7,nf_assign_fu_516_reg_rep__43_n_8,nf_assign_fu_516_reg_rep__43_n_9,nf_assign_fu_516_reg_rep__43_n_10,nf_assign_fu_516_reg_rep__43_n_11,nf_assign_fu_516_reg_rep__43_n_12,nf_assign_fu_516_reg_rep__43_n_13,nf_assign_fu_516_reg_rep__43_n_14,nf_assign_fu_516_reg_rep__43_n_15,nf_assign_fu_516_reg_rep__43_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__43_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__43_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__43_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFE0E051CFCF8FF1B036E0CE80D76FFFB06E1F8A7020BFF450F06FD36FF08FEAE),
    .INIT_01(256'hFD13059AF388FD0A011E97000400F8F3F53BF9F7FCAAFD0B09A1FF1B03B10B4E),
    .INIT_02(256'hFC87FCBA086204A3FDE6034D0415FD2900650635FC7DFA231222061BFA734451),
    .INIT_03(256'h042E05420030FBB40068F566FEC9049905EE0C5DF1D7FD51044E085DF7660BCC),
    .INIT_04(256'hFCF3F70301BF023B06D2067AF9860949015405C8FB31FF6BFD9CFB2500250683),
    .INIT_05(256'h0C8C0F13FDECF6230D27F67AFE8AFCDDFCFFFC9EFD1C00210099022C05A4F974),
    .INIT_06(256'h0ACC002500C8018200380242035302A2F44BFC0902D2096D0AE90077FC8EFCCF),
    .INIT_07(256'h0045012BFAF70351011602FC0556FB9BF6CA03D30808FFB60614033DFF710234),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__44
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__44_n_1,nf_assign_fu_516_reg_rep__44_n_2,nf_assign_fu_516_reg_rep__44_n_3,nf_assign_fu_516_reg_rep__44_n_4,nf_assign_fu_516_reg_rep__44_n_5,nf_assign_fu_516_reg_rep__44_n_6,nf_assign_fu_516_reg_rep__44_n_7,nf_assign_fu_516_reg_rep__44_n_8,nf_assign_fu_516_reg_rep__44_n_9,nf_assign_fu_516_reg_rep__44_n_10,nf_assign_fu_516_reg_rep__44_n_11,nf_assign_fu_516_reg_rep__44_n_12,nf_assign_fu_516_reg_rep__44_n_13,nf_assign_fu_516_reg_rep__44_n_14,nf_assign_fu_516_reg_rep__44_n_15,nf_assign_fu_516_reg_rep__44_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__44_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__44_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__44_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFE1F052AFD08FF2B037A0DD90DC3001306F1F8EE021FFF590F5FFD43FF1CFEC0),
    .INIT_01(256'hFD1F05A7F402FD1901349700040BF927F576FA0CFCFDFD2409DAFF2203C20C2A),
    .INIT_02(256'hFC9CFCCB089D04B8FE0C03610454FD3B00750680FCA9FA3112A30629FA8347FE),
    .INIT_03(256'h043A05540046FBC5007CF60FFEE104D606030CFFF210FD67045E0899F7930C36),
    .INIT_04(256'hFD05F72F0211024A070D06F4F9B8097F01620683FB41FF7AFDACFB4D003006C4),
    .INIT_05(256'h0D361135FE03F68E0D75F6A8FE9BFCE8FD06FCB8FD3E003100C3023D05B3FA0A),
    .INIT_06(256'h0B24003300FB0191005B024D036502B6F49CFC1F02E909990C6F0084FC9CFCDF),
    .INIT_07(256'h006B0136FB11035E0125031E0562FBA6F6D903E30912FFC3061F0368FF9B023E),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__45
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__45_n_1,nf_assign_fu_516_reg_rep__45_n_2,nf_assign_fu_516_reg_rep__45_n_3,nf_assign_fu_516_reg_rep__45_n_4,nf_assign_fu_516_reg_rep__45_n_5,nf_assign_fu_516_reg_rep__45_n_6,nf_assign_fu_516_reg_rep__45_n_7,nf_assign_fu_516_reg_rep__45_n_8,nf_assign_fu_516_reg_rep__45_n_9,nf_assign_fu_516_reg_rep__45_n_10,nf_assign_fu_516_reg_rep__45_n_11,nf_assign_fu_516_reg_rep__45_n_12,nf_assign_fu_516_reg_rep__45_n_13,nf_assign_fu_516_reg_rep__45_n_14,nf_assign_fu_516_reg_rep__45_n_15,nf_assign_fu_516_reg_rep__45_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__45_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__45_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__45_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFE060515FCF0FF1303670C6F0D50FFEF06D9F8830201FF3C0EDAFD30FEFDFEA5),
    .INIT_01(256'hFD0D0593F34CFD020113970003FAF8D9F51DF9ECFC81FCFE0985FF1703A80AE0),
    .INIT_02(256'hFC7CFCB108450498FDD2034303F6FD20005D0610FC68FA1C11E10613FA6B427A),
    .INIT_03(256'h042805390026FBAC005EF512FEBD047B05E30C0DF1BAFD460446083FF74F0B97),
    .INIT_04(256'hFCEBF6ED0196023306B5063DF96D092E014D056BFB29FF63FD94FB11001F0662),
    .INIT_05(256'h0C370E03FDE1F5EE0CFFF663FE81FCD8FCFBFC91FD0C001900850223059CF928),
    .INIT_06(256'h0A9F001E00AE017B0027023D03490298F423FBFE02C709570A260070FC87FCC7),
    .INIT_07(256'h00310126FAEA034A010E02EB0550FB96F6C303CC0784FFAF060E0327FF5D0230),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__46
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__46_n_1,nf_assign_fu_516_reg_rep__46_n_2,nf_assign_fu_516_reg_rep__46_n_3,nf_assign_fu_516_reg_rep__46_n_4,nf_assign_fu_516_reg_rep__46_n_5,nf_assign_fu_516_reg_rep__46_n_6,nf_assign_fu_516_reg_rep__46_n_7,nf_assign_fu_516_reg_rep__46_n_8,nf_assign_fu_516_reg_rep__46_n_9,nf_assign_fu_516_reg_rep__46_n_10,nf_assign_fu_516_reg_rep__46_n_11,nf_assign_fu_516_reg_rep__46_n_12,nf_assign_fu_516_reg_rep__46_n_13,nf_assign_fu_516_reg_rep__46_n_14,nf_assign_fu_516_reg_rep__46_n_15,nf_assign_fu_516_reg_rep__46_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__46_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__46_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__46_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFE170523FD00FF2303740D600D9C000706E9F8CA0215FF4F0F32FD3DFF12FEB7),
    .INIT_01(256'hFD1905A0F3C5FD11012997000406F90DF558FA01FCD4FD1809BDFF1F03B90BBC),
    .INIT_02(256'hFC91FCC2087F04ADFDF903570434FD32006D065BFC93FA2A12620622FA7B4627),
    .INIT_03(256'h0434054B003BFBBC0072F5BBFED504B805F90CAEF1F3FD5C0456087BF77D0C01),
    .INIT_04(256'hFCFCF71901E8024206F006B7F99F0964015B0625FB39FF72FDA4FB39002A06A4),
    .INIT_05(256'h0CE11024FDF7F6590D4EF691FE93FCE2FD03FCABFD2D002900AE023505ACF9BF),
    .INIT_06(256'h0AF8002C00E1018A004A0248035C02ACF473FC1402DE09830BAC007DFC95FCD7),
    .INIT_07(256'h00580131FB040357011D030D055CFBA1F6D103DB088DFFBD06190352FF860239),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__47
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__47_n_1,nf_assign_fu_516_reg_rep__47_n_2,nf_assign_fu_516_reg_rep__47_n_3,nf_assign_fu_516_reg_rep__47_n_4,nf_assign_fu_516_reg_rep__47_n_5,nf_assign_fu_516_reg_rep__47_n_6,nf_assign_fu_516_reg_rep__47_n_7,nf_assign_fu_516_reg_rep__47_n_8,nf_assign_fu_516_reg_rep__47_n_9,nf_assign_fu_516_reg_rep__47_n_10,nf_assign_fu_516_reg_rep__47_n_11,nf_assign_fu_516_reg_rep__47_n_12,nf_assign_fu_516_reg_rep__47_n_13,nf_assign_fu_516_reg_rep__47_n_14,nf_assign_fu_516_reg_rep__47_n_15,nf_assign_fu_516_reg_rep__47_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__47_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__47_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__47_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFE37053FFD20FF43038C0F420E350036070AF959023DFF770FE3FD56FF3AFEDC),
    .INIT_01(256'hFD3105BAF4B7FD3101559700041CF975F5CEFA2BFD79FD4B0A2EFF2E03DB0D74),
    .INIT_02(256'hFCBCFCE508F404D7FE46037F04B2FD55008D06F0FCEAFA461365063FFA9A4D82),
    .INIT_03(256'h044B056E0066FBDD009AF70CFF05053106240DF1F265FD89047608F2F7D80CD5),
    .INIT_04(256'hFD20F770028C0260076607ABFA0309D00176079AFB59FF90FDC5FB8800400726),
    .INIT_05(256'h0E361467FE24F72E0DEAF6EDFEB5FCF8FD12FCDFFD6F00490100025705CAFAEC),
    .INIT_06(256'h0BA90048014901A8008F025D038002D4F514FC40030C09DA0EB70098FCB1FCF7),
    .INIT_07(256'h00A50147FB370372013C03510574FBB6F6EF03FB0A9FFFD7063003A9FFD9024C),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__48
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__48_n_1,nf_assign_fu_516_reg_rep__48_n_2,nf_assign_fu_516_reg_rep__48_n_3,nf_assign_fu_516_reg_rep__48_n_4,nf_assign_fu_516_reg_rep__48_n_5,nf_assign_fu_516_reg_rep__48_n_6,nf_assign_fu_516_reg_rep__48_n_7,nf_assign_fu_516_reg_rep__48_n_8,nf_assign_fu_516_reg_rep__48_n_9,nf_assign_fu_516_reg_rep__48_n_10,nf_assign_fu_516_reg_rep__48_n_11,nf_assign_fu_516_reg_rep__48_n_12,nf_assign_fu_516_reg_rep__48_n_13,nf_assign_fu_516_reg_rep__48_n_14,nf_assign_fu_516_reg_rep__48_n_15,nf_assign_fu_516_reg_rep__48_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__48_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__48_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__48_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFE270531FD10FF3303800E510DE9001F06FAF9120229FF630F8BFD49FF26FEC9),
    .INIT_01(256'hFD2505ADF43EFD21013F97000411F941F593FA16FD26FD3109F6FF2603CA0C98),
    .INIT_02(256'hFCA7FCD308BA04C2FE20036B0473FD43007D06A5FCBFFA3812E30631FA8B49D5),
    .INIT_03(256'h043F055C0050FBCD0086F663FEED04F4060E0D50F22CFD72046608B6F7AA0C6B),
    .INIT_04(256'hFD0EF745023A0251072B0731F9D1099A016906E0FB49FF81FDB5FB61003506E5),
    .INIT_05(256'h0D8B1246FE0EF6C30D9CF6BFFEA4FCEDFD0AFCC5FD4E003900D7024605BBFA56),
    .INIT_06(256'h0B50003A01150199006C0252036E02C0F4C4FC2A02F509AE0D32008BFCA3FCE7),
    .INIT_07(256'h007E013CFB1E0365012D032F0568FBABF6E003EB0996FFCA0624037EFFB00243),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__49
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__49_n_1,nf_assign_fu_516_reg_rep__49_n_2,nf_assign_fu_516_reg_rep__49_n_3,nf_assign_fu_516_reg_rep__49_n_4,nf_assign_fu_516_reg_rep__49_n_5,nf_assign_fu_516_reg_rep__49_n_6,nf_assign_fu_516_reg_rep__49_n_7,nf_assign_fu_516_reg_rep__49_n_8,nf_assign_fu_516_reg_rep__49_n_9,nf_assign_fu_516_reg_rep__49_n_10,nf_assign_fu_516_reg_rep__49_n_11,nf_assign_fu_516_reg_rep__49_n_12,nf_assign_fu_516_reg_rep__49_n_13,nf_assign_fu_516_reg_rep__49_n_14,nf_assign_fu_516_reg_rep__49_n_15,nf_assign_fu_516_reg_rep__49_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__49_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__49_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__49_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h074661E5062D7BCC0C7400B57353761F7BD702B401477A677B687D24057C08A3),
    .INIT_01(256'h78CA006A00416ED07A917DF37C01057B0A6E04B9021700517CB20BC67CE500C0),
    .INIT_02(256'h7CD201E604227DC30BDB7A5D7D957BDE7C8A10DA073400BD03EF049D7CB7034A),
    .INIT_03(256'h008901BE01E0781B7E6E7CE57E747FB07A9F01BF7B5C7F067E1B04F905B47D6F),
    .INIT_04(256'h77BA02BD0B577E6902BE05466F3505C77F897CE47F4E116A02AA01D1749979E6),
    .INIT_05(256'h02626D817D0D69F401047FA418E27C6A02C606887BC17D5A7B030617760677A6),
    .INIT_06(256'h0CE6001509F4005D7DD7039801B77D0C01B206900B4C7E5E0C837D06070379BF),
    .INIT_07(256'h0D2E7D73036D00427FB1091B7E1877F37A50012A33230FE677F37D7A04B97D90),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__5
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__5_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__5_n_2,nf_assign_fu_516_reg_rep__5_n_3,nf_assign_fu_516_reg_rep__5_n_4,nf_assign_fu_516_reg_rep__5_n_5,nf_assign_fu_516_reg_rep__5_n_6,nf_assign_fu_516_reg_rep__5_n_7,nf_assign_fu_516_reg_rep__5_n_8,nf_assign_fu_516_reg_rep__5_n_9,nf_assign_fu_516_reg_rep__5_n_10,nf_assign_fu_516_reg_rep__5_n_11,nf_assign_fu_516_reg_rep__5_n_12,nf_assign_fu_516_reg_rep__5_n_13,nf_assign_fu_516_reg_rep__5_n_14,nf_assign_fu_516_reg_rep__5_n_15,nf_assign_fu_516_reg_rep__5_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__5_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__5_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__5_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFE2F0538FD18FF3B03860ECA0E0F002A0702F9350233FF6D0FB7FD4FFF30FED3),
    .INIT_01(256'hFD2B05B4F47BFD29014A97000417F95BF5B1FA20FD50FD3E0A12FF2A03D30D06),
    .INIT_02(256'hFCB1FCDC08D704CDFE3303750492FD4C008506CBFCD4FA3F13240638FA924BAB),
    .INIT_03(256'h04450565005BFBD50090F6B8FEF9051206190DA0F249FD7E046E08D4F7C10CA0),
    .INIT_04(256'hFD17F75A026302590749076EF9EA09B50170073DFB51FF89FDBDFB74003B0705),
    .INIT_05(256'h0DE11356FE19F6F90DC3F6D6FEADFCF3FD0EFCD2FD5F004100EC024E05C2FAA1),
    .INIT_06(256'h0B7C0041012F01A0007E0258037702CAF4ECFC35030009C40DF40091FCAAFCEF),
    .INIT_07(256'h00920141FB2A036B01350340056EFBB0F6E703F30A1BFFD1062A0393FFC40247),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__50
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__50_n_1,nf_assign_fu_516_reg_rep__50_n_2,nf_assign_fu_516_reg_rep__50_n_3,nf_assign_fu_516_reg_rep__50_n_4,nf_assign_fu_516_reg_rep__50_n_5,nf_assign_fu_516_reg_rep__50_n_6,nf_assign_fu_516_reg_rep__50_n_7,nf_assign_fu_516_reg_rep__50_n_8,nf_assign_fu_516_reg_rep__50_n_9,nf_assign_fu_516_reg_rep__50_n_10,nf_assign_fu_516_reg_rep__50_n_11,nf_assign_fu_516_reg_rep__50_n_12,nf_assign_fu_516_reg_rep__50_n_13,nf_assign_fu_516_reg_rep__50_n_14,nf_assign_fu_516_reg_rep__50_n_15,nf_assign_fu_516_reg_rep__50_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__50_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__50_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__50_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFE47054DFD30FF52039810340E81004E071BF9A00252FF8B103CFD62FF4EFEEE),
    .INIT_01(256'hFD3D05C7F531FD41016B97000428F9A9F60AFA40FDCCFD640A66FF3603EC0E50),
    .INIT_02(256'hFCD1FCF6092F04ECFE6D039304F0FD67009D073BFD16FA5413E6064EFAAA512F),
    .INIT_03(256'h0456057F007BFBEE00ADF7B5FF1D056D06390E93F29EFD9F0486092DF8060D3F),
    .INIT_04(256'hFD32F79C02DE026F07A10825FA350A0701840855FB69FF9FFDD6FBB0004B0767),
    .INIT_05(256'h0EE01689FE3AF7990E38F71BFEC7FD03FD1AFCF9FD91005A012A026805D9FB83),
    .INIT_06(256'h0C010057017D01B700B20267039302E8F565FC5603230A05103D00A5FCBFFD07),
    .INIT_07(256'h00CB0152FB51037F014C0373057FFBC0F6FE040B0BA8FFE4063B03D400020255),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__51
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__51_n_1,nf_assign_fu_516_reg_rep__51_n_2,nf_assign_fu_516_reg_rep__51_n_3,nf_assign_fu_516_reg_rep__51_n_4,nf_assign_fu_516_reg_rep__51_n_5,nf_assign_fu_516_reg_rep__51_n_6,nf_assign_fu_516_reg_rep__51_n_7,nf_assign_fu_516_reg_rep__51_n_8,nf_assign_fu_516_reg_rep__51_n_9,nf_assign_fu_516_reg_rep__51_n_10,nf_assign_fu_516_reg_rep__51_n_11,nf_assign_fu_516_reg_rep__51_n_12,nf_assign_fu_516_reg_rep__51_n_13,nf_assign_fu_516_reg_rep__51_n_14,nf_assign_fu_516_reg_rep__51_n_15,nf_assign_fu_516_reg_rep__51_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__51_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__51_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__51_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFE57055BFD40FF6203A411250ECE0065072BF9E70266FF9F1094FD6EFF62FF00),
    .INIT_01(256'hFD4905D4F5AAFD50018197000433F9DDF645FA55FE1FFD7E0A9EFF3D03FD0F2C),
    .INIT_02(256'hFCE7FD0709690501FE9403A7052FFD7800AD0786FD41FA611467065DFABA54DC),
    .INIT_03(256'h046105910090FBFE00C1F85DFF3405AA064F0F34F2D7FDB504960969F8340DA9),
    .INIT_04(256'hFD44F7C70330027E07DC089FFA670A3D0192090FFB79FFAEFDE6FBD8005607A9),
    .INIT_05(256'h0F8A18AAFE50F8040E86F749FED8FD0EFD21FD13FDB2006A0153027905E8FC1A),
    .INIT_06(256'h0C59006501B101C500D5027203A502FCF5B5FC6C033A0A3111C200B3FCCDFD17),
    .INIT_07(256'h00F2015DFB6A038C015B0395058BFBCBF70C041A0CB1FFF2064603FF002C025F),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__52
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__52_n_1,nf_assign_fu_516_reg_rep__52_n_2,nf_assign_fu_516_reg_rep__52_n_3,nf_assign_fu_516_reg_rep__52_n_4,nf_assign_fu_516_reg_rep__52_n_5,nf_assign_fu_516_reg_rep__52_n_6,nf_assign_fu_516_reg_rep__52_n_7,nf_assign_fu_516_reg_rep__52_n_8,nf_assign_fu_516_reg_rep__52_n_9,nf_assign_fu_516_reg_rep__52_n_10,nf_assign_fu_516_reg_rep__52_n_11,nf_assign_fu_516_reg_rep__52_n_12,nf_assign_fu_516_reg_rep__52_n_13,nf_assign_fu_516_reg_rep__52_n_14,nf_assign_fu_516_reg_rep__52_n_15,nf_assign_fu_516_reg_rep__52_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__52_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__52_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__52_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFE3F0546FD28FF4A03920FBB0E5B00420712F97C0248FF81100FFD5CFF44FEE5),
    .INIT_01(256'hFD3705C1F4F4FD39016097000422F98FF5ECFA35FDA3FD570A4AFF3203E30DE2),
    .INIT_02(256'hFCC7FCED091204E2FE5A038904D1FD5E00950716FD00FA4D13A50647FAA24F58),
    .INIT_03(256'h045005770070FBE600A4F760FF11054F062E0E42F282FD94047E0910F7EF0D0A),
    .INIT_04(256'hFD29F78602B50268078407E8FA1C09EC017D07F7FB61FF98FDCEFB9C00460747),
    .INIT_05(256'h0E8B1578FE2FF7640E11F704FEBEFCFEFD16FCECFD8000520115025F05D1FB38),
    .INIT_06(256'h0BD50050016301AF00A10262038902DEF53DFC4B031709F00F7A009FFCB8FCFF),
    .INIT_07(256'h00B8014CFB44037801440362057AFBBBF6F604030B24FFDE063503BEFFEE0251),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__53
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__53_n_1,nf_assign_fu_516_reg_rep__53_n_2,nf_assign_fu_516_reg_rep__53_n_3,nf_assign_fu_516_reg_rep__53_n_4,nf_assign_fu_516_reg_rep__53_n_5,nf_assign_fu_516_reg_rep__53_n_6,nf_assign_fu_516_reg_rep__53_n_7,nf_assign_fu_516_reg_rep__53_n_8,nf_assign_fu_516_reg_rep__53_n_9,nf_assign_fu_516_reg_rep__53_n_10,nf_assign_fu_516_reg_rep__53_n_11,nf_assign_fu_516_reg_rep__53_n_12,nf_assign_fu_516_reg_rep__53_n_13,nf_assign_fu_516_reg_rep__53_n_14,nf_assign_fu_516_reg_rep__53_n_15,nf_assign_fu_516_reg_rep__53_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__53_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__53_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__53_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFE4F0554FD38FF5A039E10AC0EA7005A0723F9C3025CFF951068FD68FF58FEF7),
    .INIT_01(256'hFD4305CEF56DFD4801769700042DF9C3F627FA4AFDF5FD710A82FF3A03F40EBE),
    .INIT_02(256'hFCDCFCFF094C04F7FE80039D0510FD6F00A50760FD2BFA5A14270655FAB25306),
    .INIT_03(256'h045C05880086FBF600B7F809FF28058C06440EE4F2BAFDAA048E094BF81D0D74),
    .INIT_04(256'hFD3BF7B20307027707BF0862FA4E0A22018B08B2FB71FFA6FDDEFBC400510788),
    .INIT_05(256'h0F351799FE45F7CF0E5FF732FED0FD09FD1DFD06FDA10062013E027005E0FBCE),
    .INIT_06(256'h0C2D005E019701BE00C3026D039C02F2F58DFC61032E0A1B110000ACFCC6FD0F),
    .INIT_07(256'h00DF0157FB5E0386015303840585FBC6F70504130C2DFFEB064003EA0017025A),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__54
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({nf_assign_fu_516_reg_rep__54_n_1,nf_assign_fu_516_reg_rep__54_n_2,nf_assign_fu_516_reg_rep__54_n_3,nf_assign_fu_516_reg_rep__54_n_4,nf_assign_fu_516_reg_rep__54_n_5,nf_assign_fu_516_reg_rep__54_n_6,nf_assign_fu_516_reg_rep__54_n_7,nf_assign_fu_516_reg_rep__54_n_8,nf_assign_fu_516_reg_rep__54_n_9,nf_assign_fu_516_reg_rep__54_n_10,nf_assign_fu_516_reg_rep__54_n_11,nf_assign_fu_516_reg_rep__54_n_12,nf_assign_fu_516_reg_rep__54_n_13,nf_assign_fu_516_reg_rep__54_n_14,nf_assign_fu_516_reg_rep__54_n_15,nf_assign_fu_516_reg_rep__54_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__54_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__54_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__54_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h07AB647806527BDC0CCA00D5748C76807BF802D701627A8B7B8F7D46059E09DC),
    .INIT_01(256'h78E8008A008871A17AB27E147C2106060A9804E70236007F7CD30D7D7D0F00DA),
    .INIT_02(256'h7CF6020504597DE90C597A977DC07C0D7CB5123F087100E3040C04F27CE0036B),
    .INIT_03(256'h00B001DB0207787A7E927D0F7E9F000C7ABF01DB7BD87F287E46052D05D37D83),
    .INIT_04(256'h781402E40B9F7E8902E0057070C605E87FAA7CFE7F75151202C701E974E67A0D),
    .INIT_05(256'h028C719A7D276E8601257FCC1BD97C7E02D8079F7BE97D7D7B2B0644769B77C9),
    .INIT_06(256'h0D7300330AFD00877E1503B901DC7D4A01D806AD0CB97E860D337D33072F79E1),
    .INIT_07(256'h0E747D7F03A700647FD109447E2F78847B0501972901110978DE7D9704DA7DB6),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__6
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__6_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__6_n_2,nf_assign_fu_516_reg_rep__6_n_3,nf_assign_fu_516_reg_rep__6_n_4,nf_assign_fu_516_reg_rep__6_n_5,nf_assign_fu_516_reg_rep__6_n_6,nf_assign_fu_516_reg_rep__6_n_7,nf_assign_fu_516_reg_rep__6_n_8,nf_assign_fu_516_reg_rep__6_n_9,nf_assign_fu_516_reg_rep__6_n_10,nf_assign_fu_516_reg_rep__6_n_11,nf_assign_fu_516_reg_rep__6_n_12,nf_assign_fu_516_reg_rep__6_n_13,nf_assign_fu_516_reg_rep__6_n_14,nf_assign_fu_516_reg_rep__6_n_15,nf_assign_fu_516_reg_rep__6_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__6_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__6_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__6_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0779632E06407BD40C9F00C573F076507BE802C501547A797B7B7D35058D0940),
    .INIT_01(256'h78D9007A006470387AA17E047C1105C00A8304D0022700687CC30CA17CFA00CD),
    .INIT_02(256'h7CE401F5043E7DD60C1A7A7A7DAA7BF67CA0118C07D200D003FD04C77CCB035A),
    .INIT_03(256'h009C01CC01F4784B7E807CFA7E8A7FDE7AAF01CD7B9A7F177E30051305C37D79),
    .INIT_04(256'h77E702D10B7B7E7902CF055B6FFD05D87F9A7CF17F62133E02B801DD74C079FA),
    .INIT_05(256'h02776F8D7D1A6C3D01147FB81A5E7C7402CF07137BD57D6C7B17062E765077B7),
    .INIT_06(256'h0D2C00240A7900727DF603A801C97D2B01C5069E0C027E720CDB7D1C071979D0),
    .INIT_07(256'h0DD17D79038A00537FC109307E23783C7AAA01603F27107878687D8904C97DA3),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__7
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__7_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__7_n_2,nf_assign_fu_516_reg_rep__7_n_3,nf_assign_fu_516_reg_rep__7_n_4,nf_assign_fu_516_reg_rep__7_n_5,nf_assign_fu_516_reg_rep__7_n_6,nf_assign_fu_516_reg_rep__7_n_7,nf_assign_fu_516_reg_rep__7_n_8,nf_assign_fu_516_reg_rep__7_n_9,nf_assign_fu_516_reg_rep__7_n_10,nf_assign_fu_516_reg_rep__7_n_11,nf_assign_fu_516_reg_rep__7_n_12,nf_assign_fu_516_reg_rep__7_n_13,nf_assign_fu_516_reg_rep__7_n_14,nf_assign_fu_516_reg_rep__7_n_15,nf_assign_fu_516_reg_rep__7_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__7_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__7_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__7_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h079263D306497BD80CB400CD743E76687BF002CE015B7A827B857D3E0596098E),
    .INIT_01(256'h78E00082007670ED7AAA7E0C7C1905E30A8D04DB022F00737CCB0D0F7D0400D3),
    .INIT_02(256'h7CED01FD044B7DDF0C397A897DB57C017CAA11E6082200D9040504DD7CD60363),
    .INIT_03(256'h00A601D401FD78627E897D047E947FF57AB701D47BB97F207E3B052005CB7D7E),
    .INIT_04(256'h77FE02DA0B8D7E8102D70565706205E07FA27CF87F6C142802C001E374D37A04),
    .INIT_05(256'h028170947D206D61011D7FC21B1C7C7902D407597BDF7D747B210639767577C0),
    .INIT_06(256'h0D50002B0ABB007D7E0503B101D27D3B01CE06A60C5E7E7C0D077D27072479D9),
    .INIT_07(256'h0E227D7C0398005B7FC9093A7E2978607AD8017B252910C078A37D9004D27DAD),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__8
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__8_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__8_n_2,nf_assign_fu_516_reg_rep__8_n_3,nf_assign_fu_516_reg_rep__8_n_4,nf_assign_fu_516_reg_rep__8_n_5,nf_assign_fu_516_reg_rep__8_n_6,nf_assign_fu_516_reg_rep__8_n_7,nf_assign_fu_516_reg_rep__8_n_8,nf_assign_fu_516_reg_rep__8_n_9,nf_assign_fu_516_reg_rep__8_n_10,nf_assign_fu_516_reg_rep__8_n_11,nf_assign_fu_516_reg_rep__8_n_12,nf_assign_fu_516_reg_rep__8_n_13,nf_assign_fu_516_reg_rep__8_n_14,nf_assign_fu_516_reg_rep__8_n_15,nf_assign_fu_516_reg_rep__8_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__8_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__8_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__8_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "nf_assign_fu_516" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h07DE65C206647BE40CF500E5752876B17C0802E901707A9D7BA27D5805AF0A79),
    .INIT_01(256'h78F7009A00AC730A7AC27E247C31064B0AAC04FE024600967CE30E597D2400E7),
    .INIT_02(256'h7D08021504747DFC0C987AB47DD67C257CCA12F1090F00F6041B051C7CF4037B),
    .INIT_03(256'h00C301E9021B78A97EA47D247EB5003A7ACE01E97C177F3A7E5C054805E37D8D),
    .INIT_04(256'h784102F70BC47E9902F10585718F05F87FBB7D0B7F8916E602D601F5750D7A21),
    .INIT_05(256'h02A173A77D3470CF01367FE01D557C8802E2082A7BFD7D8F7B3F065A76E577DB),
    .INIT_06(256'h0DB900420B82009C7E3303CA01EE7D6901EB06BB0D6F7E990D8A7D49074579F3),
    .INIT_07(256'h0F177D8503C300747FE109597E3B78CC7B6001CD2901119B79547DA504EB7DC9),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    nf_assign_fu_516_reg_rep__9
       (.ADDRARDADDR({1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_nf_assign_fu_516_reg_rep__9_DOADO_UNCONNECTED[15],nf_assign_fu_516_reg_rep__9_n_2,nf_assign_fu_516_reg_rep__9_n_3,nf_assign_fu_516_reg_rep__9_n_4,nf_assign_fu_516_reg_rep__9_n_5,nf_assign_fu_516_reg_rep__9_n_6,nf_assign_fu_516_reg_rep__9_n_7,nf_assign_fu_516_reg_rep__9_n_8,nf_assign_fu_516_reg_rep__9_n_9,nf_assign_fu_516_reg_rep__9_n_10,nf_assign_fu_516_reg_rep__9_n_11,nf_assign_fu_516_reg_rep__9_n_12,nf_assign_fu_516_reg_rep__9_n_13,nf_assign_fu_516_reg_rep__9_n_14,nf_assign_fu_516_reg_rep__9_n_15,nf_assign_fu_516_reg_rep__9_n_16}),
        .DOBDO(NLW_nf_assign_fu_516_reg_rep__9_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_nf_assign_fu_516_reg_rep__9_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_nf_assign_fu_516_reg_rep__9_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\nf_assign_fu_516[31]_i_2_n_1 ),
        .ENBWREN(1'b0),
        .REGCEAREGCE(threshs_m_thresholds_10_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h08)) 
    nf_assign_fu_516_reg_rep_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .O(threshs_m_thresholds_10_ce0));
  LUT5 #(
    .INIT(32'h40000000)) 
    nf_assign_fu_516_reg_rep_i_2
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(icmp_ln289_reg_4790),
        .I4(nf_fu_2738_p2[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'h40000000)) 
    nf_assign_fu_516_reg_rep_i_3
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(icmp_ln289_reg_4790),
        .I4(nf_fu_2738_p2[5]),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'h40000000)) 
    nf_assign_fu_516_reg_rep_i_4
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(icmp_ln289_reg_4790),
        .I4(nf_fu_2738_p2[4]),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'h40000000)) 
    nf_assign_fu_516_reg_rep_i_5
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(icmp_ln289_reg_4790),
        .I4(nf_fu_2738_p2[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'h40000000)) 
    nf_assign_fu_516_reg_rep_i_6
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(icmp_ln289_reg_4790),
        .I4(nf_fu_2738_p2[2]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'h40000000)) 
    nf_assign_fu_516_reg_rep_i_7
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(icmp_ln289_reg_4790),
        .I4(nf_fu_2738_p2[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'h00004000)) 
    nf_assign_fu_516_reg_rep_i_8
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(icmp_ln289_reg_4790),
        .I4(nf_assign_fu_516[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hAAAA3CC3)) 
    \odata[0]_i_1 
       (.I0(\odata_reg[16] [0]),
        .I1(\odata[0]_i_2_n_1 ),
        .I2(icmp_ln899_2_reg_5164_pp0_iter3_reg),
        .I3(icmp_ln899_reg_5154_pp0_iter3_reg),
        .I4(\odata_reg[16] [8]),
        .O(\ireg_reg[16] [0]));
  LUT3 #(
    .INIT(8'h69)) 
    \odata[0]_i_2 
       (.I0(icmp_ln899_1_reg_5159_pp0_iter3_reg),
        .I1(add_ln700_36_reg_5434[0]),
        .I2(add_ln700_43_reg_5439[0]),
        .O(\odata[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h2BFFFFD4FFD4D400)) 
    \odata[11]_i_2 
       (.I0(icmp_ln899_28_reg_5294_pp0_iter3_reg),
        .I1(\odata[9]_i_3_n_1 ),
        .I2(\odata[9]_i_2_n_1 ),
        .I3(\ireg[11]_i_2_n_1 ),
        .I4(add_ln700_69_reg_5459[2]),
        .I5(add_ln700_62_reg_5454[2]),
        .O(\icmp_ln899_28_reg_5294_pp0_iter3_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAAAA3CC3)) 
    \odata[12]_i_1 
       (.I0(\odata_reg[16] [6]),
        .I1(\odata[12]_i_2_n_1 ),
        .I2(icmp_ln899_44_reg_5374_pp0_iter3_reg),
        .I3(icmp_ln899_42_reg_5364_pp0_iter3_reg),
        .I4(\odata_reg[16] [8]),
        .O(\ireg_reg[16] [6]));
  LUT3 #(
    .INIT(8'h69)) 
    \odata[12]_i_2 
       (.I0(icmp_ln899_43_reg_5369_pp0_iter3_reg),
        .I1(add_ln700_75_reg_5464[0]),
        .I2(add_ln700_82_reg_5469[0]),
        .O(\odata[12]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hAAAA3CC3)) 
    \odata[13]_i_1 
       (.I0(\odata_reg[16] [7]),
        .I1(\odata[13]_i_2_n_1 ),
        .I2(\odata[13]_i_3_n_1 ),
        .I3(icmp_ln899_42_reg_5364_pp0_iter3_reg),
        .I4(\odata_reg[16] [8]),
        .O(\ireg_reg[16] [7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h4DD4D44D)) 
    \odata[13]_i_2 
       (.I0(icmp_ln899_44_reg_5374_pp0_iter3_reg),
        .I1(icmp_ln899_42_reg_5364_pp0_iter3_reg),
        .I2(add_ln700_82_reg_5469[0]),
        .I3(add_ln700_75_reg_5464[0]),
        .I4(icmp_ln899_43_reg_5369_pp0_iter3_reg),
        .O(\odata[13]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \odata[13]_i_3 
       (.I0(icmp_ln899_43_reg_5369_pp0_iter3_reg),
        .I1(add_ln700_82_reg_5469[0]),
        .I2(add_ln700_75_reg_5464[0]),
        .I3(add_ln700_75_reg_5464[1]),
        .I4(add_ln700_82_reg_5469[1]),
        .O(\odata[13]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h2BFFFFD4FFD4D400)) 
    \odata[15]_i_4 
       (.I0(icmp_ln899_42_reg_5364_pp0_iter3_reg),
        .I1(\odata[13]_i_3_n_1 ),
        .I2(\odata[13]_i_2_n_1 ),
        .I3(\ireg[15]_i_2_n_1 ),
        .I4(add_ln700_82_reg_5469[2]),
        .I5(add_ln700_75_reg_5464[2]),
        .O(\icmp_ln899_42_reg_5364_pp0_iter3_reg_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \odata[16]_i_1 
       (.I0(grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID),
        .I1(\odata_reg[16] [8]),
        .O(\ireg_reg[16] [8]));
  LUT5 #(
    .INIT(32'hAAAA3CC3)) 
    \odata[1]_i_1 
       (.I0(\odata_reg[16] [1]),
        .I1(\odata[1]_i_2_n_1 ),
        .I2(\odata[1]_i_3_n_1 ),
        .I3(icmp_ln899_reg_5154_pp0_iter3_reg),
        .I4(\odata_reg[16] [8]),
        .O(\ireg_reg[16] [1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h4DD4D44D)) 
    \odata[1]_i_2 
       (.I0(icmp_ln899_2_reg_5164_pp0_iter3_reg),
        .I1(icmp_ln899_reg_5154_pp0_iter3_reg),
        .I2(add_ln700_43_reg_5439[0]),
        .I3(add_ln700_36_reg_5434[0]),
        .I4(icmp_ln899_1_reg_5159_pp0_iter3_reg),
        .O(\odata[1]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \odata[1]_i_3 
       (.I0(icmp_ln899_1_reg_5159_pp0_iter3_reg),
        .I1(add_ln700_43_reg_5439[0]),
        .I2(add_ln700_36_reg_5434[0]),
        .I3(add_ln700_36_reg_5434[1]),
        .I4(add_ln700_43_reg_5439[1]),
        .O(\odata[1]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \odata[32]_i_1 
       (.I0(\ireg[32]_i_3_n_1 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h2BFFFFD4FFD4D400)) 
    \odata[3]_i_2 
       (.I0(icmp_ln899_reg_5154_pp0_iter3_reg),
        .I1(\odata[1]_i_3_n_1 ),
        .I2(\odata[1]_i_2_n_1 ),
        .I3(\ireg[3]_i_2_n_1 ),
        .I4(add_ln700_43_reg_5439[2]),
        .I5(add_ln700_36_reg_5434[2]),
        .O(\icmp_ln899_reg_5154_pp0_iter3_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAAAA3CC3)) 
    \odata[4]_i_1 
       (.I0(\odata_reg[16] [2]),
        .I1(\odata[4]_i_2_n_1 ),
        .I2(icmp_ln899_16_reg_5234_pp0_iter3_reg),
        .I3(icmp_ln899_14_reg_5224_pp0_iter3_reg),
        .I4(\odata_reg[16] [8]),
        .O(\ireg_reg[16] [2]));
  LUT3 #(
    .INIT(8'h69)) 
    \odata[4]_i_2 
       (.I0(icmp_ln899_15_reg_5229_pp0_iter3_reg),
        .I1(add_ln700_49_reg_5444[0]),
        .I2(add_ln700_56_reg_5449[0]),
        .O(\odata[4]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hAAAA3CC3)) 
    \odata[5]_i_1 
       (.I0(\odata_reg[16] [3]),
        .I1(\odata[5]_i_2_n_1 ),
        .I2(\odata[5]_i_3_n_1 ),
        .I3(icmp_ln899_14_reg_5224_pp0_iter3_reg),
        .I4(\odata_reg[16] [8]),
        .O(\ireg_reg[16] [3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h4DD4D44D)) 
    \odata[5]_i_2 
       (.I0(icmp_ln899_16_reg_5234_pp0_iter3_reg),
        .I1(icmp_ln899_14_reg_5224_pp0_iter3_reg),
        .I2(add_ln700_56_reg_5449[0]),
        .I3(add_ln700_49_reg_5444[0]),
        .I4(icmp_ln899_15_reg_5229_pp0_iter3_reg),
        .O(\odata[5]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \odata[5]_i_3 
       (.I0(icmp_ln899_15_reg_5229_pp0_iter3_reg),
        .I1(add_ln700_56_reg_5449[0]),
        .I2(add_ln700_49_reg_5444[0]),
        .I3(add_ln700_49_reg_5444[1]),
        .I4(add_ln700_56_reg_5449[1]),
        .O(\odata[5]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h2BFFFFD4FFD4D400)) 
    \odata[7]_i_2 
       (.I0(icmp_ln899_14_reg_5224_pp0_iter3_reg),
        .I1(\odata[5]_i_3_n_1 ),
        .I2(\odata[5]_i_2_n_1 ),
        .I3(\ireg[7]_i_2_n_1 ),
        .I4(add_ln700_56_reg_5449[2]),
        .I5(add_ln700_49_reg_5444[2]),
        .O(\icmp_ln899_14_reg_5224_pp0_iter3_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAAAA3CC3)) 
    \odata[8]_i_1 
       (.I0(\odata_reg[16] [4]),
        .I1(\odata[8]_i_2_n_1 ),
        .I2(icmp_ln899_30_reg_5304_pp0_iter3_reg),
        .I3(icmp_ln899_28_reg_5294_pp0_iter3_reg),
        .I4(\odata_reg[16] [8]),
        .O(\ireg_reg[16] [4]));
  LUT3 #(
    .INIT(8'h69)) 
    \odata[8]_i_2 
       (.I0(icmp_ln899_29_reg_5299_pp0_iter3_reg),
        .I1(add_ln700_62_reg_5454[0]),
        .I2(add_ln700_69_reg_5459[0]),
        .O(\odata[8]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hAAAA3CC3)) 
    \odata[9]_i_1 
       (.I0(\odata_reg[16] [5]),
        .I1(\odata[9]_i_2_n_1 ),
        .I2(\odata[9]_i_3_n_1 ),
        .I3(icmp_ln899_28_reg_5294_pp0_iter3_reg),
        .I4(\odata_reg[16] [8]),
        .O(\ireg_reg[16] [5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h4DD4D44D)) 
    \odata[9]_i_2 
       (.I0(icmp_ln899_30_reg_5304_pp0_iter3_reg),
        .I1(icmp_ln899_28_reg_5294_pp0_iter3_reg),
        .I2(add_ln700_69_reg_5459[0]),
        .I3(add_ln700_62_reg_5454[0]),
        .I4(icmp_ln899_29_reg_5299_pp0_iter3_reg),
        .O(\odata[9]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \odata[9]_i_3 
       (.I0(icmp_ln899_29_reg_5299_pp0_iter3_reg),
        .I1(add_ln700_69_reg_5459[0]),
        .I2(add_ln700_62_reg_5454[0]),
        .I3(add_ln700_62_reg_5454[1]),
        .I4(add_ln700_69_reg_5459[1]),
        .O(\odata[9]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sf_1_fu_384[0]_i_1 
       (.I0(icmp_ln289_fu_2046_p2),
        .I1(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .O(sf_1_fu_384));
  LUT2 #(
    .INIT(4'h2)) 
    \sf_1_fu_384[0]_i_2 
       (.I0(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .I1(icmp_ln289_fu_2046_p2),
        .O(sf_1_fu_3840));
  LUT1 #(
    .INIT(2'h1)) 
    \sf_1_fu_384[0]_i_4 
       (.I0(\sf_1_fu_384_reg[0]_rep__0_n_1 ),
        .O(sf_fu_2040_p2[0]));
  (* ORIG_CELL_NAME = "sf_1_fu_384_reg[0]" *) 
  FDRE \sf_1_fu_384_reg[0] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[0]_i_3_n_8 ),
        .Q(sf_1_fu_384_reg[0]),
        .R(sf_1_fu_384));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_384_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\sf_1_fu_384_reg[0]_i_3_n_1 ,\sf_1_fu_384_reg[0]_i_3_n_2 ,\sf_1_fu_384_reg[0]_i_3_n_3 ,\sf_1_fu_384_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sf_1_fu_384_reg[0]_i_3_n_5 ,\sf_1_fu_384_reg[0]_i_3_n_6 ,\sf_1_fu_384_reg[0]_i_3_n_7 ,\sf_1_fu_384_reg[0]_i_3_n_8 }),
        .S({sf_1_fu_384_reg[3:1],sf_fu_2040_p2[0]}));
  (* ORIG_CELL_NAME = "sf_1_fu_384_reg[0]" *) 
  FDRE \sf_1_fu_384_reg[0]_rep 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[0]_i_3_n_8 ),
        .Q(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .R(sf_1_fu_384));
  (* ORIG_CELL_NAME = "sf_1_fu_384_reg[0]" *) 
  FDRE \sf_1_fu_384_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[0]_i_3_n_8 ),
        .Q(\sf_1_fu_384_reg[0]_rep__0_n_1 ),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[10] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[8]_i_1_n_6 ),
        .Q(sf_1_fu_384_reg__0[10]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[11] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[8]_i_1_n_5 ),
        .Q(sf_1_fu_384_reg__0[11]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[12] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[12]_i_1_n_8 ),
        .Q(sf_1_fu_384_reg__0[12]),
        .R(sf_1_fu_384));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_384_reg[12]_i_1 
       (.CI(\sf_1_fu_384_reg[8]_i_1_n_1 ),
        .CO({\sf_1_fu_384_reg[12]_i_1_n_1 ,\sf_1_fu_384_reg[12]_i_1_n_2 ,\sf_1_fu_384_reg[12]_i_1_n_3 ,\sf_1_fu_384_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_384_reg[12]_i_1_n_5 ,\sf_1_fu_384_reg[12]_i_1_n_6 ,\sf_1_fu_384_reg[12]_i_1_n_7 ,\sf_1_fu_384_reg[12]_i_1_n_8 }),
        .S(sf_1_fu_384_reg__0[15:12]));
  FDRE \sf_1_fu_384_reg[13] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[12]_i_1_n_7 ),
        .Q(sf_1_fu_384_reg__0[13]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[14] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[12]_i_1_n_6 ),
        .Q(sf_1_fu_384_reg__0[14]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[15] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[12]_i_1_n_5 ),
        .Q(sf_1_fu_384_reg__0[15]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[16] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[16]_i_1_n_8 ),
        .Q(sf_1_fu_384_reg__0[16]),
        .R(sf_1_fu_384));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_384_reg[16]_i_1 
       (.CI(\sf_1_fu_384_reg[12]_i_1_n_1 ),
        .CO({\sf_1_fu_384_reg[16]_i_1_n_1 ,\sf_1_fu_384_reg[16]_i_1_n_2 ,\sf_1_fu_384_reg[16]_i_1_n_3 ,\sf_1_fu_384_reg[16]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_384_reg[16]_i_1_n_5 ,\sf_1_fu_384_reg[16]_i_1_n_6 ,\sf_1_fu_384_reg[16]_i_1_n_7 ,\sf_1_fu_384_reg[16]_i_1_n_8 }),
        .S(sf_1_fu_384_reg__0[19:16]));
  FDRE \sf_1_fu_384_reg[17] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[16]_i_1_n_7 ),
        .Q(sf_1_fu_384_reg__0[17]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[18] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[16]_i_1_n_6 ),
        .Q(sf_1_fu_384_reg__0[18]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[19] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[16]_i_1_n_5 ),
        .Q(sf_1_fu_384_reg__0[19]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[1] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[0]_i_3_n_7 ),
        .Q(sf_1_fu_384_reg[1]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[20] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[20]_i_1_n_8 ),
        .Q(sf_1_fu_384_reg__0[20]),
        .R(sf_1_fu_384));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_384_reg[20]_i_1 
       (.CI(\sf_1_fu_384_reg[16]_i_1_n_1 ),
        .CO({\sf_1_fu_384_reg[20]_i_1_n_1 ,\sf_1_fu_384_reg[20]_i_1_n_2 ,\sf_1_fu_384_reg[20]_i_1_n_3 ,\sf_1_fu_384_reg[20]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_384_reg[20]_i_1_n_5 ,\sf_1_fu_384_reg[20]_i_1_n_6 ,\sf_1_fu_384_reg[20]_i_1_n_7 ,\sf_1_fu_384_reg[20]_i_1_n_8 }),
        .S(sf_1_fu_384_reg__0[23:20]));
  FDRE \sf_1_fu_384_reg[21] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[20]_i_1_n_7 ),
        .Q(sf_1_fu_384_reg__0[21]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[22] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[20]_i_1_n_6 ),
        .Q(sf_1_fu_384_reg__0[22]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[23] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[20]_i_1_n_5 ),
        .Q(sf_1_fu_384_reg__0[23]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[24] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[24]_i_1_n_8 ),
        .Q(sf_1_fu_384_reg__0[24]),
        .R(sf_1_fu_384));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_384_reg[24]_i_1 
       (.CI(\sf_1_fu_384_reg[20]_i_1_n_1 ),
        .CO({\sf_1_fu_384_reg[24]_i_1_n_1 ,\sf_1_fu_384_reg[24]_i_1_n_2 ,\sf_1_fu_384_reg[24]_i_1_n_3 ,\sf_1_fu_384_reg[24]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_384_reg[24]_i_1_n_5 ,\sf_1_fu_384_reg[24]_i_1_n_6 ,\sf_1_fu_384_reg[24]_i_1_n_7 ,\sf_1_fu_384_reg[24]_i_1_n_8 }),
        .S(sf_1_fu_384_reg__0[27:24]));
  FDRE \sf_1_fu_384_reg[25] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[24]_i_1_n_7 ),
        .Q(sf_1_fu_384_reg__0[25]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[26] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[24]_i_1_n_6 ),
        .Q(sf_1_fu_384_reg__0[26]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[27] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[24]_i_1_n_5 ),
        .Q(sf_1_fu_384_reg__0[27]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[28] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[28]_i_1_n_8 ),
        .Q(sf_1_fu_384_reg__0[28]),
        .R(sf_1_fu_384));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_384_reg[28]_i_1 
       (.CI(\sf_1_fu_384_reg[24]_i_1_n_1 ),
        .CO({\NLW_sf_1_fu_384_reg[28]_i_1_CO_UNCONNECTED [3],\sf_1_fu_384_reg[28]_i_1_n_2 ,\sf_1_fu_384_reg[28]_i_1_n_3 ,\sf_1_fu_384_reg[28]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_384_reg[28]_i_1_n_5 ,\sf_1_fu_384_reg[28]_i_1_n_6 ,\sf_1_fu_384_reg[28]_i_1_n_7 ,\sf_1_fu_384_reg[28]_i_1_n_8 }),
        .S(sf_1_fu_384_reg__0[31:28]));
  FDRE \sf_1_fu_384_reg[29] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[28]_i_1_n_7 ),
        .Q(sf_1_fu_384_reg__0[29]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[2] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[0]_i_3_n_6 ),
        .Q(sf_1_fu_384_reg[2]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[30] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[28]_i_1_n_6 ),
        .Q(sf_1_fu_384_reg__0[30]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[31] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[28]_i_1_n_5 ),
        .Q(sf_1_fu_384_reg__0[31]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[3] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[0]_i_3_n_5 ),
        .Q(sf_1_fu_384_reg[3]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[4] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[4]_i_1_n_8 ),
        .Q(sf_1_fu_384_reg[4]),
        .R(sf_1_fu_384));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_384_reg[4]_i_1 
       (.CI(\sf_1_fu_384_reg[0]_i_3_n_1 ),
        .CO({\sf_1_fu_384_reg[4]_i_1_n_1 ,\sf_1_fu_384_reg[4]_i_1_n_2 ,\sf_1_fu_384_reg[4]_i_1_n_3 ,\sf_1_fu_384_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_384_reg[4]_i_1_n_5 ,\sf_1_fu_384_reg[4]_i_1_n_6 ,\sf_1_fu_384_reg[4]_i_1_n_7 ,\sf_1_fu_384_reg[4]_i_1_n_8 }),
        .S({sf_1_fu_384_reg__0[7:5],sf_1_fu_384_reg[4]}));
  FDRE \sf_1_fu_384_reg[5] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[4]_i_1_n_7 ),
        .Q(sf_1_fu_384_reg__0[5]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[6] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[4]_i_1_n_6 ),
        .Q(sf_1_fu_384_reg__0[6]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[7] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[4]_i_1_n_5 ),
        .Q(sf_1_fu_384_reg__0[7]),
        .R(sf_1_fu_384));
  FDRE \sf_1_fu_384_reg[8] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[8]_i_1_n_8 ),
        .Q(sf_1_fu_384_reg__0[8]),
        .R(sf_1_fu_384));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_384_reg[8]_i_1 
       (.CI(\sf_1_fu_384_reg[4]_i_1_n_1 ),
        .CO({\sf_1_fu_384_reg[8]_i_1_n_1 ,\sf_1_fu_384_reg[8]_i_1_n_2 ,\sf_1_fu_384_reg[8]_i_1_n_3 ,\sf_1_fu_384_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_384_reg[8]_i_1_n_5 ,\sf_1_fu_384_reg[8]_i_1_n_6 ,\sf_1_fu_384_reg[8]_i_1_n_7 ,\sf_1_fu_384_reg[8]_i_1_n_8 }),
        .S(sf_1_fu_384_reg__0[11:8]));
  FDRE \sf_1_fu_384_reg[9] 
       (.C(ap_clk),
        .CE(sf_1_fu_3840),
        .D(\sf_1_fu_384_reg[8]_i_1_n_7 ),
        .Q(sf_1_fu_384_reg__0[9]),
        .R(sf_1_fu_384));
  LUT5 #(
    .INIT(32'h00000002)) 
    \tmp_V_10_fu_424[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_9_fu_420[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785));
  FDRE \tmp_V_10_fu_424_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_10_fu_424[0]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_10_fu_424[10]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_10_fu_424[11]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_10_fu_424[12]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_10_fu_424[13]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_10_fu_424[14]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_10_fu_424[15]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_10_fu_424[16]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_10_fu_424[17]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_10_fu_424[18]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_10_fu_424[19]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_10_fu_424[1]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_10_fu_424[20]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_10_fu_424[21]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_10_fu_424[22]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_10_fu_424[23]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_10_fu_424[24]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_10_fu_424[25]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_10_fu_424[26]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_10_fu_424[27]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_10_fu_424[28]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_10_fu_424[29]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_10_fu_424[2]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_10_fu_424[30]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_10_fu_424[31]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_10_fu_424[3]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_10_fu_424[4]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_10_fu_424[5]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_10_fu_424[6]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_10_fu_424[7]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_10_fu_424[8]),
        .R(1'b0));
  FDRE \tmp_V_10_fu_424_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12785),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_10_fu_424[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000100)) 
    \tmp_V_11_fu_428[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(sf_1_fu_384_reg[2]),
        .I3(sf_1_fu_384_reg[1]),
        .I4(\tmp_V_9_fu_420[31]_i_2_n_1 ),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784));
  FDRE \tmp_V_11_fu_428_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_11_fu_428[0]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_11_fu_428[10]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_11_fu_428[11]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_11_fu_428[12]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_11_fu_428[13]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_11_fu_428[14]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_11_fu_428[15]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_11_fu_428[16]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_11_fu_428[17]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_11_fu_428[18]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_11_fu_428[19]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_11_fu_428[1]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_11_fu_428[20]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_11_fu_428[21]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_11_fu_428[22]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_11_fu_428[23]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_11_fu_428[24]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_11_fu_428[25]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_11_fu_428[26]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_11_fu_428[27]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_11_fu_428[28]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_11_fu_428[29]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_11_fu_428[2]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_11_fu_428[30]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_11_fu_428[31]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_11_fu_428[3]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_11_fu_428[4]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_11_fu_428[5]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_11_fu_428[6]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_11_fu_428[7]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_11_fu_428[8]),
        .R(1'b0));
  FDRE \tmp_V_11_fu_428_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12784),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_11_fu_428[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \tmp_V_12_fu_432[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(sf_1_fu_384_reg[2]),
        .I3(sf_1_fu_384_reg[1]),
        .I4(\tmp_V_9_fu_420[31]_i_2_n_1 ),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783));
  FDRE \tmp_V_12_fu_432_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_12_fu_432[0]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_12_fu_432[10]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_12_fu_432[11]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_12_fu_432[12]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_12_fu_432[13]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_12_fu_432[14]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_12_fu_432[15]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_12_fu_432[16]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_12_fu_432[17]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_12_fu_432[18]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_12_fu_432[19]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_12_fu_432[1]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_12_fu_432[20]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_12_fu_432[21]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_12_fu_432[22]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_12_fu_432[23]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_12_fu_432[24]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_12_fu_432[25]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_12_fu_432[26]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_12_fu_432[27]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_12_fu_432[28]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_12_fu_432[29]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_12_fu_432[2]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_12_fu_432[30]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_12_fu_432[31]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_12_fu_432[3]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_12_fu_432[4]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_12_fu_432[5]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_12_fu_432[6]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_12_fu_432[7]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_12_fu_432[8]),
        .R(1'b0));
  FDRE \tmp_V_12_fu_432_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_12_fu_432[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000100)) 
    \tmp_V_13_fu_436[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_9_fu_420[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782));
  FDRE \tmp_V_13_fu_436_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_13_fu_436[0]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_13_fu_436[10]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_13_fu_436[11]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_13_fu_436[12]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_13_fu_436[13]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_13_fu_436[14]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_13_fu_436[15]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_13_fu_436[16]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_13_fu_436[17]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_13_fu_436[18]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_13_fu_436[19]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_13_fu_436[1]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_13_fu_436[20]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_13_fu_436[21]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_13_fu_436[22]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_13_fu_436[23]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_13_fu_436[24]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_13_fu_436[25]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_13_fu_436[26]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_13_fu_436[27]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_13_fu_436[28]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_13_fu_436[29]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_13_fu_436[2]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_13_fu_436[30]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_13_fu_436[31]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_13_fu_436[3]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_13_fu_436[4]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_13_fu_436[5]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_13_fu_436[6]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_13_fu_436[7]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_13_fu_436[8]),
        .R(1'b0));
  FDRE \tmp_V_13_fu_436_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12782),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_13_fu_436[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \tmp_V_14_fu_440[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_9_fu_420[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781));
  FDRE \tmp_V_14_fu_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_14_fu_440[0]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_14_fu_440[10]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_14_fu_440[11]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_14_fu_440[12]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_14_fu_440[13]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_14_fu_440[14]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_14_fu_440[15]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_14_fu_440[16]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_14_fu_440[17]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_14_fu_440[18]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_14_fu_440[19]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_14_fu_440[1]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_14_fu_440[20]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_14_fu_440[21]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_14_fu_440[22]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_14_fu_440[23]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_14_fu_440[24]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_14_fu_440[25]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_14_fu_440[26]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_14_fu_440[27]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_14_fu_440[28]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_14_fu_440[29]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_14_fu_440[2]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_14_fu_440[30]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_14_fu_440[31]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_14_fu_440[3]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_14_fu_440[4]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_14_fu_440[5]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_14_fu_440[6]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_14_fu_440[7]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_14_fu_440[8]),
        .R(1'b0));
  FDRE \tmp_V_14_fu_440_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12781),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_14_fu_440[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01000000)) 
    \tmp_V_15_fu_444[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_9_fu_420[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out));
  FDRE \tmp_V_15_fu_444_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_15_fu_444[0]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_15_fu_444[10]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_15_fu_444[11]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_15_fu_444[12]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_15_fu_444[13]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_15_fu_444[14]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_15_fu_444[15]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_15_fu_444[16]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_15_fu_444[17]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_15_fu_444[18]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_15_fu_444[19]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_15_fu_444[1]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_15_fu_444[20]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_15_fu_444[21]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_15_fu_444[22]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_15_fu_444[23]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_15_fu_444[24]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_15_fu_444[25]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_15_fu_444[26]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_15_fu_444[27]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_15_fu_444[28]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_15_fu_444[29]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_15_fu_444[2]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_15_fu_444[30]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_15_fu_444[31]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_15_fu_444[3]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_15_fu_444[4]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_15_fu_444[5]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_15_fu_444[6]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_15_fu_444[7]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_15_fu_444[8]),
        .R(1'b0));
  FDRE \tmp_V_15_fu_444_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12783136_out),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_15_fu_444[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \tmp_V_16_fu_448[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_9_fu_420[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831));
  FDRE \tmp_V_16_fu_448_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_16_fu_448[0]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_16_fu_448[10]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_16_fu_448[11]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_16_fu_448[12]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_16_fu_448[13]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_16_fu_448[14]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_16_fu_448[15]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_16_fu_448[16]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_16_fu_448[17]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_16_fu_448[18]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_16_fu_448[19]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_16_fu_448[1]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_16_fu_448[20]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_16_fu_448[21]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_16_fu_448[22]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_16_fu_448[23]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_16_fu_448[24]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_16_fu_448[25]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_16_fu_448[26]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_16_fu_448[27]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_16_fu_448[28]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_16_fu_448[29]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_16_fu_448[2]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_16_fu_448[30]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_16_fu_448[31]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_16_fu_448[3]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_16_fu_448[4]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_16_fu_448[5]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_16_fu_448[6]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_16_fu_448[7]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_16_fu_448[8]),
        .R(1'b0));
  FDRE \tmp_V_16_fu_448_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127831),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_16_fu_448[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_V_17_fu_452[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_17_fu_452[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \tmp_V_17_fu_452[31]_i_2 
       (.I0(sf_1_fu_384_reg[3]),
        .I1(sf_1_fu_384_reg[4]),
        .I2(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .O(\tmp_V_17_fu_452[31]_i_2_n_1 ));
  FDRE \tmp_V_17_fu_452_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_17_fu_452[0]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_17_fu_452[10]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_17_fu_452[11]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_17_fu_452[12]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_17_fu_452[13]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_17_fu_452[14]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_17_fu_452[15]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_17_fu_452[16]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_17_fu_452[17]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_17_fu_452[18]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_17_fu_452[19]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_17_fu_452[1]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_17_fu_452[20]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_17_fu_452[21]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_17_fu_452[22]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_17_fu_452[23]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_17_fu_452[24]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_17_fu_452[25]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_17_fu_452[26]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_17_fu_452[27]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_17_fu_452[28]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_17_fu_452[29]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_17_fu_452[2]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_17_fu_452[30]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_17_fu_452[31]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_17_fu_452[3]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_17_fu_452[4]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_17_fu_452[5]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_17_fu_452[6]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_17_fu_452[7]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_17_fu_452[8]),
        .R(1'b0));
  FDRE \tmp_V_17_fu_452_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127830),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_17_fu_452[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \tmp_V_18_fu_456[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_17_fu_452[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829));
  FDRE \tmp_V_18_fu_456_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_18_fu_456[0]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_18_fu_456[10]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_18_fu_456[11]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_18_fu_456[12]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_18_fu_456[13]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_18_fu_456[14]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_18_fu_456[15]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_18_fu_456[16]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_18_fu_456[17]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_18_fu_456[18]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_18_fu_456[19]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_18_fu_456[1]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_18_fu_456[20]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_18_fu_456[21]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_18_fu_456[22]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_18_fu_456[23]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_18_fu_456[24]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_18_fu_456[25]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_18_fu_456[26]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_18_fu_456[27]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_18_fu_456[28]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_18_fu_456[29]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_18_fu_456[2]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_18_fu_456[30]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_18_fu_456[31]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_18_fu_456[3]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_18_fu_456[4]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_18_fu_456[5]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_18_fu_456[6]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_18_fu_456[7]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_18_fu_456[8]),
        .R(1'b0));
  FDRE \tmp_V_18_fu_456_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127829),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_18_fu_456[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000100)) 
    \tmp_V_19_fu_460[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(sf_1_fu_384_reg[2]),
        .I3(sf_1_fu_384_reg[1]),
        .I4(\tmp_V_17_fu_452[31]_i_2_n_1 ),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828));
  FDRE \tmp_V_19_fu_460_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_19_fu_460[0]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_19_fu_460[10]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_19_fu_460[11]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_19_fu_460[12]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_19_fu_460[13]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_19_fu_460[14]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_19_fu_460[15]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_19_fu_460[16]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_19_fu_460[17]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_19_fu_460[18]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_19_fu_460[19]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_19_fu_460[1]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_19_fu_460[20]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_19_fu_460[21]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_19_fu_460[22]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_19_fu_460[23]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_19_fu_460[24]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_19_fu_460[25]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_19_fu_460[26]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_19_fu_460[27]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_19_fu_460[28]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_19_fu_460[29]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_19_fu_460[2]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_19_fu_460[30]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_19_fu_460[31]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_19_fu_460[3]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_19_fu_460[4]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_19_fu_460[5]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_19_fu_460[6]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_19_fu_460[7]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_19_fu_460[8]),
        .R(1'b0));
  FDRE \tmp_V_19_fu_460_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127828),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_19_fu_460[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \tmp_V_1_fu_392[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_fu_388[31]_i_3_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813));
  FDRE \tmp_V_1_fu_392_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_1_fu_392[0]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_1_fu_392[10]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_1_fu_392[11]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_1_fu_392[12]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_1_fu_392[13]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_1_fu_392[14]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_1_fu_392[15]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_1_fu_392[16]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_1_fu_392[17]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_1_fu_392[18]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_1_fu_392[19]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_1_fu_392[1]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_1_fu_392[20]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_1_fu_392[21]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_1_fu_392[22]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_1_fu_392[23]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_1_fu_392[24]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_1_fu_392[25]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_1_fu_392[26]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_1_fu_392[27]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_1_fu_392[28]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_1_fu_392[29]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_1_fu_392[2]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_1_fu_392[30]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_1_fu_392[31]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_1_fu_392[3]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_1_fu_392[4]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_1_fu_392[5]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_1_fu_392[6]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_1_fu_392[7]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_1_fu_392[8]),
        .R(1'b0));
  FDRE \tmp_V_1_fu_392_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127813),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_1_fu_392[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \tmp_V_20_fu_464[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(sf_1_fu_384_reg[2]),
        .I3(sf_1_fu_384_reg[1]),
        .I4(\tmp_V_17_fu_452[31]_i_2_n_1 ),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827));
  FDRE \tmp_V_20_fu_464_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_20_fu_464[0]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_20_fu_464[10]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_20_fu_464[11]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_20_fu_464[12]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_20_fu_464[13]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_20_fu_464[14]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_20_fu_464[15]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_20_fu_464[16]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_20_fu_464[17]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_20_fu_464[18]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_20_fu_464[19]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_20_fu_464[1]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_20_fu_464[20]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_20_fu_464[21]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_20_fu_464[22]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_20_fu_464[23]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_20_fu_464[24]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_20_fu_464[25]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_20_fu_464[26]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_20_fu_464[27]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_20_fu_464[28]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_20_fu_464[29]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_20_fu_464[2]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_20_fu_464[30]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_20_fu_464[31]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_20_fu_464[3]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_20_fu_464[4]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_20_fu_464[5]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_20_fu_464[6]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_20_fu_464[7]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_20_fu_464[8]),
        .R(1'b0));
  FDRE \tmp_V_20_fu_464_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127827),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_20_fu_464[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000100)) 
    \tmp_V_21_fu_468[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_17_fu_452[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826));
  FDRE \tmp_V_21_fu_468_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_21_fu_468[0]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_21_fu_468[10]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_21_fu_468[11]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_21_fu_468[12]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_21_fu_468[13]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_21_fu_468[14]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_21_fu_468[15]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_21_fu_468[16]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_21_fu_468[17]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_21_fu_468[18]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_21_fu_468[19]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_21_fu_468[1]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_21_fu_468[20]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_21_fu_468[21]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_21_fu_468[22]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_21_fu_468[23]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_21_fu_468[24]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_21_fu_468[25]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_21_fu_468[26]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_21_fu_468[27]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_21_fu_468[28]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_21_fu_468[29]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_21_fu_468[2]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_21_fu_468[30]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_21_fu_468[31]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_21_fu_468[3]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_21_fu_468[4]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_21_fu_468[5]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_21_fu_468[6]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_21_fu_468[7]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_21_fu_468[8]),
        .R(1'b0));
  FDRE \tmp_V_21_fu_468_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127826),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_21_fu_468[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \tmp_V_22_fu_472[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_17_fu_452[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825));
  FDRE \tmp_V_22_fu_472_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_22_fu_472[0]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_22_fu_472[10]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_22_fu_472[11]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_22_fu_472[12]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_22_fu_472[13]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_22_fu_472[14]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_22_fu_472[15]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_22_fu_472[16]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_22_fu_472[17]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_22_fu_472[18]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_22_fu_472[19]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_22_fu_472[1]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_22_fu_472[20]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_22_fu_472[21]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_22_fu_472[22]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_22_fu_472[23]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_22_fu_472[24]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_22_fu_472[25]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_22_fu_472[26]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_22_fu_472[27]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_22_fu_472[28]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_22_fu_472[29]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_22_fu_472[2]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_22_fu_472[30]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_22_fu_472[31]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_22_fu_472[3]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_22_fu_472[4]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_22_fu_472[5]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_22_fu_472[6]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_22_fu_472[7]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_22_fu_472[8]),
        .R(1'b0));
  FDRE \tmp_V_22_fu_472_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127825),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_22_fu_472[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00100000)) 
    \tmp_V_23_fu_476[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(sf_1_fu_384_reg[1]),
        .I3(\tmp_V_17_fu_452[31]_i_2_n_1 ),
        .I4(sf_1_fu_384_reg[2]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824));
  FDRE \tmp_V_23_fu_476_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_23_fu_476[0]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_23_fu_476[10]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_23_fu_476[11]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_23_fu_476[12]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_23_fu_476[13]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_23_fu_476[14]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_23_fu_476[15]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_23_fu_476[16]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_23_fu_476[17]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_23_fu_476[18]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_23_fu_476[19]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_23_fu_476[1]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_23_fu_476[20]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_23_fu_476[21]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_23_fu_476[22]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_23_fu_476[23]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_23_fu_476[24]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_23_fu_476[25]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_23_fu_476[26]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_23_fu_476[27]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_23_fu_476[28]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_23_fu_476[29]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_23_fu_476[2]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_23_fu_476[30]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_23_fu_476[31]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_23_fu_476[3]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_23_fu_476[4]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_23_fu_476[5]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_23_fu_476[6]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_23_fu_476[7]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_23_fu_476[8]),
        .R(1'b0));
  FDRE \tmp_V_23_fu_476_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127824),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_23_fu_476[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \tmp_V_24_fu_480[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(sf_1_fu_384_reg[1]),
        .I3(\tmp_V_17_fu_452[31]_i_2_n_1 ),
        .I4(sf_1_fu_384_reg[2]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823));
  FDRE \tmp_V_24_fu_480_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_24_fu_480[0]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_24_fu_480[10]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_24_fu_480[11]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_24_fu_480[12]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_24_fu_480[13]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_24_fu_480[14]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_24_fu_480[15]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_24_fu_480[16]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_24_fu_480[17]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_24_fu_480[18]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_24_fu_480[19]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_24_fu_480[1]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_24_fu_480[20]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_24_fu_480[21]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_24_fu_480[22]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_24_fu_480[23]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_24_fu_480[24]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_24_fu_480[25]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_24_fu_480[26]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_24_fu_480[27]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_24_fu_480[28]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_24_fu_480[29]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_24_fu_480[2]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_24_fu_480[30]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_24_fu_480[31]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_24_fu_480[3]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_24_fu_480[4]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_24_fu_480[5]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_24_fu_480[6]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_24_fu_480[7]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_24_fu_480[8]),
        .R(1'b0));
  FDRE \tmp_V_24_fu_480_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127823),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_24_fu_480[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_V_25_fu_484[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_25_fu_484[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \tmp_V_25_fu_484[31]_i_2 
       (.I0(sf_1_fu_384_reg[4]),
        .I1(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I2(sf_1_fu_384_reg[3]),
        .O(\tmp_V_25_fu_484[31]_i_2_n_1 ));
  FDRE \tmp_V_25_fu_484_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_25_fu_484[0]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_25_fu_484[10]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_25_fu_484[11]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_25_fu_484[12]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_25_fu_484[13]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_25_fu_484[14]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_25_fu_484[15]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_25_fu_484[16]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_25_fu_484[17]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_25_fu_484[18]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_25_fu_484[19]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_25_fu_484[1]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_25_fu_484[20]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_25_fu_484[21]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_25_fu_484[22]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_25_fu_484[23]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_25_fu_484[24]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_25_fu_484[25]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_25_fu_484[26]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_25_fu_484[27]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_25_fu_484[28]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_25_fu_484[29]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_25_fu_484[2]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_25_fu_484[30]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_25_fu_484[31]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_25_fu_484[3]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_25_fu_484[4]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_25_fu_484[5]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_25_fu_484[6]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_25_fu_484[7]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_25_fu_484[8]),
        .R(1'b0));
  FDRE \tmp_V_25_fu_484_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127822),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_25_fu_484[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \tmp_V_26_fu_488[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_25_fu_484[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821));
  FDRE \tmp_V_26_fu_488_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_26_fu_488[0]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_26_fu_488[10]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_26_fu_488[11]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_26_fu_488[12]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_26_fu_488[13]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_26_fu_488[14]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_26_fu_488[15]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_26_fu_488[16]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_26_fu_488[17]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_26_fu_488[18]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_26_fu_488[19]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_26_fu_488[1]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_26_fu_488[20]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_26_fu_488[21]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_26_fu_488[22]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_26_fu_488[23]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_26_fu_488[24]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_26_fu_488[25]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_26_fu_488[26]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_26_fu_488[27]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_26_fu_488[28]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_26_fu_488[29]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_26_fu_488[2]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_26_fu_488[30]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_26_fu_488[31]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_26_fu_488[3]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_26_fu_488[4]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_26_fu_488[5]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_26_fu_488[6]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_26_fu_488[7]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_26_fu_488[8]),
        .R(1'b0));
  FDRE \tmp_V_26_fu_488_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127821),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_26_fu_488[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tmp_V_27_fu_492[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_25_fu_484[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820));
  FDRE \tmp_V_27_fu_492_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_27_fu_492[0]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_27_fu_492[10]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_27_fu_492[11]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_27_fu_492[12]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_27_fu_492[13]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_27_fu_492[14]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_27_fu_492[15]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_27_fu_492[16]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_27_fu_492[17]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_27_fu_492[18]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_27_fu_492[19]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_27_fu_492[1]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_27_fu_492[20]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_27_fu_492[21]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_27_fu_492[22]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_27_fu_492[23]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_27_fu_492[24]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_27_fu_492[25]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_27_fu_492[26]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_27_fu_492[27]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_27_fu_492[28]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_27_fu_492[29]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_27_fu_492[2]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_27_fu_492[30]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_27_fu_492[31]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_27_fu_492[3]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_27_fu_492[4]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_27_fu_492[5]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_27_fu_492[6]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_27_fu_492[7]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_27_fu_492[8]),
        .R(1'b0));
  FDRE \tmp_V_27_fu_492_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127820),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_27_fu_492[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \tmp_V_28_fu_496[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_25_fu_484[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819));
  FDRE \tmp_V_28_fu_496_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_28_fu_496[0]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_28_fu_496[10]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_28_fu_496[11]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_28_fu_496[12]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_28_fu_496[13]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_28_fu_496[14]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_28_fu_496[15]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_28_fu_496[16]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_28_fu_496[17]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_28_fu_496[18]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_28_fu_496[19]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_28_fu_496[1]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_28_fu_496[20]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_28_fu_496[21]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_28_fu_496[22]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_28_fu_496[23]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_28_fu_496[24]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_28_fu_496[25]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_28_fu_496[26]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_28_fu_496[27]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_28_fu_496[28]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_28_fu_496[29]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_28_fu_496[2]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_28_fu_496[30]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_28_fu_496[31]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_28_fu_496[3]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_28_fu_496[4]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_28_fu_496[5]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_28_fu_496[6]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_28_fu_496[7]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_28_fu_496[8]),
        .R(1'b0));
  FDRE \tmp_V_28_fu_496_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127819),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_28_fu_496[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000100)) 
    \tmp_V_29_fu_500[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_25_fu_484[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818));
  FDRE \tmp_V_29_fu_500_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_29_fu_500[0]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_29_fu_500[10]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_29_fu_500[11]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_29_fu_500[12]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_29_fu_500[13]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_29_fu_500[14]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_29_fu_500[15]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_29_fu_500[16]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_29_fu_500[17]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_29_fu_500[18]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_29_fu_500[19]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_29_fu_500[1]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_29_fu_500[20]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_29_fu_500[21]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_29_fu_500[22]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_29_fu_500[23]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_29_fu_500[24]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_29_fu_500[25]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_29_fu_500[26]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_29_fu_500[27]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_29_fu_500[28]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_29_fu_500[29]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_29_fu_500[2]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_29_fu_500[30]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_29_fu_500[31]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_29_fu_500[3]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_29_fu_500[4]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_29_fu_500[5]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_29_fu_500[6]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_29_fu_500[7]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_29_fu_500[8]),
        .R(1'b0));
  FDRE \tmp_V_29_fu_500_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127818),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_29_fu_500[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tmp_V_2_fu_396[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_fu_388[31]_i_3_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812));
  FDRE \tmp_V_2_fu_396_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_2_fu_396[0]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_2_fu_396[10]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_2_fu_396[11]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_2_fu_396[12]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_2_fu_396[13]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_2_fu_396[14]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_2_fu_396[15]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_2_fu_396[16]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_2_fu_396[17]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_2_fu_396[18]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_2_fu_396[19]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_2_fu_396[1]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_2_fu_396[20]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_2_fu_396[21]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_2_fu_396[22]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_2_fu_396[23]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_2_fu_396[24]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_2_fu_396[25]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_2_fu_396[26]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_2_fu_396[27]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_2_fu_396[28]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_2_fu_396[29]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_2_fu_396[2]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_2_fu_396[30]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_2_fu_396[31]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_2_fu_396[3]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_2_fu_396[4]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_2_fu_396[5]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_2_fu_396[6]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_2_fu_396[7]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_2_fu_396[8]),
        .R(1'b0));
  FDRE \tmp_V_2_fu_396_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127812),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_2_fu_396[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \tmp_V_30_fu_504[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_25_fu_484[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817));
  FDRE \tmp_V_30_fu_504_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_30_fu_504[0]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_30_fu_504[10]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_30_fu_504[11]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_30_fu_504[12]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_30_fu_504[13]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_30_fu_504[14]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_30_fu_504[15]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_30_fu_504[16]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_30_fu_504[17]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_30_fu_504[18]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_30_fu_504[19]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_30_fu_504[1]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_30_fu_504[20]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_30_fu_504[21]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_30_fu_504[22]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_30_fu_504[23]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_30_fu_504[24]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_30_fu_504[25]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_30_fu_504[26]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_30_fu_504[27]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_30_fu_504[28]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_30_fu_504[29]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_30_fu_504[2]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_30_fu_504[30]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_30_fu_504[31]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_30_fu_504[3]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_30_fu_504[4]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_30_fu_504[5]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_30_fu_504[6]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_30_fu_504[7]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_30_fu_504[8]),
        .R(1'b0));
  FDRE \tmp_V_30_fu_504_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127817),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_30_fu_504[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00100000)) 
    \tmp_V_31_fu_508[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(sf_1_fu_384_reg[1]),
        .I3(\tmp_V_25_fu_484[31]_i_2_n_1 ),
        .I4(sf_1_fu_384_reg[2]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816));
  FDRE \tmp_V_31_fu_508_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_31_fu_508[0]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_31_fu_508[10]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_31_fu_508[11]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_31_fu_508[12]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_31_fu_508[13]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_31_fu_508[14]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_31_fu_508[15]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_31_fu_508[16]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_31_fu_508[17]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_31_fu_508[18]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_31_fu_508[19]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_31_fu_508[1]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_31_fu_508[20]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_31_fu_508[21]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_31_fu_508[22]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_31_fu_508[23]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_31_fu_508[24]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_31_fu_508[25]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_31_fu_508[26]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_31_fu_508[27]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_31_fu_508[28]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_31_fu_508[29]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_31_fu_508[2]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_31_fu_508[30]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_31_fu_508[31]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_31_fu_508[3]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_31_fu_508[4]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_31_fu_508[5]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_31_fu_508[6]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_31_fu_508[7]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_31_fu_508[8]),
        .R(1'b0));
  FDRE \tmp_V_31_fu_508_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127816),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_31_fu_508[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \tmp_V_32_fu_512[31]_i_1 
       (.I0(sf_1_fu_384_reg[0]),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(sf_1_fu_384_reg[1]),
        .I3(\tmp_V_25_fu_484[31]_i_2_n_1 ),
        .I4(sf_1_fu_384_reg[2]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815));
  FDRE \tmp_V_32_fu_512_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_32_fu_512[0]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_32_fu_512[10]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_32_fu_512[11]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_32_fu_512[12]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_32_fu_512[13]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_32_fu_512[14]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_32_fu_512[15]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_32_fu_512[16]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_32_fu_512[17]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_32_fu_512[18]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_32_fu_512[19]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_32_fu_512[1]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_32_fu_512[20]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_32_fu_512[21]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_32_fu_512[22]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_32_fu_512[23]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_32_fu_512[24]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_32_fu_512[25]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_32_fu_512[26]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_32_fu_512[27]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_32_fu_512[28]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_32_fu_512[29]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_32_fu_512[2]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_32_fu_512[30]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_32_fu_512[31]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_32_fu_512[3]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_32_fu_512[4]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_32_fu_512[5]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_32_fu_512[6]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_32_fu_512[7]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_32_fu_512[8]),
        .R(1'b0));
  FDRE \tmp_V_32_fu_512_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127815),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_32_fu_512[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \tmp_V_4_fu_400[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_fu_388[31]_i_3_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811));
  FDRE \tmp_V_4_fu_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_4_fu_400[0]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_4_fu_400[10]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_4_fu_400[11]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_4_fu_400[12]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_4_fu_400[13]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_4_fu_400[14]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_4_fu_400[15]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_4_fu_400[16]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_4_fu_400[17]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_4_fu_400[18]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_4_fu_400[19]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_4_fu_400[1]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_4_fu_400[20]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_4_fu_400[21]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_4_fu_400[22]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_4_fu_400[23]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_4_fu_400[24]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_4_fu_400[25]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_4_fu_400[26]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_4_fu_400[27]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_4_fu_400[28]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_4_fu_400[29]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_4_fu_400[2]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_4_fu_400[30]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_4_fu_400[31]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_4_fu_400[3]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_4_fu_400[4]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_4_fu_400[5]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_4_fu_400[6]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_4_fu_400[7]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_4_fu_400[8]),
        .R(1'b0));
  FDRE \tmp_V_4_fu_400_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127811),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_4_fu_400[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000100)) 
    \tmp_V_5_fu_404[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_fu_388[31]_i_3_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810));
  FDRE \tmp_V_5_fu_404_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_5_fu_404[0]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_5_fu_404[10]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_5_fu_404[11]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_5_fu_404[12]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_5_fu_404[13]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_5_fu_404[14]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_5_fu_404[15]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_5_fu_404[16]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_5_fu_404[17]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_5_fu_404[18]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_5_fu_404[19]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_5_fu_404[1]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_5_fu_404[20]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_5_fu_404[21]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_5_fu_404[22]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_5_fu_404[23]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_5_fu_404[24]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_5_fu_404[25]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_5_fu_404[26]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_5_fu_404[27]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_5_fu_404[28]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_5_fu_404[29]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_5_fu_404[2]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_5_fu_404[30]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_5_fu_404[31]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_5_fu_404[3]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_5_fu_404[4]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_5_fu_404[5]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_5_fu_404[6]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_5_fu_404[7]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_5_fu_404[8]),
        .R(1'b0));
  FDRE \tmp_V_5_fu_404_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127810),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_5_fu_404[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \tmp_V_6_fu_408[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_fu_388[31]_i_3_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789));
  FDRE \tmp_V_6_fu_408_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_6_fu_408[0]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_6_fu_408[10]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_6_fu_408[11]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_6_fu_408[12]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_6_fu_408[13]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_6_fu_408[14]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_6_fu_408[15]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_6_fu_408[16]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_6_fu_408[17]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_6_fu_408[18]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_6_fu_408[19]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_6_fu_408[1]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_6_fu_408[20]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_6_fu_408[21]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_6_fu_408[22]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_6_fu_408[23]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_6_fu_408[24]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_6_fu_408[25]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_6_fu_408[26]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_6_fu_408[27]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_6_fu_408[28]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_6_fu_408[29]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_6_fu_408[2]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_6_fu_408[30]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_6_fu_408[31]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_6_fu_408[3]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_6_fu_408[4]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_6_fu_408[5]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_6_fu_408[6]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_6_fu_408[7]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_6_fu_408[8]),
        .R(1'b0));
  FDRE \tmp_V_6_fu_408_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12789),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_6_fu_408[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00100000)) 
    \tmp_V_7_fu_412[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(sf_1_fu_384_reg[1]),
        .I3(\tmp_V_fu_388[31]_i_3_n_1 ),
        .I4(sf_1_fu_384_reg[2]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788));
  FDRE \tmp_V_7_fu_412_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_7_fu_412[0]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_7_fu_412[10]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_7_fu_412[11]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_7_fu_412[12]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_7_fu_412[13]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_7_fu_412[14]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_7_fu_412[15]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_7_fu_412[16]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_7_fu_412[17]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_7_fu_412[18]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_7_fu_412[19]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_7_fu_412[1]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_7_fu_412[20]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_7_fu_412[21]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_7_fu_412[22]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_7_fu_412[23]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_7_fu_412[24]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_7_fu_412[25]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_7_fu_412[26]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_7_fu_412[27]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_7_fu_412[28]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_7_fu_412[29]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_7_fu_412[2]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_7_fu_412[30]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_7_fu_412[31]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_7_fu_412[3]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_7_fu_412[4]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_7_fu_412[5]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_7_fu_412[6]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_7_fu_412[7]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_7_fu_412[8]),
        .R(1'b0));
  FDRE \tmp_V_7_fu_412_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12788),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_7_fu_412[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \tmp_V_8_fu_416[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(sf_1_fu_384_reg[1]),
        .I3(\tmp_V_fu_388[31]_i_3_n_1 ),
        .I4(sf_1_fu_384_reg[2]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787));
  FDRE \tmp_V_8_fu_416_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_8_fu_416[0]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_8_fu_416[10]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_8_fu_416[11]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_8_fu_416[12]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_8_fu_416[13]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_8_fu_416[14]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_8_fu_416[15]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_8_fu_416[16]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_8_fu_416[17]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_8_fu_416[18]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_8_fu_416[19]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_8_fu_416[1]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_8_fu_416[20]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_8_fu_416[21]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_8_fu_416[22]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_8_fu_416[23]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_8_fu_416[24]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_8_fu_416[25]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_8_fu_416[26]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_8_fu_416[27]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_8_fu_416[28]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_8_fu_416[29]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_8_fu_416[2]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_8_fu_416[30]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_8_fu_416[31]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_8_fu_416[3]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_8_fu_416[4]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_8_fu_416[5]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_8_fu_416[6]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_8_fu_416[7]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_8_fu_416[8]),
        .R(1'b0));
  FDRE \tmp_V_8_fu_416_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12787),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_8_fu_416[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_V_9_fu_420[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_9_fu_420[31]_i_2_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \tmp_V_9_fu_420[31]_i_2 
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(sf_1_fu_384_reg[3]),
        .I2(sf_1_fu_384_reg[4]),
        .O(\tmp_V_9_fu_420[31]_i_2_n_1 ));
  FDRE \tmp_V_9_fu_420_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_9_fu_420[0]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_9_fu_420[10]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_9_fu_420[11]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_9_fu_420[12]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_9_fu_420[13]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_9_fu_420[14]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_9_fu_420[15]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_9_fu_420[16]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_9_fu_420[17]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_9_fu_420[18]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_9_fu_420[19]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_9_fu_420[1]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_9_fu_420[20]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_9_fu_420[21]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_9_fu_420[22]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_9_fu_420[23]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_9_fu_420[24]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_9_fu_420[25]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_9_fu_420[26]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_9_fu_420[27]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_9_fu_420[28]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_9_fu_420[29]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_9_fu_420[2]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_9_fu_420[30]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_9_fu_420[31]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_9_fu_420[3]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_9_fu_420[4]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_9_fu_420[5]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_9_fu_420[6]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_9_fu_420[7]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_9_fu_420[8]),
        .R(1'b0));
  FDRE \tmp_V_9_fu_420_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_12786),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_9_fu_420[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_V_fu_388[31]_i_1 
       (.I0(\sf_1_fu_384_reg[0]_rep_n_1 ),
        .I1(\tmp_V_fu_388[31]_i_2_n_1 ),
        .I2(\tmp_V_fu_388[31]_i_3_n_1 ),
        .I3(sf_1_fu_384_reg[2]),
        .I4(sf_1_fu_384_reg[1]),
        .O(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \tmp_V_fu_388[31]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_3_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter0_i_2_n_1),
        .O(\tmp_V_fu_388[31]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tmp_V_fu_388[31]_i_3 
       (.I0(\icmp_ln289_reg_4790[0]_i_3_n_1 ),
        .I1(sf_1_fu_384_reg[3]),
        .I2(sf_1_fu_384_reg[4]),
        .O(\tmp_V_fu_388[31]_i_3_n_1 ));
  FDRE \tmp_V_fu_388_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [0]),
        .Q(tmp_V_fu_388[0]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [10]),
        .Q(tmp_V_fu_388[10]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [11]),
        .Q(tmp_V_fu_388[11]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [12]),
        .Q(tmp_V_fu_388[12]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [13]),
        .Q(tmp_V_fu_388[13]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [14]),
        .Q(tmp_V_fu_388[14]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [15]),
        .Q(tmp_V_fu_388[15]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [16]),
        .Q(tmp_V_fu_388[16]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [17]),
        .Q(tmp_V_fu_388[17]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [18]),
        .Q(tmp_V_fu_388[18]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [19]),
        .Q(tmp_V_fu_388[19]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [1]),
        .Q(tmp_V_fu_388[1]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [20]),
        .Q(tmp_V_fu_388[20]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [21]),
        .Q(tmp_V_fu_388[21]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [22]),
        .Q(tmp_V_fu_388[22]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [23]),
        .Q(tmp_V_fu_388[23]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [24]),
        .Q(tmp_V_fu_388[24]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [25]),
        .Q(tmp_V_fu_388[25]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [26]),
        .Q(tmp_V_fu_388[26]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [27]),
        .Q(tmp_V_fu_388[27]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [28]),
        .Q(tmp_V_fu_388[28]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [29]),
        .Q(tmp_V_fu_388[29]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [2]),
        .Q(tmp_V_fu_388[2]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [30]),
        .Q(tmp_V_fu_388[30]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [31]),
        .Q(tmp_V_fu_388[31]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [3]),
        .Q(tmp_V_fu_388[3]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [4]),
        .Q(tmp_V_fu_388[4]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [5]),
        .Q(tmp_V_fu_388[5]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [6]),
        .Q(tmp_V_fu_388[6]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [7]),
        .Q(tmp_V_fu_388[7]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [8]),
        .Q(tmp_V_fu_388[8]),
        .R(1'b0));
  FDRE \tmp_V_fu_388_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_act_m_val_V_reg_127814),
        .D(\odata_reg[0] [9]),
        .Q(tmp_V_fu_388[9]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_1_reg_4670_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [32]),
        .Q(wgt_M_instance_0_V_1_reg_4670[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_1_reg_4670_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [33]),
        .Q(wgt_M_instance_0_V_1_reg_4670[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_1_reg_4670_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [34]),
        .Q(wgt_M_instance_0_V_1_reg_4670[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_1_reg_4670_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [35]),
        .Q(wgt_M_instance_0_V_1_reg_4670[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_2_reg_4710_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [64]),
        .Q(wgt_M_instance_0_V_2_reg_4710[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_2_reg_4710_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [65]),
        .Q(wgt_M_instance_0_V_2_reg_4710[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_2_reg_4710_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [66]),
        .Q(wgt_M_instance_0_V_2_reg_4710[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_2_reg_4710_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [67]),
        .Q(wgt_M_instance_0_V_2_reg_4710[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_3_reg_4750_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [96]),
        .Q(wgt_M_instance_0_V_3_reg_4750[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_3_reg_4750_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [97]),
        .Q(wgt_M_instance_0_V_3_reg_4750[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_3_reg_4750_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [98]),
        .Q(wgt_M_instance_0_V_3_reg_4750[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_3_reg_4750_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [99]),
        .Q(wgt_M_instance_0_V_3_reg_4750[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_reg_4630_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [0]),
        .Q(wgt_M_instance_0_V_reg_4630[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_reg_4630_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [1]),
        .Q(wgt_M_instance_0_V_reg_4630[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_reg_4630_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [2]),
        .Q(wgt_M_instance_0_V_reg_4630[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_0_V_reg_4630_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [3]),
        .Q(wgt_M_instance_0_V_reg_4630[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_1_reg_4675_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [36]),
        .Q(wgt_M_instance_1_V_1_reg_4675[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_1_reg_4675_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [37]),
        .Q(wgt_M_instance_1_V_1_reg_4675[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_1_reg_4675_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [38]),
        .Q(wgt_M_instance_1_V_1_reg_4675[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_1_reg_4675_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [39]),
        .Q(wgt_M_instance_1_V_1_reg_4675[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_2_reg_4715_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [68]),
        .Q(wgt_M_instance_1_V_2_reg_4715[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_2_reg_4715_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [69]),
        .Q(wgt_M_instance_1_V_2_reg_4715[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_2_reg_4715_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [70]),
        .Q(wgt_M_instance_1_V_2_reg_4715[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_2_reg_4715_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [71]),
        .Q(wgt_M_instance_1_V_2_reg_4715[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_3_reg_4755_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [100]),
        .Q(wgt_M_instance_1_V_3_reg_4755[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_3_reg_4755_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [101]),
        .Q(wgt_M_instance_1_V_3_reg_4755[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_3_reg_4755_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [102]),
        .Q(wgt_M_instance_1_V_3_reg_4755[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_3_reg_4755_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [103]),
        .Q(wgt_M_instance_1_V_3_reg_4755[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_reg_4635_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [4]),
        .Q(wgt_M_instance_1_V_reg_4635[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_reg_4635_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [5]),
        .Q(wgt_M_instance_1_V_reg_4635[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_reg_4635_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [6]),
        .Q(wgt_M_instance_1_V_reg_4635[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_1_V_reg_4635_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [7]),
        .Q(wgt_M_instance_1_V_reg_4635[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_1_reg_4680_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [40]),
        .Q(wgt_M_instance_2_V_1_reg_4680[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_1_reg_4680_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [41]),
        .Q(wgt_M_instance_2_V_1_reg_4680[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_1_reg_4680_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [42]),
        .Q(wgt_M_instance_2_V_1_reg_4680[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_1_reg_4680_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [43]),
        .Q(wgt_M_instance_2_V_1_reg_4680[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_2_reg_4720_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [72]),
        .Q(wgt_M_instance_2_V_2_reg_4720[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_2_reg_4720_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [73]),
        .Q(wgt_M_instance_2_V_2_reg_4720[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_2_reg_4720_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [74]),
        .Q(wgt_M_instance_2_V_2_reg_4720[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_2_reg_4720_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [75]),
        .Q(wgt_M_instance_2_V_2_reg_4720[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_3_reg_4760_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [104]),
        .Q(wgt_M_instance_2_V_3_reg_4760[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_3_reg_4760_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [105]),
        .Q(wgt_M_instance_2_V_3_reg_4760[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_3_reg_4760_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [106]),
        .Q(wgt_M_instance_2_V_3_reg_4760[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_3_reg_4760_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [107]),
        .Q(wgt_M_instance_2_V_3_reg_4760[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_reg_4640_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [8]),
        .Q(wgt_M_instance_2_V_reg_4640[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_reg_4640_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [9]),
        .Q(wgt_M_instance_2_V_reg_4640[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_reg_4640_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [10]),
        .Q(wgt_M_instance_2_V_reg_4640[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_2_V_reg_4640_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [11]),
        .Q(wgt_M_instance_2_V_reg_4640[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_1_reg_4685_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [44]),
        .Q(wgt_M_instance_3_V_1_reg_4685[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_1_reg_4685_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [45]),
        .Q(wgt_M_instance_3_V_1_reg_4685[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_1_reg_4685_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [46]),
        .Q(wgt_M_instance_3_V_1_reg_4685[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_1_reg_4685_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [47]),
        .Q(wgt_M_instance_3_V_1_reg_4685[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_2_reg_4725_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [76]),
        .Q(wgt_M_instance_3_V_2_reg_4725[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_2_reg_4725_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [77]),
        .Q(wgt_M_instance_3_V_2_reg_4725[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_2_reg_4725_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [78]),
        .Q(wgt_M_instance_3_V_2_reg_4725[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_2_reg_4725_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [79]),
        .Q(wgt_M_instance_3_V_2_reg_4725[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_3_reg_4765_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [108]),
        .Q(wgt_M_instance_3_V_3_reg_4765[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_3_reg_4765_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [109]),
        .Q(wgt_M_instance_3_V_3_reg_4765[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_3_reg_4765_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [110]),
        .Q(wgt_M_instance_3_V_3_reg_4765[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_3_reg_4765_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [111]),
        .Q(wgt_M_instance_3_V_3_reg_4765[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_reg_4645_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [12]),
        .Q(wgt_M_instance_3_V_reg_4645[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_reg_4645_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [13]),
        .Q(wgt_M_instance_3_V_reg_4645[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_reg_4645_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [14]),
        .Q(wgt_M_instance_3_V_reg_4645[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_3_V_reg_4645_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [15]),
        .Q(wgt_M_instance_3_V_reg_4645[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_1_reg_4690_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [48]),
        .Q(wgt_M_instance_4_V_1_reg_4690[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_1_reg_4690_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [49]),
        .Q(wgt_M_instance_4_V_1_reg_4690[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_1_reg_4690_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [50]),
        .Q(wgt_M_instance_4_V_1_reg_4690[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_1_reg_4690_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [51]),
        .Q(wgt_M_instance_4_V_1_reg_4690[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_2_reg_4730_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [80]),
        .Q(wgt_M_instance_4_V_2_reg_4730[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_2_reg_4730_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [81]),
        .Q(wgt_M_instance_4_V_2_reg_4730[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_2_reg_4730_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [82]),
        .Q(wgt_M_instance_4_V_2_reg_4730[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_2_reg_4730_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [83]),
        .Q(wgt_M_instance_4_V_2_reg_4730[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_3_reg_4770_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [112]),
        .Q(wgt_M_instance_4_V_3_reg_4770[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_3_reg_4770_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [113]),
        .Q(wgt_M_instance_4_V_3_reg_4770[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_3_reg_4770_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [114]),
        .Q(wgt_M_instance_4_V_3_reg_4770[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_3_reg_4770_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [115]),
        .Q(wgt_M_instance_4_V_3_reg_4770[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_reg_4650_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [16]),
        .Q(wgt_M_instance_4_V_reg_4650[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_reg_4650_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [17]),
        .Q(wgt_M_instance_4_V_reg_4650[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_reg_4650_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [18]),
        .Q(wgt_M_instance_4_V_reg_4650[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_4_V_reg_4650_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [19]),
        .Q(wgt_M_instance_4_V_reg_4650[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_1_reg_4695_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [52]),
        .Q(wgt_M_instance_5_V_1_reg_4695[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_1_reg_4695_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [53]),
        .Q(wgt_M_instance_5_V_1_reg_4695[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_1_reg_4695_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [54]),
        .Q(wgt_M_instance_5_V_1_reg_4695[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_1_reg_4695_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [55]),
        .Q(wgt_M_instance_5_V_1_reg_4695[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_2_reg_4735_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [84]),
        .Q(wgt_M_instance_5_V_2_reg_4735[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_2_reg_4735_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [85]),
        .Q(wgt_M_instance_5_V_2_reg_4735[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_2_reg_4735_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [86]),
        .Q(wgt_M_instance_5_V_2_reg_4735[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_2_reg_4735_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [87]),
        .Q(wgt_M_instance_5_V_2_reg_4735[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_3_reg_4775_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [116]),
        .Q(wgt_M_instance_5_V_3_reg_4775[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_3_reg_4775_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [117]),
        .Q(wgt_M_instance_5_V_3_reg_4775[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_3_reg_4775_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [118]),
        .Q(wgt_M_instance_5_V_3_reg_4775[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_3_reg_4775_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [119]),
        .Q(wgt_M_instance_5_V_3_reg_4775[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_reg_4655_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [20]),
        .Q(wgt_M_instance_5_V_reg_4655[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_reg_4655_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [21]),
        .Q(wgt_M_instance_5_V_reg_4655[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_reg_4655_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [22]),
        .Q(wgt_M_instance_5_V_reg_4655[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_5_V_reg_4655_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [23]),
        .Q(wgt_M_instance_5_V_reg_4655[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_1_reg_4700_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [56]),
        .Q(wgt_M_instance_6_V_1_reg_4700[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_1_reg_4700_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [57]),
        .Q(wgt_M_instance_6_V_1_reg_4700[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_1_reg_4700_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [58]),
        .Q(wgt_M_instance_6_V_1_reg_4700[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_1_reg_4700_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [59]),
        .Q(wgt_M_instance_6_V_1_reg_4700[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_2_reg_4740_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [88]),
        .Q(wgt_M_instance_6_V_2_reg_4740[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_2_reg_4740_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [89]),
        .Q(wgt_M_instance_6_V_2_reg_4740[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_2_reg_4740_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [90]),
        .Q(wgt_M_instance_6_V_2_reg_4740[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_2_reg_4740_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [91]),
        .Q(wgt_M_instance_6_V_2_reg_4740[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_3_reg_4780_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [120]),
        .Q(wgt_M_instance_6_V_3_reg_4780[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_3_reg_4780_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [121]),
        .Q(wgt_M_instance_6_V_3_reg_4780[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_3_reg_4780_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [122]),
        .Q(wgt_M_instance_6_V_3_reg_4780[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_3_reg_4780_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [123]),
        .Q(wgt_M_instance_6_V_3_reg_4780[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_reg_4660_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [24]),
        .Q(wgt_M_instance_6_V_reg_4660[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_reg_4660_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [25]),
        .Q(wgt_M_instance_6_V_reg_4660[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_reg_4660_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [26]),
        .Q(wgt_M_instance_6_V_reg_4660[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_6_V_reg_4660_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [27]),
        .Q(wgt_M_instance_6_V_reg_4660[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_1_reg_4705_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [60]),
        .Q(wgt_M_instance_7_V_1_reg_4705[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_1_reg_4705_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [61]),
        .Q(wgt_M_instance_7_V_1_reg_4705[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_1_reg_4705_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [62]),
        .Q(wgt_M_instance_7_V_1_reg_4705[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_1_reg_4705_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [63]),
        .Q(wgt_M_instance_7_V_1_reg_4705[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_2_reg_4745_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [92]),
        .Q(wgt_M_instance_7_V_2_reg_4745[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_2_reg_4745_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [93]),
        .Q(wgt_M_instance_7_V_2_reg_4745[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_2_reg_4745_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [94]),
        .Q(wgt_M_instance_7_V_2_reg_4745[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_2_reg_4745_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [95]),
        .Q(wgt_M_instance_7_V_2_reg_4745[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_3_reg_4785_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [124]),
        .Q(wgt_M_instance_7_V_3_reg_4785[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_3_reg_4785_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [125]),
        .Q(wgt_M_instance_7_V_3_reg_4785[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_3_reg_4785_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [126]),
        .Q(wgt_M_instance_7_V_3_reg_4785[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_3_reg_4785_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [127]),
        .Q(wgt_M_instance_7_V_3_reg_4785[3]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_reg_4665_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [28]),
        .Q(wgt_M_instance_7_V_reg_4665[0]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_reg_4665_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [29]),
        .Q(wgt_M_instance_7_V_reg_4665[1]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_reg_4665_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [30]),
        .Q(wgt_M_instance_7_V_reg_4665[2]),
        .R(1'b0));
  FDRE \wgt_M_instance_7_V_reg_4665_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_46220),
        .D(\nf_assign_fu_516_reg[0]_0 [31]),
        .Q(wgt_M_instance_7_V_reg_4665[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_5jm
   (mux_4_1,
    mux_4_0,
    out,
    Q,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 );
  output [31:0]mux_4_1;
  output [31:0]mux_4_0;
  input [3:0]out;
  input [31:0]Q;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 ;
  input \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 ;
  input [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 ;

  wire [31:0]Q;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 ;
  wire [31:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 ;
  wire [31:0]mux_2_0;
  wire [31:0]mux_2_1;
  wire [31:0]mux_2_2;
  wire [31:0]mux_2_3;
  wire [31:0]mux_2_4;
  wire [31:0]mux_2_5;
  wire [31:0]mux_2_6;
  wire [31:0]mux_2_7;
  wire [31:0]mux_3_0;
  wire [31:0]mux_3_1;
  wire [31:0]mux_3_2;
  wire [31:0]mux_3_3;
  wire [31:0]mux_4_0;
  wire [31:0]mux_4_1;
  wire [3:0]out;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [0]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [0]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [0]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [0]),
        .O(mux_2_6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_11 
       (.I0(Q[0]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [0]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [0]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [0]),
        .O(mux_2_7[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [0]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [0]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [0]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [0]),
        .O(mux_2_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [0]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [0]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [0]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [0]),
        .O(mux_2_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [0]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [0]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [0]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [0]),
        .O(mux_2_2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [0]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [0]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [0]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [0]),
        .O(mux_2_3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [0]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [0]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [0]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [0]),
        .O(mux_2_4[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[0]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [0]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [0]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [0]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [0]),
        .O(mux_2_5[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [10]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [10]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [10]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [10]),
        .O(mux_2_6[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_11 
       (.I0(Q[10]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [10]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [10]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [10]),
        .O(mux_2_7[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [10]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [10]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [10]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [10]),
        .O(mux_2_0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [10]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [10]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [10]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [10]),
        .O(mux_2_1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [10]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [10]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [10]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [10]),
        .O(mux_2_2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [10]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [10]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [10]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [10]),
        .O(mux_2_3[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [10]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [10]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [10]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [10]),
        .O(mux_2_4[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[10]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [10]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [10]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [10]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [10]),
        .O(mux_2_5[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [11]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [11]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [11]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [11]),
        .O(mux_2_6[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_11 
       (.I0(Q[11]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [11]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [11]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [11]),
        .O(mux_2_7[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [11]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [11]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [11]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [11]),
        .O(mux_2_0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [11]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [11]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [11]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [11]),
        .O(mux_2_1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [11]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [11]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [11]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [11]),
        .O(mux_2_2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [11]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [11]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [11]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [11]),
        .O(mux_2_3[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [11]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [11]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [11]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [11]),
        .O(mux_2_4[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[11]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [11]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [11]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [11]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [11]),
        .O(mux_2_5[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [12]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [12]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [12]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [12]),
        .O(mux_2_6[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_11 
       (.I0(Q[12]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [12]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [12]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [12]),
        .O(mux_2_7[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [12]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [12]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [12]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [12]),
        .O(mux_2_0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [12]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [12]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [12]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [12]),
        .O(mux_2_1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [12]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [12]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [12]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [12]),
        .O(mux_2_2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [12]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [12]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [12]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [12]),
        .O(mux_2_3[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [12]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [12]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [12]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [12]),
        .O(mux_2_4[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[12]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [12]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [12]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [12]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [12]),
        .O(mux_2_5[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [13]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [13]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [13]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [13]),
        .O(mux_2_6[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_11 
       (.I0(Q[13]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [13]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [13]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [13]),
        .O(mux_2_7[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [13]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [13]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [13]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [13]),
        .O(mux_2_0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [13]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [13]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [13]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [13]),
        .O(mux_2_1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [13]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [13]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [13]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [13]),
        .O(mux_2_2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [13]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [13]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [13]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [13]),
        .O(mux_2_3[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [13]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [13]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [13]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [13]),
        .O(mux_2_4[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[13]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [13]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [13]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [13]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [13]),
        .O(mux_2_5[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [14]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [14]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [14]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [14]),
        .O(mux_2_6[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_11 
       (.I0(Q[14]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [14]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [14]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [14]),
        .O(mux_2_7[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [14]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [14]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [14]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [14]),
        .O(mux_2_0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [14]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [14]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [14]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [14]),
        .O(mux_2_1[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [14]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [14]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [14]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [14]),
        .O(mux_2_2[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [14]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [14]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [14]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [14]),
        .O(mux_2_3[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [14]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [14]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [14]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [14]),
        .O(mux_2_4[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[14]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [14]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [14]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [14]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [14]),
        .O(mux_2_5[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [15]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [15]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [15]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [15]),
        .O(mux_2_6[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_11 
       (.I0(Q[15]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [15]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [15]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [15]),
        .O(mux_2_7[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [15]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [15]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [15]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [15]),
        .O(mux_2_0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [15]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [15]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [15]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [15]),
        .O(mux_2_1[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [15]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [15]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [15]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [15]),
        .O(mux_2_2[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [15]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [15]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [15]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [15]),
        .O(mux_2_3[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [15]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [15]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [15]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [15]),
        .O(mux_2_4[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[15]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [15]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [15]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [15]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [15]),
        .O(mux_2_5[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [16]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [16]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [16]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [16]),
        .O(mux_2_6[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_11 
       (.I0(Q[16]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [16]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [16]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [16]),
        .O(mux_2_7[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [16]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [16]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [16]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [16]),
        .O(mux_2_0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [16]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [16]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [16]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [16]),
        .O(mux_2_1[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [16]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [16]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [16]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [16]),
        .O(mux_2_2[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [16]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [16]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [16]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [16]),
        .O(mux_2_3[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [16]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [16]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [16]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [16]),
        .O(mux_2_4[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[16]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [16]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [16]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [16]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [16]),
        .O(mux_2_5[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [17]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [17]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [17]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [17]),
        .O(mux_2_6[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_11 
       (.I0(Q[17]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [17]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [17]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [17]),
        .O(mux_2_7[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [17]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [17]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [17]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [17]),
        .O(mux_2_0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [17]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [17]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [17]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [17]),
        .O(mux_2_1[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [17]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [17]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [17]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [17]),
        .O(mux_2_2[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [17]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [17]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [17]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [17]),
        .O(mux_2_3[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [17]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [17]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [17]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [17]),
        .O(mux_2_4[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[17]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [17]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [17]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [17]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [17]),
        .O(mux_2_5[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [18]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [18]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [18]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [18]),
        .O(mux_2_6[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_11 
       (.I0(Q[18]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [18]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [18]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [18]),
        .O(mux_2_7[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [18]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [18]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [18]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [18]),
        .O(mux_2_0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [18]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [18]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [18]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [18]),
        .O(mux_2_1[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [18]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [18]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [18]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [18]),
        .O(mux_2_2[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [18]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [18]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [18]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [18]),
        .O(mux_2_3[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [18]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [18]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [18]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [18]),
        .O(mux_2_4[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[18]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [18]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [18]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [18]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [18]),
        .O(mux_2_5[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [19]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [19]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [19]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [19]),
        .O(mux_2_6[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_11 
       (.I0(Q[19]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [19]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [19]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [19]),
        .O(mux_2_7[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [19]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [19]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [19]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [19]),
        .O(mux_2_0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [19]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [19]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [19]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [19]),
        .O(mux_2_1[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [19]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [19]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [19]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [19]),
        .O(mux_2_2[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [19]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [19]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [19]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [19]),
        .O(mux_2_3[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [19]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [19]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [19]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [19]),
        .O(mux_2_4[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[19]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [19]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [19]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [19]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [19]),
        .O(mux_2_5[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [1]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [1]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [1]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [1]),
        .O(mux_2_6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_11 
       (.I0(Q[1]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [1]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [1]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [1]),
        .O(mux_2_7[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [1]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [1]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [1]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [1]),
        .O(mux_2_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [1]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [1]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [1]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [1]),
        .O(mux_2_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [1]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [1]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [1]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [1]),
        .O(mux_2_2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [1]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [1]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [1]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [1]),
        .O(mux_2_3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [1]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [1]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [1]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [1]),
        .O(mux_2_4[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[1]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [1]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [1]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [1]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [1]),
        .O(mux_2_5[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [20]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [20]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [20]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [20]),
        .O(mux_2_6[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_11 
       (.I0(Q[20]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [20]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [20]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [20]),
        .O(mux_2_7[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [20]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [20]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [20]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [20]),
        .O(mux_2_0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [20]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [20]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [20]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [20]),
        .O(mux_2_1[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [20]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [20]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [20]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [20]),
        .O(mux_2_2[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [20]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [20]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [20]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [20]),
        .O(mux_2_3[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [20]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [20]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [20]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [20]),
        .O(mux_2_4[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[20]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [20]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [20]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [20]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [20]),
        .O(mux_2_5[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [21]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [21]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [21]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [21]),
        .O(mux_2_6[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_11 
       (.I0(Q[21]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [21]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [21]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [21]),
        .O(mux_2_7[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [21]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [21]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [21]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [21]),
        .O(mux_2_0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [21]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [21]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [21]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [21]),
        .O(mux_2_1[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [21]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [21]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [21]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [21]),
        .O(mux_2_2[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [21]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [21]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [21]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [21]),
        .O(mux_2_3[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [21]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [21]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [21]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [21]),
        .O(mux_2_4[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[21]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [21]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [21]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [21]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [21]),
        .O(mux_2_5[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [22]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [22]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [22]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [22]),
        .O(mux_2_6[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_11 
       (.I0(Q[22]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [22]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [22]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [22]),
        .O(mux_2_7[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [22]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [22]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [22]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [22]),
        .O(mux_2_0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [22]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [22]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [22]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [22]),
        .O(mux_2_1[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [22]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [22]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [22]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [22]),
        .O(mux_2_2[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [22]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [22]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [22]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [22]),
        .O(mux_2_3[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [22]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [22]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [22]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [22]),
        .O(mux_2_4[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[22]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [22]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [22]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [22]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [22]),
        .O(mux_2_5[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [23]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [23]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [23]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [23]),
        .O(mux_2_6[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_11 
       (.I0(Q[23]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [23]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [23]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [23]),
        .O(mux_2_7[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [23]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [23]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [23]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [23]),
        .O(mux_2_0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [23]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [23]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [23]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [23]),
        .O(mux_2_1[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [23]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [23]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [23]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [23]),
        .O(mux_2_2[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [23]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [23]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [23]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [23]),
        .O(mux_2_3[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [23]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [23]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [23]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [23]),
        .O(mux_2_4[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[23]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [23]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [23]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [23]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [23]),
        .O(mux_2_5[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [24]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [24]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [24]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [24]),
        .O(mux_2_6[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_11 
       (.I0(Q[24]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [24]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [24]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [24]),
        .O(mux_2_7[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [24]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [24]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [24]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [24]),
        .O(mux_2_0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [24]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [24]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [24]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [24]),
        .O(mux_2_1[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [24]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [24]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [24]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [24]),
        .O(mux_2_2[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [24]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [24]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [24]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [24]),
        .O(mux_2_3[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [24]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [24]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [24]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [24]),
        .O(mux_2_4[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[24]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [24]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [24]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [24]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [24]),
        .O(mux_2_5[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [25]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [25]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [25]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [25]),
        .O(mux_2_6[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_11 
       (.I0(Q[25]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [25]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [25]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [25]),
        .O(mux_2_7[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [25]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [25]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [25]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [25]),
        .O(mux_2_0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [25]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [25]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [25]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [25]),
        .O(mux_2_1[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [25]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [25]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [25]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [25]),
        .O(mux_2_2[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [25]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [25]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [25]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [25]),
        .O(mux_2_3[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [25]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [25]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [25]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [25]),
        .O(mux_2_4[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[25]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [25]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [25]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [25]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [25]),
        .O(mux_2_5[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [26]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [26]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [26]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [26]),
        .O(mux_2_6[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_11 
       (.I0(Q[26]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [26]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [26]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [26]),
        .O(mux_2_7[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [26]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [26]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [26]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [26]),
        .O(mux_2_0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [26]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [26]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [26]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [26]),
        .O(mux_2_1[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [26]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [26]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [26]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [26]),
        .O(mux_2_2[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [26]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [26]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [26]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [26]),
        .O(mux_2_3[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [26]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [26]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [26]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [26]),
        .O(mux_2_4[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[26]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [26]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [26]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [26]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [26]),
        .O(mux_2_5[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [27]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [27]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [27]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [27]),
        .O(mux_2_6[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_11 
       (.I0(Q[27]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [27]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [27]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [27]),
        .O(mux_2_7[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [27]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [27]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [27]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [27]),
        .O(mux_2_0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [27]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [27]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [27]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [27]),
        .O(mux_2_1[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [27]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [27]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [27]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [27]),
        .O(mux_2_2[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [27]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [27]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [27]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [27]),
        .O(mux_2_3[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [27]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [27]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [27]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [27]),
        .O(mux_2_4[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[27]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [27]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [27]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [27]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [27]),
        .O(mux_2_5[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [28]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [28]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [28]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [28]),
        .O(mux_2_6[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_11 
       (.I0(Q[28]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [28]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [28]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [28]),
        .O(mux_2_7[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [28]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [28]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [28]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [28]),
        .O(mux_2_0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [28]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [28]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [28]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [28]),
        .O(mux_2_1[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [28]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [28]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [28]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [28]),
        .O(mux_2_2[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [28]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [28]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [28]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [28]),
        .O(mux_2_3[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [28]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [28]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [28]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [28]),
        .O(mux_2_4[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[28]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [28]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [28]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [28]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [28]),
        .O(mux_2_5[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [29]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [29]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [29]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [29]),
        .O(mux_2_6[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_11 
       (.I0(Q[29]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [29]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [29]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [29]),
        .O(mux_2_7[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [29]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [29]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [29]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [29]),
        .O(mux_2_0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [29]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [29]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [29]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [29]),
        .O(mux_2_1[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [29]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [29]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [29]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [29]),
        .O(mux_2_2[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [29]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [29]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [29]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [29]),
        .O(mux_2_3[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [29]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [29]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [29]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [29]),
        .O(mux_2_4[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[29]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [29]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [29]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [29]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [29]),
        .O(mux_2_5[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [2]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [2]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [2]),
        .O(mux_2_6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_11 
       (.I0(Q[2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [2]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [2]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [2]),
        .O(mux_2_7[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [2]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [2]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [2]),
        .O(mux_2_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [2]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [2]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [2]),
        .O(mux_2_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [2]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [2]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [2]),
        .O(mux_2_2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [2]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [2]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [2]),
        .O(mux_2_3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [2]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [2]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [2]),
        .O(mux_2_4[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[2]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [2]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [2]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [2]),
        .O(mux_2_5[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [30]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [30]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [30]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [30]),
        .O(mux_2_6[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_11 
       (.I0(Q[30]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [30]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [30]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [30]),
        .O(mux_2_7[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [30]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [30]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [30]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [30]),
        .O(mux_2_0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [30]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [30]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [30]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [30]),
        .O(mux_2_1[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [30]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [30]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [30]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [30]),
        .O(mux_2_2[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [30]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [30]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [30]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [30]),
        .O(mux_2_3[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [30]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [30]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [30]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [30]),
        .O(mux_2_4[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[30]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [30]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [30]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [30]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [30]),
        .O(mux_2_5[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_33 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [31]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [31]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [31]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [31]),
        .O(mux_2_4[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_34 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [31]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [31]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [31]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [31]),
        .O(mux_2_5[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_35 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [31]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [31]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [31]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [31]),
        .O(mux_2_6[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_36 
       (.I0(Q[31]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [31]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [31]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [31]),
        .O(mux_2_7[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_37 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [31]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [31]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [31]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [31]),
        .O(mux_2_0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_38 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [31]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [31]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [31]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [31]),
        .O(mux_2_1[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_39 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [31]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [31]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [31]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [31]),
        .O(mux_2_2[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[31]_i_40 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [31]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [31]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [31]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [31]),
        .O(mux_2_3[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [3]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [3]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [3]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [3]),
        .O(mux_2_6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_11 
       (.I0(Q[3]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [3]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [3]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [3]),
        .O(mux_2_7[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [3]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [3]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [3]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [3]),
        .O(mux_2_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [3]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [3]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [3]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [3]),
        .O(mux_2_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [3]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [3]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [3]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [3]),
        .O(mux_2_2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [3]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [3]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [3]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [3]),
        .O(mux_2_3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [3]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [3]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [3]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [3]),
        .O(mux_2_4[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[3]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [3]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [3]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [3]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [3]),
        .O(mux_2_5[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [4]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [4]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [4]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [4]),
        .O(mux_2_6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_11 
       (.I0(Q[4]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [4]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [4]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [4]),
        .O(mux_2_7[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [4]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [4]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [4]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [4]),
        .O(mux_2_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [4]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [4]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [4]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [4]),
        .O(mux_2_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [4]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [4]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [4]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [4]),
        .O(mux_2_2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [4]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [4]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [4]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [4]),
        .O(mux_2_3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [4]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [4]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [4]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [4]),
        .O(mux_2_4[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[4]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [4]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [4]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [4]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [4]),
        .O(mux_2_5[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [5]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [5]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [5]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [5]),
        .O(mux_2_6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_11 
       (.I0(Q[5]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [5]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [5]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [5]),
        .O(mux_2_7[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [5]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [5]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [5]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [5]),
        .O(mux_2_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [5]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [5]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [5]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [5]),
        .O(mux_2_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [5]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [5]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [5]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [5]),
        .O(mux_2_2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [5]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [5]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [5]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [5]),
        .O(mux_2_3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [5]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [5]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [5]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [5]),
        .O(mux_2_4[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[5]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [5]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [5]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [5]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [5]),
        .O(mux_2_5[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [6]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [6]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [6]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [6]),
        .O(mux_2_6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_11 
       (.I0(Q[6]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [6]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [6]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [6]),
        .O(mux_2_7[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [6]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [6]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [6]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [6]),
        .O(mux_2_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [6]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [6]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [6]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [6]),
        .O(mux_2_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [6]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [6]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [6]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [6]),
        .O(mux_2_2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [6]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [6]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [6]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [6]),
        .O(mux_2_3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [6]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [6]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [6]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [6]),
        .O(mux_2_4[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[6]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [6]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [6]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [6]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [6]),
        .O(mux_2_5[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [7]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [7]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [7]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [7]),
        .O(mux_2_6[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_11 
       (.I0(Q[7]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [7]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [7]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [7]),
        .O(mux_2_7[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [7]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [7]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [7]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [7]),
        .O(mux_2_0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [7]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [7]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [7]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [7]),
        .O(mux_2_1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [7]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [7]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [7]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [7]),
        .O(mux_2_2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [7]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [7]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [7]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [7]),
        .O(mux_2_3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [7]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [7]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [7]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [7]),
        .O(mux_2_4[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[7]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [7]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [7]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [7]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [7]),
        .O(mux_2_5[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [8]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [8]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [8]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [8]),
        .O(mux_2_6[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_11 
       (.I0(Q[8]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [8]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [8]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [8]),
        .O(mux_2_7[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [8]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [8]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [8]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [8]),
        .O(mux_2_0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [8]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [8]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [8]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [8]),
        .O(mux_2_1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [8]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [8]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [8]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [8]),
        .O(mux_2_2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [8]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [8]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [8]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [8]),
        .O(mux_2_3[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [8]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [8]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [8]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [8]),
        .O(mux_2_4[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[8]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [8]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [8]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [8]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [8]),
        .O(mux_2_5[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_3 [9]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_4 [9]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_5 [9]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_6 [9]),
        .O(mux_2_6[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_11 
       (.I0(Q[9]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_0 [9]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_1 [9]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13_2 [9]),
        .O(mux_2_7[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_5 [9]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_6 [9]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_7 [9]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_8 [9]),
        .O(mux_2_0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_1 [9]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_2 [9]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_3 [9]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_4 [9]),
        .O(mux_2_1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_14 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_4 [9]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_5 [9]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_6 [9]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_7 [9]),
        .O(mux_2_2[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_15 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_0 [9]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_1 [9]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_2 [9]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15_3 [9]),
        .O(mux_2_3[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_8 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_4 [9]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_5 [9]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_6 [9]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_7 [9]),
        .O(mux_2_4[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278[9]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_0 [9]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_1 [9]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_2 [9]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12_3 [9]),
        .O(mux_2_5[9]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[0]_i_2 
       (.I0(mux_3_2[0]),
        .I1(mux_3_3[0]),
        .O(mux_4_1[0]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[0]_i_3 
       (.I0(mux_3_0[0]),
        .I1(mux_3_1[0]),
        .O(mux_4_0[0]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[0]_i_4 
       (.I0(mux_2_4[0]),
        .I1(mux_2_5[0]),
        .O(mux_3_2[0]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[0]_i_5 
       (.I0(mux_2_6[0]),
        .I1(mux_2_7[0]),
        .O(mux_3_3[0]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[0]_i_6 
       (.I0(mux_2_0[0]),
        .I1(mux_2_1[0]),
        .O(mux_3_0[0]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[0]_i_7 
       (.I0(mux_2_2[0]),
        .I1(mux_2_3[0]),
        .O(mux_3_1[0]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[10]_i_2 
       (.I0(mux_3_2[10]),
        .I1(mux_3_3[10]),
        .O(mux_4_1[10]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[10]_i_3 
       (.I0(mux_3_0[10]),
        .I1(mux_3_1[10]),
        .O(mux_4_0[10]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[10]_i_4 
       (.I0(mux_2_4[10]),
        .I1(mux_2_5[10]),
        .O(mux_3_2[10]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[10]_i_5 
       (.I0(mux_2_6[10]),
        .I1(mux_2_7[10]),
        .O(mux_3_3[10]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[10]_i_6 
       (.I0(mux_2_0[10]),
        .I1(mux_2_1[10]),
        .O(mux_3_0[10]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[10]_i_7 
       (.I0(mux_2_2[10]),
        .I1(mux_2_3[10]),
        .O(mux_3_1[10]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[11]_i_2 
       (.I0(mux_3_2[11]),
        .I1(mux_3_3[11]),
        .O(mux_4_1[11]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[11]_i_3 
       (.I0(mux_3_0[11]),
        .I1(mux_3_1[11]),
        .O(mux_4_0[11]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[11]_i_4 
       (.I0(mux_2_4[11]),
        .I1(mux_2_5[11]),
        .O(mux_3_2[11]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[11]_i_5 
       (.I0(mux_2_6[11]),
        .I1(mux_2_7[11]),
        .O(mux_3_3[11]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[11]_i_6 
       (.I0(mux_2_0[11]),
        .I1(mux_2_1[11]),
        .O(mux_3_0[11]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[11]_i_7 
       (.I0(mux_2_2[11]),
        .I1(mux_2_3[11]),
        .O(mux_3_1[11]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[12]_i_2 
       (.I0(mux_3_2[12]),
        .I1(mux_3_3[12]),
        .O(mux_4_1[12]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[12]_i_3 
       (.I0(mux_3_0[12]),
        .I1(mux_3_1[12]),
        .O(mux_4_0[12]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[12]_i_4 
       (.I0(mux_2_4[12]),
        .I1(mux_2_5[12]),
        .O(mux_3_2[12]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[12]_i_5 
       (.I0(mux_2_6[12]),
        .I1(mux_2_7[12]),
        .O(mux_3_3[12]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[12]_i_6 
       (.I0(mux_2_0[12]),
        .I1(mux_2_1[12]),
        .O(mux_3_0[12]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[12]_i_7 
       (.I0(mux_2_2[12]),
        .I1(mux_2_3[12]),
        .O(mux_3_1[12]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[13]_i_2 
       (.I0(mux_3_2[13]),
        .I1(mux_3_3[13]),
        .O(mux_4_1[13]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[13]_i_3 
       (.I0(mux_3_0[13]),
        .I1(mux_3_1[13]),
        .O(mux_4_0[13]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[13]_i_4 
       (.I0(mux_2_4[13]),
        .I1(mux_2_5[13]),
        .O(mux_3_2[13]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[13]_i_5 
       (.I0(mux_2_6[13]),
        .I1(mux_2_7[13]),
        .O(mux_3_3[13]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[13]_i_6 
       (.I0(mux_2_0[13]),
        .I1(mux_2_1[13]),
        .O(mux_3_0[13]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[13]_i_7 
       (.I0(mux_2_2[13]),
        .I1(mux_2_3[13]),
        .O(mux_3_1[13]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[14]_i_2 
       (.I0(mux_3_2[14]),
        .I1(mux_3_3[14]),
        .O(mux_4_1[14]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[14]_i_3 
       (.I0(mux_3_0[14]),
        .I1(mux_3_1[14]),
        .O(mux_4_0[14]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[14]_i_4 
       (.I0(mux_2_4[14]),
        .I1(mux_2_5[14]),
        .O(mux_3_2[14]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[14]_i_5 
       (.I0(mux_2_6[14]),
        .I1(mux_2_7[14]),
        .O(mux_3_3[14]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[14]_i_6 
       (.I0(mux_2_0[14]),
        .I1(mux_2_1[14]),
        .O(mux_3_0[14]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[14]_i_7 
       (.I0(mux_2_2[14]),
        .I1(mux_2_3[14]),
        .O(mux_3_1[14]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[15]_i_2 
       (.I0(mux_3_2[15]),
        .I1(mux_3_3[15]),
        .O(mux_4_1[15]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[15]_i_3 
       (.I0(mux_3_0[15]),
        .I1(mux_3_1[15]),
        .O(mux_4_0[15]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[15]_i_4 
       (.I0(mux_2_4[15]),
        .I1(mux_2_5[15]),
        .O(mux_3_2[15]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[15]_i_5 
       (.I0(mux_2_6[15]),
        .I1(mux_2_7[15]),
        .O(mux_3_3[15]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[15]_i_6 
       (.I0(mux_2_0[15]),
        .I1(mux_2_1[15]),
        .O(mux_3_0[15]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[15]_i_7 
       (.I0(mux_2_2[15]),
        .I1(mux_2_3[15]),
        .O(mux_3_1[15]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[16]_i_2 
       (.I0(mux_3_2[16]),
        .I1(mux_3_3[16]),
        .O(mux_4_1[16]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[16]_i_3 
       (.I0(mux_3_0[16]),
        .I1(mux_3_1[16]),
        .O(mux_4_0[16]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[16]_i_4 
       (.I0(mux_2_4[16]),
        .I1(mux_2_5[16]),
        .O(mux_3_2[16]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[16]_i_5 
       (.I0(mux_2_6[16]),
        .I1(mux_2_7[16]),
        .O(mux_3_3[16]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[16]_i_6 
       (.I0(mux_2_0[16]),
        .I1(mux_2_1[16]),
        .O(mux_3_0[16]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[16]_i_7 
       (.I0(mux_2_2[16]),
        .I1(mux_2_3[16]),
        .O(mux_3_1[16]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[17]_i_2 
       (.I0(mux_3_2[17]),
        .I1(mux_3_3[17]),
        .O(mux_4_1[17]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[17]_i_3 
       (.I0(mux_3_0[17]),
        .I1(mux_3_1[17]),
        .O(mux_4_0[17]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[17]_i_4 
       (.I0(mux_2_4[17]),
        .I1(mux_2_5[17]),
        .O(mux_3_2[17]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[17]_i_5 
       (.I0(mux_2_6[17]),
        .I1(mux_2_7[17]),
        .O(mux_3_3[17]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[17]_i_6 
       (.I0(mux_2_0[17]),
        .I1(mux_2_1[17]),
        .O(mux_3_0[17]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[17]_i_7 
       (.I0(mux_2_2[17]),
        .I1(mux_2_3[17]),
        .O(mux_3_1[17]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[18]_i_2 
       (.I0(mux_3_2[18]),
        .I1(mux_3_3[18]),
        .O(mux_4_1[18]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[18]_i_3 
       (.I0(mux_3_0[18]),
        .I1(mux_3_1[18]),
        .O(mux_4_0[18]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[18]_i_4 
       (.I0(mux_2_4[18]),
        .I1(mux_2_5[18]),
        .O(mux_3_2[18]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[18]_i_5 
       (.I0(mux_2_6[18]),
        .I1(mux_2_7[18]),
        .O(mux_3_3[18]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[18]_i_6 
       (.I0(mux_2_0[18]),
        .I1(mux_2_1[18]),
        .O(mux_3_0[18]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[18]_i_7 
       (.I0(mux_2_2[18]),
        .I1(mux_2_3[18]),
        .O(mux_3_1[18]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[19]_i_2 
       (.I0(mux_3_2[19]),
        .I1(mux_3_3[19]),
        .O(mux_4_1[19]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[19]_i_3 
       (.I0(mux_3_0[19]),
        .I1(mux_3_1[19]),
        .O(mux_4_0[19]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[19]_i_4 
       (.I0(mux_2_4[19]),
        .I1(mux_2_5[19]),
        .O(mux_3_2[19]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[19]_i_5 
       (.I0(mux_2_6[19]),
        .I1(mux_2_7[19]),
        .O(mux_3_3[19]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[19]_i_6 
       (.I0(mux_2_0[19]),
        .I1(mux_2_1[19]),
        .O(mux_3_0[19]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[19]_i_7 
       (.I0(mux_2_2[19]),
        .I1(mux_2_3[19]),
        .O(mux_3_1[19]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[1]_i_2 
       (.I0(mux_3_2[1]),
        .I1(mux_3_3[1]),
        .O(mux_4_1[1]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[1]_i_3 
       (.I0(mux_3_0[1]),
        .I1(mux_3_1[1]),
        .O(mux_4_0[1]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[1]_i_4 
       (.I0(mux_2_4[1]),
        .I1(mux_2_5[1]),
        .O(mux_3_2[1]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[1]_i_5 
       (.I0(mux_2_6[1]),
        .I1(mux_2_7[1]),
        .O(mux_3_3[1]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[1]_i_6 
       (.I0(mux_2_0[1]),
        .I1(mux_2_1[1]),
        .O(mux_3_0[1]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[1]_i_7 
       (.I0(mux_2_2[1]),
        .I1(mux_2_3[1]),
        .O(mux_3_1[1]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[20]_i_2 
       (.I0(mux_3_2[20]),
        .I1(mux_3_3[20]),
        .O(mux_4_1[20]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[20]_i_3 
       (.I0(mux_3_0[20]),
        .I1(mux_3_1[20]),
        .O(mux_4_0[20]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[20]_i_4 
       (.I0(mux_2_4[20]),
        .I1(mux_2_5[20]),
        .O(mux_3_2[20]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[20]_i_5 
       (.I0(mux_2_6[20]),
        .I1(mux_2_7[20]),
        .O(mux_3_3[20]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[20]_i_6 
       (.I0(mux_2_0[20]),
        .I1(mux_2_1[20]),
        .O(mux_3_0[20]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[20]_i_7 
       (.I0(mux_2_2[20]),
        .I1(mux_2_3[20]),
        .O(mux_3_1[20]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[21]_i_2 
       (.I0(mux_3_2[21]),
        .I1(mux_3_3[21]),
        .O(mux_4_1[21]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[21]_i_3 
       (.I0(mux_3_0[21]),
        .I1(mux_3_1[21]),
        .O(mux_4_0[21]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[21]_i_4 
       (.I0(mux_2_4[21]),
        .I1(mux_2_5[21]),
        .O(mux_3_2[21]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[21]_i_5 
       (.I0(mux_2_6[21]),
        .I1(mux_2_7[21]),
        .O(mux_3_3[21]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[21]_i_6 
       (.I0(mux_2_0[21]),
        .I1(mux_2_1[21]),
        .O(mux_3_0[21]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[21]_i_7 
       (.I0(mux_2_2[21]),
        .I1(mux_2_3[21]),
        .O(mux_3_1[21]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[22]_i_2 
       (.I0(mux_3_2[22]),
        .I1(mux_3_3[22]),
        .O(mux_4_1[22]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[22]_i_3 
       (.I0(mux_3_0[22]),
        .I1(mux_3_1[22]),
        .O(mux_4_0[22]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[22]_i_4 
       (.I0(mux_2_4[22]),
        .I1(mux_2_5[22]),
        .O(mux_3_2[22]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[22]_i_5 
       (.I0(mux_2_6[22]),
        .I1(mux_2_7[22]),
        .O(mux_3_3[22]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[22]_i_6 
       (.I0(mux_2_0[22]),
        .I1(mux_2_1[22]),
        .O(mux_3_0[22]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[22]_i_7 
       (.I0(mux_2_2[22]),
        .I1(mux_2_3[22]),
        .O(mux_3_1[22]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[23]_i_2 
       (.I0(mux_3_2[23]),
        .I1(mux_3_3[23]),
        .O(mux_4_1[23]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[23]_i_3 
       (.I0(mux_3_0[23]),
        .I1(mux_3_1[23]),
        .O(mux_4_0[23]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[23]_i_4 
       (.I0(mux_2_4[23]),
        .I1(mux_2_5[23]),
        .O(mux_3_2[23]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[23]_i_5 
       (.I0(mux_2_6[23]),
        .I1(mux_2_7[23]),
        .O(mux_3_3[23]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[23]_i_6 
       (.I0(mux_2_0[23]),
        .I1(mux_2_1[23]),
        .O(mux_3_0[23]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[23]_i_7 
       (.I0(mux_2_2[23]),
        .I1(mux_2_3[23]),
        .O(mux_3_1[23]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[24]_i_2 
       (.I0(mux_3_2[24]),
        .I1(mux_3_3[24]),
        .O(mux_4_1[24]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[24]_i_3 
       (.I0(mux_3_0[24]),
        .I1(mux_3_1[24]),
        .O(mux_4_0[24]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[24]_i_4 
       (.I0(mux_2_4[24]),
        .I1(mux_2_5[24]),
        .O(mux_3_2[24]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[24]_i_5 
       (.I0(mux_2_6[24]),
        .I1(mux_2_7[24]),
        .O(mux_3_3[24]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[24]_i_6 
       (.I0(mux_2_0[24]),
        .I1(mux_2_1[24]),
        .O(mux_3_0[24]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[24]_i_7 
       (.I0(mux_2_2[24]),
        .I1(mux_2_3[24]),
        .O(mux_3_1[24]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[25]_i_2 
       (.I0(mux_3_2[25]),
        .I1(mux_3_3[25]),
        .O(mux_4_1[25]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[25]_i_3 
       (.I0(mux_3_0[25]),
        .I1(mux_3_1[25]),
        .O(mux_4_0[25]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[25]_i_4 
       (.I0(mux_2_4[25]),
        .I1(mux_2_5[25]),
        .O(mux_3_2[25]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[25]_i_5 
       (.I0(mux_2_6[25]),
        .I1(mux_2_7[25]),
        .O(mux_3_3[25]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[25]_i_6 
       (.I0(mux_2_0[25]),
        .I1(mux_2_1[25]),
        .O(mux_3_0[25]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[25]_i_7 
       (.I0(mux_2_2[25]),
        .I1(mux_2_3[25]),
        .O(mux_3_1[25]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[26]_i_2 
       (.I0(mux_3_2[26]),
        .I1(mux_3_3[26]),
        .O(mux_4_1[26]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[26]_i_3 
       (.I0(mux_3_0[26]),
        .I1(mux_3_1[26]),
        .O(mux_4_0[26]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[26]_i_4 
       (.I0(mux_2_4[26]),
        .I1(mux_2_5[26]),
        .O(mux_3_2[26]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[26]_i_5 
       (.I0(mux_2_6[26]),
        .I1(mux_2_7[26]),
        .O(mux_3_3[26]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[26]_i_6 
       (.I0(mux_2_0[26]),
        .I1(mux_2_1[26]),
        .O(mux_3_0[26]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[26]_i_7 
       (.I0(mux_2_2[26]),
        .I1(mux_2_3[26]),
        .O(mux_3_1[26]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[27]_i_2 
       (.I0(mux_3_2[27]),
        .I1(mux_3_3[27]),
        .O(mux_4_1[27]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[27]_i_3 
       (.I0(mux_3_0[27]),
        .I1(mux_3_1[27]),
        .O(mux_4_0[27]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[27]_i_4 
       (.I0(mux_2_4[27]),
        .I1(mux_2_5[27]),
        .O(mux_3_2[27]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[27]_i_5 
       (.I0(mux_2_6[27]),
        .I1(mux_2_7[27]),
        .O(mux_3_3[27]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[27]_i_6 
       (.I0(mux_2_0[27]),
        .I1(mux_2_1[27]),
        .O(mux_3_0[27]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[27]_i_7 
       (.I0(mux_2_2[27]),
        .I1(mux_2_3[27]),
        .O(mux_3_1[27]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[28]_i_2 
       (.I0(mux_3_2[28]),
        .I1(mux_3_3[28]),
        .O(mux_4_1[28]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[28]_i_3 
       (.I0(mux_3_0[28]),
        .I1(mux_3_1[28]),
        .O(mux_4_0[28]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[28]_i_4 
       (.I0(mux_2_4[28]),
        .I1(mux_2_5[28]),
        .O(mux_3_2[28]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[28]_i_5 
       (.I0(mux_2_6[28]),
        .I1(mux_2_7[28]),
        .O(mux_3_3[28]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[28]_i_6 
       (.I0(mux_2_0[28]),
        .I1(mux_2_1[28]),
        .O(mux_3_0[28]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[28]_i_7 
       (.I0(mux_2_2[28]),
        .I1(mux_2_3[28]),
        .O(mux_3_1[28]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[29]_i_2 
       (.I0(mux_3_2[29]),
        .I1(mux_3_3[29]),
        .O(mux_4_1[29]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[29]_i_3 
       (.I0(mux_3_0[29]),
        .I1(mux_3_1[29]),
        .O(mux_4_0[29]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[29]_i_4 
       (.I0(mux_2_4[29]),
        .I1(mux_2_5[29]),
        .O(mux_3_2[29]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[29]_i_5 
       (.I0(mux_2_6[29]),
        .I1(mux_2_7[29]),
        .O(mux_3_3[29]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[29]_i_6 
       (.I0(mux_2_0[29]),
        .I1(mux_2_1[29]),
        .O(mux_3_0[29]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[29]_i_7 
       (.I0(mux_2_2[29]),
        .I1(mux_2_3[29]),
        .O(mux_3_1[29]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[2]_i_2 
       (.I0(mux_3_2[2]),
        .I1(mux_3_3[2]),
        .O(mux_4_1[2]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[2]_i_3 
       (.I0(mux_3_0[2]),
        .I1(mux_3_1[2]),
        .O(mux_4_0[2]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[2]_i_4 
       (.I0(mux_2_4[2]),
        .I1(mux_2_5[2]),
        .O(mux_3_2[2]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[2]_i_5 
       (.I0(mux_2_6[2]),
        .I1(mux_2_7[2]),
        .O(mux_3_3[2]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[2]_i_6 
       (.I0(mux_2_0[2]),
        .I1(mux_2_1[2]),
        .O(mux_3_0[2]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[2]_i_7 
       (.I0(mux_2_2[2]),
        .I1(mux_2_3[2]),
        .O(mux_3_1[2]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[30]_i_2 
       (.I0(mux_3_2[30]),
        .I1(mux_3_3[30]),
        .O(mux_4_1[30]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[30]_i_3 
       (.I0(mux_3_0[30]),
        .I1(mux_3_1[30]),
        .O(mux_4_0[30]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[30]_i_4 
       (.I0(mux_2_4[30]),
        .I1(mux_2_5[30]),
        .O(mux_3_2[30]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[30]_i_5 
       (.I0(mux_2_6[30]),
        .I1(mux_2_7[30]),
        .O(mux_3_3[30]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[30]_i_6 
       (.I0(mux_2_0[30]),
        .I1(mux_2_1[30]),
        .O(mux_3_0[30]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[30]_i_7 
       (.I0(mux_2_2[30]),
        .I1(mux_2_3[30]),
        .O(mux_3_1[30]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_12 
       (.I0(mux_2_4[31]),
        .I1(mux_2_5[31]),
        .O(mux_3_2[31]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_13 
       (.I0(mux_2_6[31]),
        .I1(mux_2_7[31]),
        .O(mux_3_3[31]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_14 
       (.I0(mux_2_0[31]),
        .I1(mux_2_1[31]),
        .O(mux_3_0[31]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_15 
       (.I0(mux_2_2[31]),
        .I1(mux_2_3[31]),
        .O(mux_3_1[31]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_4 
       (.I0(mux_3_2[31]),
        .I1(mux_3_3[31]),
        .O(mux_4_1[31]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[31]_i_5 
       (.I0(mux_3_0[31]),
        .I1(mux_3_1[31]),
        .O(mux_4_0[31]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[3]_i_2 
       (.I0(mux_3_2[3]),
        .I1(mux_3_3[3]),
        .O(mux_4_1[3]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[3]_i_3 
       (.I0(mux_3_0[3]),
        .I1(mux_3_1[3]),
        .O(mux_4_0[3]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[3]_i_4 
       (.I0(mux_2_4[3]),
        .I1(mux_2_5[3]),
        .O(mux_3_2[3]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[3]_i_5 
       (.I0(mux_2_6[3]),
        .I1(mux_2_7[3]),
        .O(mux_3_3[3]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[3]_i_6 
       (.I0(mux_2_0[3]),
        .I1(mux_2_1[3]),
        .O(mux_3_0[3]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[3]_i_7 
       (.I0(mux_2_2[3]),
        .I1(mux_2_3[3]),
        .O(mux_3_1[3]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[4]_i_2 
       (.I0(mux_3_2[4]),
        .I1(mux_3_3[4]),
        .O(mux_4_1[4]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[4]_i_3 
       (.I0(mux_3_0[4]),
        .I1(mux_3_1[4]),
        .O(mux_4_0[4]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[4]_i_4 
       (.I0(mux_2_4[4]),
        .I1(mux_2_5[4]),
        .O(mux_3_2[4]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[4]_i_5 
       (.I0(mux_2_6[4]),
        .I1(mux_2_7[4]),
        .O(mux_3_3[4]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[4]_i_6 
       (.I0(mux_2_0[4]),
        .I1(mux_2_1[4]),
        .O(mux_3_0[4]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[4]_i_7 
       (.I0(mux_2_2[4]),
        .I1(mux_2_3[4]),
        .O(mux_3_1[4]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[5]_i_2 
       (.I0(mux_3_2[5]),
        .I1(mux_3_3[5]),
        .O(mux_4_1[5]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[5]_i_3 
       (.I0(mux_3_0[5]),
        .I1(mux_3_1[5]),
        .O(mux_4_0[5]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[5]_i_4 
       (.I0(mux_2_4[5]),
        .I1(mux_2_5[5]),
        .O(mux_3_2[5]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[5]_i_5 
       (.I0(mux_2_6[5]),
        .I1(mux_2_7[5]),
        .O(mux_3_3[5]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[5]_i_6 
       (.I0(mux_2_0[5]),
        .I1(mux_2_1[5]),
        .O(mux_3_0[5]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[5]_i_7 
       (.I0(mux_2_2[5]),
        .I1(mux_2_3[5]),
        .O(mux_3_1[5]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[6]_i_2 
       (.I0(mux_3_2[6]),
        .I1(mux_3_3[6]),
        .O(mux_4_1[6]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[6]_i_3 
       (.I0(mux_3_0[6]),
        .I1(mux_3_1[6]),
        .O(mux_4_0[6]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[6]_i_4 
       (.I0(mux_2_4[6]),
        .I1(mux_2_5[6]),
        .O(mux_3_2[6]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[6]_i_5 
       (.I0(mux_2_6[6]),
        .I1(mux_2_7[6]),
        .O(mux_3_3[6]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[6]_i_6 
       (.I0(mux_2_0[6]),
        .I1(mux_2_1[6]),
        .O(mux_3_0[6]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[6]_i_7 
       (.I0(mux_2_2[6]),
        .I1(mux_2_3[6]),
        .O(mux_3_1[6]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[7]_i_2 
       (.I0(mux_3_2[7]),
        .I1(mux_3_3[7]),
        .O(mux_4_1[7]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[7]_i_3 
       (.I0(mux_3_0[7]),
        .I1(mux_3_1[7]),
        .O(mux_4_0[7]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[7]_i_4 
       (.I0(mux_2_4[7]),
        .I1(mux_2_5[7]),
        .O(mux_3_2[7]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[7]_i_5 
       (.I0(mux_2_6[7]),
        .I1(mux_2_7[7]),
        .O(mux_3_3[7]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[7]_i_6 
       (.I0(mux_2_0[7]),
        .I1(mux_2_1[7]),
        .O(mux_3_0[7]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[7]_i_7 
       (.I0(mux_2_2[7]),
        .I1(mux_2_3[7]),
        .O(mux_3_1[7]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[8]_i_2 
       (.I0(mux_3_2[8]),
        .I1(mux_3_3[8]),
        .O(mux_4_1[8]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[8]_i_3 
       (.I0(mux_3_0[8]),
        .I1(mux_3_1[8]),
        .O(mux_4_0[8]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[8]_i_4 
       (.I0(mux_2_4[8]),
        .I1(mux_2_5[8]),
        .O(mux_3_2[8]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[8]_i_5 
       (.I0(mux_2_6[8]),
        .I1(mux_2_7[8]),
        .O(mux_3_3[8]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[8]_i_6 
       (.I0(mux_2_0[8]),
        .I1(mux_2_1[8]),
        .O(mux_3_0[8]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[8]_i_7 
       (.I0(mux_2_2[8]),
        .I1(mux_2_3[8]),
        .O(mux_3_1[8]),
        .S(out[2]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[9]_i_2 
       (.I0(mux_3_2[9]),
        .I1(mux_3_3[9]),
        .O(mux_4_1[9]),
        .S(out[3]));
  MUXF8 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[9]_i_3 
       (.I0(mux_3_0[9]),
        .I1(mux_3_1[9]),
        .O(mux_4_0[9]),
        .S(out[3]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[9]_i_4 
       (.I0(mux_2_4[9]),
        .I1(mux_2_5[9]),
        .O(mux_3_2[9]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[9]_i_5 
       (.I0(mux_2_6[9]),
        .I1(mux_2_7[9]),
        .O(mux_3_3[9]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[9]_i_6 
       (.I0(mux_2_0[9]),
        .I1(mux_2_1[9]),
        .O(mux_3_0[9]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1278_reg[9]_i_7 
       (.I0(mux_2_2[9]),
        .I1(mux_2_3[9]),
        .O(mux_3_1[9]),
        .S(out[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw
   (S,
    p,
    Q,
    \add_ln700_11_reg_4824_reg[7]_i_3 ,
    \add_ln700_11_reg_4824_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_11_reg_4824_reg[7]_i_3 ;
  input [0:0]\add_ln700_11_reg_4824_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_11_reg_4824_reg[7] ;
  wire [3:0]\add_ln700_11_reg_4824_reg[7]_i_3 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_61 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_11_reg_4824_reg[7] (\add_ln700_11_reg_4824_reg[7] ),
        .\add_ln700_11_reg_4824_reg[7]_i_3_0 (\add_ln700_11_reg_4824_reg[7]_i_3 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_0
   (p,
    Q,
    \add_ln700_13_reg_4829_reg[9]_i_26 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_13_reg_4829_reg[9]_i_26 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_13_reg_4829_reg[9]_i_26 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_60 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_13_reg_4829_reg[9]_i_26_0 (\add_ln700_13_reg_4829_reg[9]_i_26 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_1
   (S,
    p,
    Q,
    \add_ln700_13_reg_4829_reg[7]_i_3 ,
    O);
  output [0:0]S;
  output [6:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_13_reg_4829_reg[7]_i_3 ;
  input [0:0]O;

  wire [0:0]O;
  wire [3:0]Q;
  wire [0:0]S;
  wire [3:0]\add_ln700_13_reg_4829_reg[7]_i_3 ;
  wire [6:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_59 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.O(O),
        .Q(Q),
        .S(S),
        .\add_ln700_13_reg_4829_reg[7]_i_3_0 (\add_ln700_13_reg_4829_reg[7]_i_3 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_10
   (S,
    p,
    Q,
    \add_ln700_21_reg_4849_reg[7]_i_3 ,
    O);
  output [0:0]S;
  output [6:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_21_reg_4849_reg[7]_i_3 ;
  input [0:0]O;

  wire [0:0]O;
  wire [3:0]Q;
  wire [0:0]S;
  wire [3:0]\add_ln700_21_reg_4849_reg[7]_i_3 ;
  wire [6:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_50 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.O(O),
        .Q(Q),
        .S(S),
        .\add_ln700_21_reg_4849_reg[7]_i_3_0 (\add_ln700_21_reg_4849_reg[7]_i_3 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_11
   (p,
    Q,
    \add_ln700_19_reg_4844_reg[7]_i_17 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_19_reg_4844_reg[7]_i_17 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_19_reg_4844_reg[7]_i_17 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_49 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_19_reg_4844_reg[7]_i_17_0 (\add_ln700_19_reg_4844_reg[7]_i_17 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_12
   (S,
    p,
    Q,
    \add_ln700_17_reg_4839_reg[7]_i_3 ,
    \add_ln700_17_reg_4839_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_17_reg_4839_reg[7]_i_3 ;
  input [0:0]\add_ln700_17_reg_4839_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_17_reg_4839_reg[7] ;
  wire [3:0]\add_ln700_17_reg_4839_reg[7]_i_3 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_48 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_17_reg_4839_reg[7] (\add_ln700_17_reg_4839_reg[7] ),
        .\add_ln700_17_reg_4839_reg[7]_i_3_0 (\add_ln700_17_reg_4839_reg[7]_i_3 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_13
   (p,
    Q,
    \mul_ln1352_21_reg_4834_reg[7] );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\mul_ln1352_21_reg_4834_reg[7] ;

  wire [3:0]Q;
  wire [3:0]\mul_ln1352_21_reg_4834_reg[7] ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_47 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\mul_ln1352_21_reg_4834_reg[7] (\mul_ln1352_21_reg_4834_reg[7] ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_14
   (p,
    Q,
    \add_ln700_17_reg_4839_reg[7]_i_17 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_17_reg_4839_reg[7]_i_17 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_17_reg_4839_reg[7]_i_17 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_46 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_17_reg_4839_reg[7]_i_17_0 (\add_ln700_17_reg_4839_reg[7]_i_17 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_15
   (S,
    p,
    Q,
    \add_ln700_21_reg_4849_reg[9]_i_6 ,
    \add_ln700_21_reg_4849_reg[9]_i_2 );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_21_reg_4849_reg[9]_i_6 ;
  input [0:0]\add_ln700_21_reg_4849_reg[9]_i_2 ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_21_reg_4849_reg[9]_i_2 ;
  wire [3:0]\add_ln700_21_reg_4849_reg[9]_i_6 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_45 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_21_reg_4849_reg[9]_i_2 (\add_ln700_21_reg_4849_reg[9]_i_2 ),
        .\add_ln700_21_reg_4849_reg[9]_i_6_0 (\add_ln700_21_reg_4849_reg[9]_i_6 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_16
   (S,
    p,
    Q,
    \add_ln700_27_reg_4864_reg[7]_i_3 ,
    \add_ln700_27_reg_4864_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_27_reg_4864_reg[7]_i_3 ;
  input [0:0]\add_ln700_27_reg_4864_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_27_reg_4864_reg[7] ;
  wire [3:0]\add_ln700_27_reg_4864_reg[7]_i_3 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_44 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_27_reg_4864_reg[7] (\add_ln700_27_reg_4864_reg[7] ),
        .\add_ln700_27_reg_4864_reg[7]_i_3_0 (\add_ln700_27_reg_4864_reg[7]_i_3 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_17
   (p,
    Q,
    \add_ln700_29_reg_4869_reg[9]_i_26 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_29_reg_4869_reg[9]_i_26 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_29_reg_4869_reg[9]_i_26 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_43 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_29_reg_4869_reg[9]_i_26_0 (\add_ln700_29_reg_4869_reg[9]_i_26 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_18
   (S,
    p,
    Q,
    \add_ln700_29_reg_4869_reg[7]_i_3 ,
    O);
  output [0:0]S;
  output [6:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_29_reg_4869_reg[7]_i_3 ;
  input [0:0]O;

  wire [0:0]O;
  wire [3:0]Q;
  wire [0:0]S;
  wire [3:0]\add_ln700_29_reg_4869_reg[7]_i_3 ;
  wire [6:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_42 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.O(O),
        .Q(Q),
        .S(S),
        .\add_ln700_29_reg_4869_reg[7]_i_3_0 (\add_ln700_29_reg_4869_reg[7]_i_3 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_19
   (p,
    Q,
    \add_ln700_27_reg_4864_reg[7]_i_17 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_27_reg_4864_reg[7]_i_17 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_27_reg_4864_reg[7]_i_17 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_41 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_27_reg_4864_reg[7]_i_17_0 (\add_ln700_27_reg_4864_reg[7]_i_17 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_2
   (p,
    Q,
    \add_ln700_11_reg_4824_reg[7]_i_17 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_11_reg_4824_reg[7]_i_17 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_11_reg_4824_reg[7]_i_17 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_58 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_11_reg_4824_reg[7]_i_17_0 (\add_ln700_11_reg_4824_reg[7]_i_17 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_20
   (p,
    Q,
    \add_ln700_5_reg_4809_reg[9]_i_26 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_5_reg_4809_reg[9]_i_26 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_5_reg_4809_reg[9]_i_26 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_40 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_5_reg_4809_reg[9]_i_26_0 (\add_ln700_5_reg_4809_reg[9]_i_26 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_21
   (S,
    p,
    Q,
    \add_ln700_25_reg_4859_reg[7]_i_3 ,
    \add_ln700_25_reg_4859_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_25_reg_4859_reg[7]_i_3 ;
  input [0:0]\add_ln700_25_reg_4859_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_25_reg_4859_reg[7] ;
  wire [3:0]\add_ln700_25_reg_4859_reg[7]_i_3 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_39 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_25_reg_4859_reg[7] (\add_ln700_25_reg_4859_reg[7] ),
        .\add_ln700_25_reg_4859_reg[7]_i_3_0 (\add_ln700_25_reg_4859_reg[7]_i_3 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_22
   (p,
    Q,
    \mul_ln1352_29_reg_4854_reg[7] );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\mul_ln1352_29_reg_4854_reg[7] ;

  wire [3:0]Q;
  wire [3:0]\mul_ln1352_29_reg_4854_reg[7] ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_38 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\mul_ln1352_29_reg_4854_reg[7] (\mul_ln1352_29_reg_4854_reg[7] ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_23
   (p,
    Q,
    \add_ln700_25_reg_4859_reg[7]_i_17 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_25_reg_4859_reg[7]_i_17 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_25_reg_4859_reg[7]_i_17 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_37 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_25_reg_4859_reg[7]_i_17_0 (\add_ln700_25_reg_4859_reg[7]_i_17 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_24
   (S,
    p,
    Q,
    \add_ln700_29_reg_4869_reg[9]_i_6 ,
    \add_ln700_29_reg_4869_reg[9]_i_2 );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_29_reg_4869_reg[9]_i_6 ;
  input [0:0]\add_ln700_29_reg_4869_reg[9]_i_2 ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_29_reg_4869_reg[9]_i_2 ;
  wire [3:0]\add_ln700_29_reg_4869_reg[9]_i_6 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_36 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_29_reg_4869_reg[9]_i_2 (\add_ln700_29_reg_4869_reg[9]_i_2 ),
        .\add_ln700_29_reg_4869_reg[9]_i_6_0 (\add_ln700_29_reg_4869_reg[9]_i_6 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_25
   (S,
    p,
    Q,
    \add_ln700_5_reg_4809_reg[7]_i_3 ,
    O);
  output [0:0]S;
  output [6:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_5_reg_4809_reg[7]_i_3 ;
  input [0:0]O;

  wire [0:0]O;
  wire [3:0]Q;
  wire [0:0]S;
  wire [3:0]\add_ln700_5_reg_4809_reg[7]_i_3 ;
  wire [6:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_35 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.O(O),
        .Q(Q),
        .S(S),
        .\add_ln700_5_reg_4809_reg[7]_i_3_0 (\add_ln700_5_reg_4809_reg[7]_i_3 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_26
   (p,
    Q,
    \add_ln700_3_reg_4804_reg[7]_i_17 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_3_reg_4804_reg[7]_i_17 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_3_reg_4804_reg[7]_i_17 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_34 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_3_reg_4804_reg[7]_i_17_0 (\add_ln700_3_reg_4804_reg[7]_i_17 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_27
   (S,
    p,
    Q,
    \add_ln700_1_reg_4799_reg[7]_i_3 ,
    \add_ln700_1_reg_4799_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_1_reg_4799_reg[7]_i_3 ;
  input [0:0]\add_ln700_1_reg_4799_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_1_reg_4799_reg[7] ;
  wire [3:0]\add_ln700_1_reg_4799_reg[7]_i_3 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_33 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_1_reg_4799_reg[7] (\add_ln700_1_reg_4799_reg[7] ),
        .\add_ln700_1_reg_4799_reg[7]_i_3_0 (\add_ln700_1_reg_4799_reg[7]_i_3 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_28
   (p,
    Q,
    \mul_ln1352_5_reg_4794_reg[7] );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\mul_ln1352_5_reg_4794_reg[7] ;

  wire [3:0]Q;
  wire [3:0]\mul_ln1352_5_reg_4794_reg[7] ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_32 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\mul_ln1352_5_reg_4794_reg[7] (\mul_ln1352_5_reg_4794_reg[7] ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_29
   (p,
    Q,
    \add_ln700_1_reg_4799_reg[7]_i_17 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_1_reg_4799_reg[7]_i_17 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_1_reg_4799_reg[7]_i_17 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_31 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_1_reg_4799_reg[7]_i_17_0 (\add_ln700_1_reg_4799_reg[7]_i_17 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_3
   (S,
    p,
    Q,
    \add_ln700_9_reg_4819_reg[7]_i_3 ,
    \add_ln700_9_reg_4819_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_9_reg_4819_reg[7]_i_3 ;
  input [0:0]\add_ln700_9_reg_4819_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_9_reg_4819_reg[7] ;
  wire [3:0]\add_ln700_9_reg_4819_reg[7]_i_3 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_57 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_9_reg_4819_reg[7] (\add_ln700_9_reg_4819_reg[7] ),
        .\add_ln700_9_reg_4819_reg[7]_i_3_0 (\add_ln700_9_reg_4819_reg[7]_i_3 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_30
   (S,
    p,
    Q,
    \add_ln700_5_reg_4809_reg[9]_i_6 ,
    \add_ln700_5_reg_4809_reg[9]_i_2 );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_5_reg_4809_reg[9]_i_6 ;
  input [0:0]\add_ln700_5_reg_4809_reg[9]_i_2 ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_5_reg_4809_reg[9]_i_2 ;
  wire [3:0]\add_ln700_5_reg_4809_reg[9]_i_6 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_5_reg_4809_reg[9]_i_2 (\add_ln700_5_reg_4809_reg[9]_i_2 ),
        .\add_ln700_5_reg_4809_reg[9]_i_6_0 (\add_ln700_5_reg_4809_reg[9]_i_6 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_4
   (p,
    Q,
    \mul_ln1352_13_reg_4814_reg[7] );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\mul_ln1352_13_reg_4814_reg[7] ;

  wire [3:0]Q;
  wire [3:0]\mul_ln1352_13_reg_4814_reg[7] ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_56 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\mul_ln1352_13_reg_4814_reg[7] (\mul_ln1352_13_reg_4814_reg[7] ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_5
   (p,
    Q,
    \add_ln700_9_reg_4819_reg[7]_i_17 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_9_reg_4819_reg[7]_i_17 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_9_reg_4819_reg[7]_i_17 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_55 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_9_reg_4819_reg[7]_i_17_0 (\add_ln700_9_reg_4819_reg[7]_i_17 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_6
   (S,
    p,
    Q,
    \add_ln700_13_reg_4829_reg[9]_i_6 ,
    \add_ln700_13_reg_4829_reg[9]_i_2 );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_13_reg_4829_reg[9]_i_6 ;
  input [0:0]\add_ln700_13_reg_4829_reg[9]_i_2 ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_13_reg_4829_reg[9]_i_2 ;
  wire [3:0]\add_ln700_13_reg_4829_reg[9]_i_6 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_54 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_13_reg_4829_reg[9]_i_2 (\add_ln700_13_reg_4829_reg[9]_i_2 ),
        .\add_ln700_13_reg_4829_reg[9]_i_6_0 (\add_ln700_13_reg_4829_reg[9]_i_6 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_7
   (S,
    p,
    Q,
    \add_ln700_19_reg_4844_reg[7]_i_3 ,
    \add_ln700_19_reg_4844_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_19_reg_4844_reg[7]_i_3 ;
  input [0:0]\add_ln700_19_reg_4844_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_19_reg_4844_reg[7] ;
  wire [3:0]\add_ln700_19_reg_4844_reg[7]_i_3 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_53 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_19_reg_4844_reg[7] (\add_ln700_19_reg_4844_reg[7] ),
        .\add_ln700_19_reg_4844_reg[7]_i_3_0 (\add_ln700_19_reg_4844_reg[7]_i_3 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_8
   (p,
    Q,
    \add_ln700_21_reg_4849_reg[9]_i_26 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_21_reg_4849_reg[9]_i_26 ;

  wire [3:0]Q;
  wire [3:0]\add_ln700_21_reg_4849_reg[9]_i_26 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_52 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_21_reg_4849_reg[9]_i_26_0 (\add_ln700_21_reg_4849_reg[9]_i_26 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_9
   (S,
    p,
    Q,
    \add_ln700_3_reg_4804_reg[7]_i_3 ,
    \add_ln700_3_reg_4804_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_3_reg_4804_reg[7]_i_3 ;
  input [0:0]\add_ln700_3_reg_4804_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_3_reg_4804_reg[7] ;
  wire [3:0]\add_ln700_3_reg_4804_reg[7]_i_3 ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_51 StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_3_reg_4804_reg[7] (\add_ln700_3_reg_4804_reg[7] ),
        .\add_ln700_3_reg_4804_reg[7]_i_3_0 (\add_ln700_3_reg_4804_reg[7]_i_3 ),
        .p(p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0
   (S,
    p,
    Q,
    \add_ln700_5_reg_4809_reg[9]_i_6_0 ,
    \add_ln700_5_reg_4809_reg[9]_i_2 );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_5_reg_4809_reg[9]_i_6_0 ;
  input [0:0]\add_ln700_5_reg_4809_reg[9]_i_2 ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_5_reg_4809[9]_i_18_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_19_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_20_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_21_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_22_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_23_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_24_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_27_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_28_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_29_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_30_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_31_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_32_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_33_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_35_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_45_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_53_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_54_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_55_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_56_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_57_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_58_n_1 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_12_n_1 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_12_n_2 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_12_n_3 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_12_n_4 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_12_n_5 ;
  wire [0:0]\add_ln700_5_reg_4809_reg[9]_i_2 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_36_n_1 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_36_n_3 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_36_n_4 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_36_n_6 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_36_n_7 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_36_n_8 ;
  wire [3:0]\add_ln700_5_reg_4809_reg[9]_i_6_0 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_6_n_1 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_6_n_2 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_6_n_3 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_6_n_4 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_5_reg_4809_reg[9]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_5_reg_4809_reg[9]_i_17_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_5_reg_4809_reg[9]_i_36_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_5_reg_4809_reg[9]_i_36_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_5_reg_4809[9]_i_18 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_36_n_7 ),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_6_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_5_reg_4809[9]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_5_reg_4809[9]_i_19 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_6_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_36_n_8 ),
        .O(\add_ln700_5_reg_4809[9]_i_19_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_5_reg_4809[9]_i_20 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_6_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_12_n_5 ),
        .O(\add_ln700_5_reg_4809[9]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_5_reg_4809[9]_i_21 
       (.I0(Q[2]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_36_n_7 ),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_36_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_5_reg_4809_reg[9]_i_6_0 [3]),
        .O(\add_ln700_5_reg_4809[9]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_5_reg_4809[9]_i_22 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_36_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_36_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_5_reg_4809_reg[9]_i_6_0 [3]),
        .O(\add_ln700_5_reg_4809[9]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_5_reg_4809[9]_i_23 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_12_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_36_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_5_reg_4809_reg[9]_i_6_0 [3]),
        .O(\add_ln700_5_reg_4809[9]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_5_reg_4809[9]_i_24 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_6_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_12_n_5 ),
        .O(\add_ln700_5_reg_4809[9]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_5_reg_4809[9]_i_27 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_6_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_6_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_5_reg_4809_reg[9]_i_6_0 [0]),
        .O(\add_ln700_5_reg_4809[9]_i_27_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_5_reg_4809[9]_i_28 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_6_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_6_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_5_reg_4809[9]_i_28_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_5_reg_4809[9]_i_29 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_5_reg_4809[9]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_5_reg_4809[9]_i_30 
       (.I0(Q[2]),
        .I1(\add_ln700_5_reg_4809[9]_i_45_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_5_reg_4809_reg[9]_i_6_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_5_reg_4809_reg[9]_i_6_0 [2]),
        .O(\add_ln700_5_reg_4809[9]_i_30_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_5_reg_4809[9]_i_31 
       (.I0(Q[0]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_6_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_5_reg_4809_reg[9]_i_6_0 [1]),
        .I4(\add_ln700_5_reg_4809_reg[9]_i_6_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_5_reg_4809[9]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_5_reg_4809[9]_i_32 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_6_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_5_reg_4809[9]_i_32_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_5_reg_4809[9]_i_33 
       (.I0(Q[0]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_6_0 [0]),
        .O(\add_ln700_5_reg_4809[9]_i_33_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_5_reg_4809[9]_i_35 
       (.I0(Q[3]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_6_0 [3]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_36_n_6 ),
        .I3(\add_ln700_5_reg_4809_reg[9]_i_36_n_1 ),
        .O(\add_ln700_5_reg_4809[9]_i_35_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_5_reg_4809[9]_i_45 
       (.I0(Q[3]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_6_0 [0]),
        .O(\add_ln700_5_reg_4809[9]_i_45_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_5_reg_4809[9]_i_53 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_6_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_5_reg_4809[9]_i_53_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_5_reg_4809[9]_i_54 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_6_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_6_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_5_reg_4809[9]_i_54_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_5_reg_4809[9]_i_55 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_6_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_6_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_5_reg_4809_reg[9]_i_6_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_5_reg_4809[9]_i_55_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_5_reg_4809[9]_i_56 
       (.I0(Q[3]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_6_0 [2]),
        .O(\add_ln700_5_reg_4809[9]_i_56_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_5_reg_4809[9]_i_57 
       (.I0(Q[2]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_6_0 [1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_6_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_5_reg_4809[9]_i_57_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_5_reg_4809[9]_i_58 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_5_reg_4809_reg[9]_i_6_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_5_reg_4809_reg[9]_i_6_0 [1]),
        .O(\add_ln700_5_reg_4809[9]_i_58_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[9]_i_7 
       (.I0(p[7]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_2 ),
        .O(S));
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_12 
       (.CI(1'b0),
        .CO({\add_ln700_5_reg_4809_reg[9]_i_12_n_1 ,\add_ln700_5_reg_4809_reg[9]_i_12_n_2 ,\add_ln700_5_reg_4809_reg[9]_i_12_n_3 ,\add_ln700_5_reg_4809_reg[9]_i_12_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_5_reg_4809[9]_i_27_n_1 ,\add_ln700_5_reg_4809[9]_i_28_n_1 ,\add_ln700_5_reg_4809[9]_i_29_n_1 ,1'b0}),
        .O({\add_ln700_5_reg_4809_reg[9]_i_12_n_5 ,p[2:0]}),
        .S({\add_ln700_5_reg_4809[9]_i_30_n_1 ,\add_ln700_5_reg_4809[9]_i_31_n_1 ,\add_ln700_5_reg_4809[9]_i_32_n_1 ,\add_ln700_5_reg_4809[9]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_17 
       (.CI(\add_ln700_5_reg_4809_reg[9]_i_6_n_1 ),
        .CO(\NLW_add_ln700_5_reg_4809_reg[9]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_5_reg_4809_reg[9]_i_17_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_5_reg_4809[9]_i_35_n_1 }));
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_36 
       (.CI(\add_ln700_5_reg_4809_reg[9]_i_12_n_1 ),
        .CO({\add_ln700_5_reg_4809_reg[9]_i_36_n_1 ,\NLW_add_ln700_5_reg_4809_reg[9]_i_36_CO_UNCONNECTED [2],\add_ln700_5_reg_4809_reg[9]_i_36_n_3 ,\add_ln700_5_reg_4809_reg[9]_i_36_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_5_reg_4809[9]_i_53_n_1 ,\add_ln700_5_reg_4809[9]_i_54_n_1 ,\add_ln700_5_reg_4809[9]_i_55_n_1 }),
        .O({\NLW_add_ln700_5_reg_4809_reg[9]_i_36_O_UNCONNECTED [3],\add_ln700_5_reg_4809_reg[9]_i_36_n_6 ,\add_ln700_5_reg_4809_reg[9]_i_36_n_7 ,\add_ln700_5_reg_4809_reg[9]_i_36_n_8 }),
        .S({1'b1,\add_ln700_5_reg_4809[9]_i_56_n_1 ,\add_ln700_5_reg_4809[9]_i_57_n_1 ,\add_ln700_5_reg_4809[9]_i_58_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_6 
       (.CI(1'b0),
        .CO({\add_ln700_5_reg_4809_reg[9]_i_6_n_1 ,\add_ln700_5_reg_4809_reg[9]_i_6_n_2 ,\add_ln700_5_reg_4809_reg[9]_i_6_n_3 ,\add_ln700_5_reg_4809_reg[9]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_5_reg_4809[9]_i_18_n_1 ,\add_ln700_5_reg_4809[9]_i_19_n_1 ,\add_ln700_5_reg_4809[9]_i_20_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_5_reg_4809[9]_i_21_n_1 ,\add_ln700_5_reg_4809[9]_i_22_n_1 ,\add_ln700_5_reg_4809[9]_i_23_n_1 ,\add_ln700_5_reg_4809[9]_i_24_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_31
   (p,
    Q,
    \add_ln700_1_reg_4799_reg[7]_i_17_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_1_reg_4799_reg[7]_i_17_0 ;

  wire [3:0]Q;
  wire \add_ln700_1_reg_4799[3]_i_16_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_17_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_18_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_19_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_20_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_21_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_22_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_23_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_20_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_21_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_22_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_23_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_24_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_25_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_26_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_27_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_35_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_36_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_37_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_38_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_39_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_40_n_1 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_14_n_1 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_14_n_2 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_14_n_3 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_14_n_4 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_1_reg_4799_reg[7]_i_17_0 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_17_n_1 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_17_n_2 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_17_n_3 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_17_n_4 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_34_n_1 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_34_n_3 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_34_n_4 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_34_n_6 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_34_n_7 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_34_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_1_reg_4799_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_1_reg_4799_reg[7]_i_16_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_1_reg_4799_reg[7]_i_34_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_1_reg_4799_reg[7]_i_34_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_1_reg_4799[3]_i_16 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_17_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_17_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_1_reg_4799_reg[7]_i_17_0 [0]),
        .O(\add_ln700_1_reg_4799[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_1_reg_4799[3]_i_17 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_17_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_17_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_1_reg_4799[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_1_reg_4799[3]_i_18 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_1_reg_4799[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_1_reg_4799[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_4799[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_1_reg_4799_reg[7]_i_17_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_1_reg_4799_reg[7]_i_17_0 [2]),
        .O(\add_ln700_1_reg_4799[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_1_reg_4799[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_17_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_1_reg_4799_reg[7]_i_17_0 [1]),
        .I4(\add_ln700_1_reg_4799_reg[7]_i_17_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_1_reg_4799[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_1_reg_4799[3]_i_21 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_17_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_1_reg_4799[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_1_reg_4799[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_17_0 [0]),
        .O(\add_ln700_1_reg_4799[3]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_4799[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_17_0 [0]),
        .O(\add_ln700_1_reg_4799[3]_i_23_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_1_reg_4799[7]_i_20 
       (.I0(Q[3]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_17_0 [3]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_34_n_6 ),
        .I3(\add_ln700_1_reg_4799_reg[7]_i_34_n_1 ),
        .O(\add_ln700_1_reg_4799[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_1_reg_4799[7]_i_21 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_34_n_7 ),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_17_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_1_reg_4799[7]_i_21_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_1_reg_4799[7]_i_22 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_17_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_34_n_8 ),
        .O(\add_ln700_1_reg_4799[7]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_1_reg_4799[7]_i_23 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_4799_reg[3]_i_14_n_5 ),
        .O(\add_ln700_1_reg_4799[7]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_1_reg_4799[7]_i_24 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_34_n_7 ),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_34_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_1_reg_4799_reg[7]_i_17_0 [3]),
        .O(\add_ln700_1_reg_4799[7]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_1_reg_4799[7]_i_25 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_34_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_34_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_1_reg_4799_reg[7]_i_17_0 [3]),
        .O(\add_ln700_1_reg_4799[7]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_1_reg_4799[7]_i_26 
       (.I0(\add_ln700_1_reg_4799_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_34_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_1_reg_4799_reg[7]_i_17_0 [3]),
        .O(\add_ln700_1_reg_4799[7]_i_26_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_1_reg_4799[7]_i_27 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_4799_reg[3]_i_14_n_5 ),
        .O(\add_ln700_1_reg_4799[7]_i_27_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_1_reg_4799[7]_i_35 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_17_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_1_reg_4799[7]_i_35_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_1_reg_4799[7]_i_36 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_17_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_17_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_1_reg_4799[7]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_1_reg_4799[7]_i_37 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_17_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_17_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_1_reg_4799_reg[7]_i_17_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_1_reg_4799[7]_i_37_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_4799[7]_i_38 
       (.I0(Q[3]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_17_0 [2]),
        .O(\add_ln700_1_reg_4799[7]_i_38_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_1_reg_4799[7]_i_39 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_17_0 [1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_17_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_1_reg_4799[7]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_1_reg_4799[7]_i_40 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_1_reg_4799_reg[7]_i_17_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_1_reg_4799_reg[7]_i_17_0 [1]),
        .O(\add_ln700_1_reg_4799[7]_i_40_n_1 ));
  CARRY4 \add_ln700_1_reg_4799_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_1_reg_4799_reg[3]_i_14_n_1 ,\add_ln700_1_reg_4799_reg[3]_i_14_n_2 ,\add_ln700_1_reg_4799_reg[3]_i_14_n_3 ,\add_ln700_1_reg_4799_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_4799[3]_i_16_n_1 ,\add_ln700_1_reg_4799[3]_i_17_n_1 ,\add_ln700_1_reg_4799[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_1_reg_4799_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_1_reg_4799[3]_i_19_n_1 ,\add_ln700_1_reg_4799[3]_i_20_n_1 ,\add_ln700_1_reg_4799[3]_i_21_n_1 ,\add_ln700_1_reg_4799[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_1_reg_4799_reg[7]_i_16 
       (.CI(\add_ln700_1_reg_4799_reg[7]_i_17_n_1 ),
        .CO(\NLW_add_ln700_1_reg_4799_reg[7]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_1_reg_4799_reg[7]_i_16_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_1_reg_4799[7]_i_20_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_1_reg_4799_reg[7]_i_17 
       (.CI(1'b0),
        .CO({\add_ln700_1_reg_4799_reg[7]_i_17_n_1 ,\add_ln700_1_reg_4799_reg[7]_i_17_n_2 ,\add_ln700_1_reg_4799_reg[7]_i_17_n_3 ,\add_ln700_1_reg_4799_reg[7]_i_17_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_4799[7]_i_21_n_1 ,\add_ln700_1_reg_4799[7]_i_22_n_1 ,\add_ln700_1_reg_4799[7]_i_23_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_1_reg_4799[7]_i_24_n_1 ,\add_ln700_1_reg_4799[7]_i_25_n_1 ,\add_ln700_1_reg_4799[7]_i_26_n_1 ,\add_ln700_1_reg_4799[7]_i_27_n_1 }));
  CARRY4 \add_ln700_1_reg_4799_reg[7]_i_34 
       (.CI(\add_ln700_1_reg_4799_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_1_reg_4799_reg[7]_i_34_n_1 ,\NLW_add_ln700_1_reg_4799_reg[7]_i_34_CO_UNCONNECTED [2],\add_ln700_1_reg_4799_reg[7]_i_34_n_3 ,\add_ln700_1_reg_4799_reg[7]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_1_reg_4799[7]_i_35_n_1 ,\add_ln700_1_reg_4799[7]_i_36_n_1 ,\add_ln700_1_reg_4799[7]_i_37_n_1 }),
        .O({\NLW_add_ln700_1_reg_4799_reg[7]_i_34_O_UNCONNECTED [3],\add_ln700_1_reg_4799_reg[7]_i_34_n_6 ,\add_ln700_1_reg_4799_reg[7]_i_34_n_7 ,\add_ln700_1_reg_4799_reg[7]_i_34_n_8 }),
        .S({1'b1,\add_ln700_1_reg_4799[7]_i_38_n_1 ,\add_ln700_1_reg_4799[7]_i_39_n_1 ,\add_ln700_1_reg_4799[7]_i_40_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_32
   (p,
    Q,
    \mul_ln1352_5_reg_4794_reg[7] );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\mul_ln1352_5_reg_4794_reg[7] ;

  wire [3:0]Q;
  wire \mul_ln1352_5_reg_4794[2]_i_2_n_1 ;
  wire \mul_ln1352_5_reg_4794[2]_i_3_n_1 ;
  wire \mul_ln1352_5_reg_4794[2]_i_4_n_1 ;
  wire \mul_ln1352_5_reg_4794[2]_i_5_n_1 ;
  wire \mul_ln1352_5_reg_4794[2]_i_6_n_1 ;
  wire \mul_ln1352_5_reg_4794[2]_i_7_n_1 ;
  wire \mul_ln1352_5_reg_4794[2]_i_8_n_1 ;
  wire \mul_ln1352_5_reg_4794[2]_i_9_n_1 ;
  wire \mul_ln1352_5_reg_4794[6]_i_2_n_1 ;
  wire \mul_ln1352_5_reg_4794[6]_i_3_n_1 ;
  wire \mul_ln1352_5_reg_4794[6]_i_4_n_1 ;
  wire \mul_ln1352_5_reg_4794[6]_i_5_n_1 ;
  wire \mul_ln1352_5_reg_4794[6]_i_6_n_1 ;
  wire \mul_ln1352_5_reg_4794[6]_i_7_n_1 ;
  wire \mul_ln1352_5_reg_4794[6]_i_8_n_1 ;
  wire \mul_ln1352_5_reg_4794[7]_i_2_n_1 ;
  wire \mul_ln1352_5_reg_4794[7]_i_4_n_1 ;
  wire \mul_ln1352_5_reg_4794[7]_i_5_n_1 ;
  wire \mul_ln1352_5_reg_4794[7]_i_6_n_1 ;
  wire \mul_ln1352_5_reg_4794[7]_i_7_n_1 ;
  wire \mul_ln1352_5_reg_4794[7]_i_8_n_1 ;
  wire \mul_ln1352_5_reg_4794[7]_i_9_n_1 ;
  wire \mul_ln1352_5_reg_4794_reg[2]_i_1_n_1 ;
  wire \mul_ln1352_5_reg_4794_reg[2]_i_1_n_2 ;
  wire \mul_ln1352_5_reg_4794_reg[2]_i_1_n_3 ;
  wire \mul_ln1352_5_reg_4794_reg[2]_i_1_n_4 ;
  wire \mul_ln1352_5_reg_4794_reg[2]_i_1_n_5 ;
  wire \mul_ln1352_5_reg_4794_reg[6]_i_1_n_1 ;
  wire \mul_ln1352_5_reg_4794_reg[6]_i_1_n_2 ;
  wire \mul_ln1352_5_reg_4794_reg[6]_i_1_n_3 ;
  wire \mul_ln1352_5_reg_4794_reg[6]_i_1_n_4 ;
  wire [3:0]\mul_ln1352_5_reg_4794_reg[7] ;
  wire \mul_ln1352_5_reg_4794_reg[7]_i_3_n_1 ;
  wire \mul_ln1352_5_reg_4794_reg[7]_i_3_n_3 ;
  wire \mul_ln1352_5_reg_4794_reg[7]_i_3_n_4 ;
  wire \mul_ln1352_5_reg_4794_reg[7]_i_3_n_6 ;
  wire \mul_ln1352_5_reg_4794_reg[7]_i_3_n_7 ;
  wire \mul_ln1352_5_reg_4794_reg[7]_i_3_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_mul_ln1352_5_reg_4794_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_5_reg_4794_reg[7]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln1352_5_reg_4794_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln1352_5_reg_4794_reg[7]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_5_reg_4794[2]_i_2 
       (.I0(\mul_ln1352_5_reg_4794_reg[7] [1]),
        .I1(Q[2]),
        .I2(\mul_ln1352_5_reg_4794_reg[7] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\mul_ln1352_5_reg_4794_reg[7] [0]),
        .O(\mul_ln1352_5_reg_4794[2]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_5_reg_4794[2]_i_3 
       (.I0(\mul_ln1352_5_reg_4794_reg[7] [1]),
        .I1(Q[1]),
        .I2(\mul_ln1352_5_reg_4794_reg[7] [2]),
        .I3(Q[0]),
        .O(\mul_ln1352_5_reg_4794[2]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_5_reg_4794[2]_i_4 
       (.I0(\mul_ln1352_5_reg_4794_reg[7] [0]),
        .I1(Q[1]),
        .O(\mul_ln1352_5_reg_4794[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \mul_ln1352_5_reg_4794[2]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_5_reg_4794[2]_i_9_n_1 ),
        .I2(Q[1]),
        .I3(\mul_ln1352_5_reg_4794_reg[7] [1]),
        .I4(Q[0]),
        .I5(\mul_ln1352_5_reg_4794_reg[7] [2]),
        .O(\mul_ln1352_5_reg_4794[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_5_reg_4794[2]_i_6 
       (.I0(Q[0]),
        .I1(\mul_ln1352_5_reg_4794_reg[7] [2]),
        .I2(Q[1]),
        .I3(\mul_ln1352_5_reg_4794_reg[7] [1]),
        .I4(\mul_ln1352_5_reg_4794_reg[7] [0]),
        .I5(Q[2]),
        .O(\mul_ln1352_5_reg_4794[2]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_5_reg_4794[2]_i_7 
       (.I0(\mul_ln1352_5_reg_4794_reg[7] [0]),
        .I1(Q[1]),
        .I2(\mul_ln1352_5_reg_4794_reg[7] [1]),
        .I3(Q[0]),
        .O(\mul_ln1352_5_reg_4794[2]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_5_reg_4794[2]_i_8 
       (.I0(Q[0]),
        .I1(\mul_ln1352_5_reg_4794_reg[7] [0]),
        .O(\mul_ln1352_5_reg_4794[2]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_5_reg_4794[2]_i_9 
       (.I0(Q[3]),
        .I1(\mul_ln1352_5_reg_4794_reg[7] [0]),
        .O(\mul_ln1352_5_reg_4794[2]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_5_reg_4794[6]_i_2 
       (.I0(\mul_ln1352_5_reg_4794_reg[7]_i_3_n_7 ),
        .I1(\mul_ln1352_5_reg_4794_reg[7] [3]),
        .I2(Q[2]),
        .O(\mul_ln1352_5_reg_4794[6]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_5_reg_4794[6]_i_3 
       (.I0(\mul_ln1352_5_reg_4794_reg[7] [3]),
        .I1(Q[1]),
        .I2(\mul_ln1352_5_reg_4794_reg[7]_i_3_n_8 ),
        .O(\mul_ln1352_5_reg_4794[6]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_5_reg_4794[6]_i_4 
       (.I0(\mul_ln1352_5_reg_4794_reg[7] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_5_reg_4794_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_5_reg_4794[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_5_reg_4794[6]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_5_reg_4794_reg[7]_i_3_n_7 ),
        .I2(\mul_ln1352_5_reg_4794_reg[7]_i_3_n_6 ),
        .I3(Q[3]),
        .I4(\mul_ln1352_5_reg_4794_reg[7] [3]),
        .O(\mul_ln1352_5_reg_4794[6]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_5_reg_4794[6]_i_6 
       (.I0(\mul_ln1352_5_reg_4794_reg[7]_i_3_n_8 ),
        .I1(Q[1]),
        .I2(\mul_ln1352_5_reg_4794_reg[7]_i_3_n_7 ),
        .I3(Q[2]),
        .I4(\mul_ln1352_5_reg_4794_reg[7] [3]),
        .O(\mul_ln1352_5_reg_4794[6]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \mul_ln1352_5_reg_4794[6]_i_7 
       (.I0(\mul_ln1352_5_reg_4794_reg[2]_i_1_n_5 ),
        .I1(Q[0]),
        .I2(\mul_ln1352_5_reg_4794_reg[7]_i_3_n_8 ),
        .I3(Q[1]),
        .I4(\mul_ln1352_5_reg_4794_reg[7] [3]),
        .O(\mul_ln1352_5_reg_4794[6]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln1352_5_reg_4794[6]_i_8 
       (.I0(\mul_ln1352_5_reg_4794_reg[7] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_5_reg_4794_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_5_reg_4794[6]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \mul_ln1352_5_reg_4794[7]_i_2 
       (.I0(Q[3]),
        .I1(\mul_ln1352_5_reg_4794_reg[7] [3]),
        .I2(\mul_ln1352_5_reg_4794_reg[7]_i_3_n_6 ),
        .I3(\mul_ln1352_5_reg_4794_reg[7]_i_3_n_1 ),
        .O(\mul_ln1352_5_reg_4794[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_5_reg_4794[7]_i_4 
       (.I0(\mul_ln1352_5_reg_4794_reg[7] [2]),
        .I1(Q[3]),
        .O(\mul_ln1352_5_reg_4794[7]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mul_ln1352_5_reg_4794[7]_i_5 
       (.I0(\mul_ln1352_5_reg_4794_reg[7] [1]),
        .I1(Q[3]),
        .I2(\mul_ln1352_5_reg_4794_reg[7] [2]),
        .I3(Q[2]),
        .O(\mul_ln1352_5_reg_4794[7]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_5_reg_4794[7]_i_6 
       (.I0(\mul_ln1352_5_reg_4794_reg[7] [2]),
        .I1(Q[1]),
        .I2(\mul_ln1352_5_reg_4794_reg[7] [1]),
        .I3(Q[2]),
        .I4(\mul_ln1352_5_reg_4794_reg[7] [0]),
        .I5(Q[3]),
        .O(\mul_ln1352_5_reg_4794[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_5_reg_4794[7]_i_7 
       (.I0(Q[3]),
        .I1(\mul_ln1352_5_reg_4794_reg[7] [2]),
        .O(\mul_ln1352_5_reg_4794[7]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \mul_ln1352_5_reg_4794[7]_i_8 
       (.I0(Q[2]),
        .I1(\mul_ln1352_5_reg_4794_reg[7] [1]),
        .I2(\mul_ln1352_5_reg_4794_reg[7] [2]),
        .I3(Q[3]),
        .O(\mul_ln1352_5_reg_4794[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \mul_ln1352_5_reg_4794[7]_i_9 
       (.I0(\mul_ln1352_5_reg_4794_reg[7] [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\mul_ln1352_5_reg_4794_reg[7] [2]),
        .I4(Q[3]),
        .I5(\mul_ln1352_5_reg_4794_reg[7] [1]),
        .O(\mul_ln1352_5_reg_4794[7]_i_9_n_1 ));
  CARRY4 \mul_ln1352_5_reg_4794_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_5_reg_4794_reg[2]_i_1_n_1 ,\mul_ln1352_5_reg_4794_reg[2]_i_1_n_2 ,\mul_ln1352_5_reg_4794_reg[2]_i_1_n_3 ,\mul_ln1352_5_reg_4794_reg[2]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_5_reg_4794[2]_i_2_n_1 ,\mul_ln1352_5_reg_4794[2]_i_3_n_1 ,\mul_ln1352_5_reg_4794[2]_i_4_n_1 ,1'b0}),
        .O({\mul_ln1352_5_reg_4794_reg[2]_i_1_n_5 ,p[2:0]}),
        .S({\mul_ln1352_5_reg_4794[2]_i_5_n_1 ,\mul_ln1352_5_reg_4794[2]_i_6_n_1 ,\mul_ln1352_5_reg_4794[2]_i_7_n_1 ,\mul_ln1352_5_reg_4794[2]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_5_reg_4794_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_5_reg_4794_reg[6]_i_1_n_1 ,\mul_ln1352_5_reg_4794_reg[6]_i_1_n_2 ,\mul_ln1352_5_reg_4794_reg[6]_i_1_n_3 ,\mul_ln1352_5_reg_4794_reg[6]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_5_reg_4794[6]_i_2_n_1 ,\mul_ln1352_5_reg_4794[6]_i_3_n_1 ,\mul_ln1352_5_reg_4794[6]_i_4_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\mul_ln1352_5_reg_4794[6]_i_5_n_1 ,\mul_ln1352_5_reg_4794[6]_i_6_n_1 ,\mul_ln1352_5_reg_4794[6]_i_7_n_1 ,\mul_ln1352_5_reg_4794[6]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_5_reg_4794_reg[7]_i_1 
       (.CI(\mul_ln1352_5_reg_4794_reg[6]_i_1_n_1 ),
        .CO(\NLW_mul_ln1352_5_reg_4794_reg[7]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln1352_5_reg_4794_reg[7]_i_1_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\mul_ln1352_5_reg_4794[7]_i_2_n_1 }));
  CARRY4 \mul_ln1352_5_reg_4794_reg[7]_i_3 
       (.CI(\mul_ln1352_5_reg_4794_reg[2]_i_1_n_1 ),
        .CO({\mul_ln1352_5_reg_4794_reg[7]_i_3_n_1 ,\NLW_mul_ln1352_5_reg_4794_reg[7]_i_3_CO_UNCONNECTED [2],\mul_ln1352_5_reg_4794_reg[7]_i_3_n_3 ,\mul_ln1352_5_reg_4794_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln1352_5_reg_4794[7]_i_4_n_1 ,\mul_ln1352_5_reg_4794[7]_i_5_n_1 ,\mul_ln1352_5_reg_4794[7]_i_6_n_1 }),
        .O({\NLW_mul_ln1352_5_reg_4794_reg[7]_i_3_O_UNCONNECTED [3],\mul_ln1352_5_reg_4794_reg[7]_i_3_n_6 ,\mul_ln1352_5_reg_4794_reg[7]_i_3_n_7 ,\mul_ln1352_5_reg_4794_reg[7]_i_3_n_8 }),
        .S({1'b1,\mul_ln1352_5_reg_4794[7]_i_7_n_1 ,\mul_ln1352_5_reg_4794[7]_i_8_n_1 ,\mul_ln1352_5_reg_4794[7]_i_9_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_33
   (S,
    p,
    Q,
    \add_ln700_1_reg_4799_reg[7]_i_3_0 ,
    \add_ln700_1_reg_4799_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_1_reg_4799_reg[7]_i_3_0 ;
  input [0:0]\add_ln700_1_reg_4799_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_1_reg_4799[3]_i_10_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_11_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_12_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_13_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_15_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_7_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_8_n_1 ;
  wire \add_ln700_1_reg_4799[3]_i_9_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_10_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_11_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_12_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_13_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_14_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_15_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_18_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_28_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_29_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_30_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_31_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_32_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_33_n_1 ;
  wire \add_ln700_1_reg_4799[7]_i_9_n_1 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_2_n_1 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_2_n_2 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_2_n_3 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_2_n_4 ;
  wire \add_ln700_1_reg_4799_reg[3]_i_2_n_5 ;
  wire [0:0]\add_ln700_1_reg_4799_reg[7] ;
  wire \add_ln700_1_reg_4799_reg[7]_i_19_n_1 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_19_n_3 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_19_n_4 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_19_n_6 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_19_n_7 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_19_n_8 ;
  wire [3:0]\add_ln700_1_reg_4799_reg[7]_i_3_0 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_3_n_1 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_3_n_2 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_3_n_3 ;
  wire \add_ln700_1_reg_4799_reg[7]_i_3_n_4 ;
  wire [7:0]p;
  wire [2:2]\NLW_add_ln700_1_reg_4799_reg[7]_i_19_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_1_reg_4799_reg[7]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_1_reg_4799_reg[7]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_1_reg_4799_reg[7]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_1_reg_4799[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_4799[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_1_reg_4799_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_1_reg_4799_reg[7]_i_3_0 [2]),
        .O(\add_ln700_1_reg_4799[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_1_reg_4799[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_1_reg_4799_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_1_reg_4799_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_1_reg_4799[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_1_reg_4799[3]_i_12 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_1_reg_4799[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_1_reg_4799[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_3_0 [0]),
        .O(\add_ln700_1_reg_4799[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_4799[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_3_0 [0]),
        .O(\add_ln700_1_reg_4799[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_1_reg_4799[3]_i_7 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_1_reg_4799_reg[7]_i_3_0 [0]),
        .O(\add_ln700_1_reg_4799[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_1_reg_4799[3]_i_8 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_1_reg_4799[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_1_reg_4799[3]_i_9 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_1_reg_4799[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_1_reg_4799[7]_i_10 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_19_n_8 ),
        .O(\add_ln700_1_reg_4799[7]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_1_reg_4799[7]_i_11 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_4799_reg[3]_i_2_n_5 ),
        .O(\add_ln700_1_reg_4799[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_1_reg_4799[7]_i_12 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_19_n_7 ),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_19_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_1_reg_4799_reg[7]_i_3_0 [3]),
        .O(\add_ln700_1_reg_4799[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_1_reg_4799[7]_i_13 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_19_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_19_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_1_reg_4799_reg[7]_i_3_0 [3]),
        .O(\add_ln700_1_reg_4799[7]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_1_reg_4799[7]_i_14 
       (.I0(\add_ln700_1_reg_4799_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_19_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_1_reg_4799_reg[7]_i_3_0 [3]),
        .O(\add_ln700_1_reg_4799[7]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_1_reg_4799[7]_i_15 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_4799_reg[3]_i_2_n_5 ),
        .O(\add_ln700_1_reg_4799[7]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_1_reg_4799[7]_i_18 
       (.I0(Q[3]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_19_n_6 ),
        .I3(\add_ln700_1_reg_4799_reg[7]_i_19_n_1 ),
        .O(\add_ln700_1_reg_4799[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_1_reg_4799[7]_i_28 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_1_reg_4799[7]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_1_reg_4799[7]_i_29 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_1_reg_4799[7]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_1_reg_4799[7]_i_30 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_1_reg_4799_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_1_reg_4799[7]_i_30_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_4799[7]_i_31 
       (.I0(Q[3]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_3_0 [2]),
        .O(\add_ln700_1_reg_4799[7]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_1_reg_4799[7]_i_32 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_1_reg_4799_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_1_reg_4799[7]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_1_reg_4799[7]_i_33 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_1_reg_4799_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_1_reg_4799_reg[7]_i_3_0 [1]),
        .O(\add_ln700_1_reg_4799[7]_i_33_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_4799[7]_i_4 
       (.I0(p[7]),
        .I1(\add_ln700_1_reg_4799_reg[7] ),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_1_reg_4799[7]_i_9 
       (.I0(\add_ln700_1_reg_4799_reg[7]_i_19_n_7 ),
        .I1(\add_ln700_1_reg_4799_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_1_reg_4799[7]_i_9_n_1 ));
  CARRY4 \add_ln700_1_reg_4799_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_1_reg_4799_reg[3]_i_2_n_1 ,\add_ln700_1_reg_4799_reg[3]_i_2_n_2 ,\add_ln700_1_reg_4799_reg[3]_i_2_n_3 ,\add_ln700_1_reg_4799_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_4799[3]_i_7_n_1 ,\add_ln700_1_reg_4799[3]_i_8_n_1 ,\add_ln700_1_reg_4799[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_1_reg_4799_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_1_reg_4799[3]_i_10_n_1 ,\add_ln700_1_reg_4799[3]_i_11_n_1 ,\add_ln700_1_reg_4799[3]_i_12_n_1 ,\add_ln700_1_reg_4799[3]_i_13_n_1 }));
  CARRY4 \add_ln700_1_reg_4799_reg[7]_i_19 
       (.CI(\add_ln700_1_reg_4799_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_1_reg_4799_reg[7]_i_19_n_1 ,\NLW_add_ln700_1_reg_4799_reg[7]_i_19_CO_UNCONNECTED [2],\add_ln700_1_reg_4799_reg[7]_i_19_n_3 ,\add_ln700_1_reg_4799_reg[7]_i_19_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_1_reg_4799[7]_i_28_n_1 ,\add_ln700_1_reg_4799[7]_i_29_n_1 ,\add_ln700_1_reg_4799[7]_i_30_n_1 }),
        .O({\NLW_add_ln700_1_reg_4799_reg[7]_i_19_O_UNCONNECTED [3],\add_ln700_1_reg_4799_reg[7]_i_19_n_6 ,\add_ln700_1_reg_4799_reg[7]_i_19_n_7 ,\add_ln700_1_reg_4799_reg[7]_i_19_n_8 }),
        .S({1'b1,\add_ln700_1_reg_4799[7]_i_31_n_1 ,\add_ln700_1_reg_4799[7]_i_32_n_1 ,\add_ln700_1_reg_4799[7]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_1_reg_4799_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_1_reg_4799_reg[7]_i_3_n_1 ,\add_ln700_1_reg_4799_reg[7]_i_3_n_2 ,\add_ln700_1_reg_4799_reg[7]_i_3_n_3 ,\add_ln700_1_reg_4799_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_4799[7]_i_9_n_1 ,\add_ln700_1_reg_4799[7]_i_10_n_1 ,\add_ln700_1_reg_4799[7]_i_11_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_1_reg_4799[7]_i_12_n_1 ,\add_ln700_1_reg_4799[7]_i_13_n_1 ,\add_ln700_1_reg_4799[7]_i_14_n_1 ,\add_ln700_1_reg_4799[7]_i_15_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_1_reg_4799_reg[7]_i_8 
       (.CI(\add_ln700_1_reg_4799_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_1_reg_4799_reg[7]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_1_reg_4799_reg[7]_i_8_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_1_reg_4799[7]_i_18_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_34
   (p,
    Q,
    \add_ln700_3_reg_4804_reg[7]_i_17_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_3_reg_4804_reg[7]_i_17_0 ;

  wire [3:0]Q;
  wire \add_ln700_3_reg_4804[3]_i_16_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_17_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_18_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_19_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_20_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_21_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_22_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_23_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_20_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_21_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_22_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_23_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_24_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_25_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_26_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_27_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_35_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_36_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_37_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_38_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_39_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_40_n_1 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_14_n_1 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_14_n_2 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_14_n_3 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_14_n_4 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_3_reg_4804_reg[7]_i_17_0 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_17_n_1 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_17_n_2 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_17_n_3 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_17_n_4 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_34_n_1 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_34_n_3 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_34_n_4 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_34_n_6 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_34_n_7 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_34_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_3_reg_4804_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_3_reg_4804_reg[7]_i_16_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_3_reg_4804_reg[7]_i_34_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_3_reg_4804_reg[7]_i_34_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_3_reg_4804[3]_i_16 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_17_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_17_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_3_reg_4804_reg[7]_i_17_0 [0]),
        .O(\add_ln700_3_reg_4804[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_3_reg_4804[3]_i_17 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_17_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_17_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_3_reg_4804[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_3_reg_4804[3]_i_18 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_3_reg_4804[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_3_reg_4804[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_3_reg_4804[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_3_reg_4804_reg[7]_i_17_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_3_reg_4804_reg[7]_i_17_0 [2]),
        .O(\add_ln700_3_reg_4804[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_3_reg_4804[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_17_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_3_reg_4804_reg[7]_i_17_0 [1]),
        .I4(\add_ln700_3_reg_4804_reg[7]_i_17_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_3_reg_4804[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_3_reg_4804[3]_i_21 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_17_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_3_reg_4804[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_3_reg_4804[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_17_0 [0]),
        .O(\add_ln700_3_reg_4804[3]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_3_reg_4804[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_17_0 [0]),
        .O(\add_ln700_3_reg_4804[3]_i_23_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_3_reg_4804[7]_i_20 
       (.I0(Q[3]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_17_0 [3]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_34_n_6 ),
        .I3(\add_ln700_3_reg_4804_reg[7]_i_34_n_1 ),
        .O(\add_ln700_3_reg_4804[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_3_reg_4804[7]_i_21 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_34_n_7 ),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_17_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_3_reg_4804[7]_i_21_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_3_reg_4804[7]_i_22 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_17_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_34_n_8 ),
        .O(\add_ln700_3_reg_4804[7]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_3_reg_4804[7]_i_23 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_3_reg_4804_reg[3]_i_14_n_5 ),
        .O(\add_ln700_3_reg_4804[7]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_3_reg_4804[7]_i_24 
       (.I0(Q[2]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_34_n_7 ),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_34_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_3_reg_4804_reg[7]_i_17_0 [3]),
        .O(\add_ln700_3_reg_4804[7]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_3_reg_4804[7]_i_25 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_34_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_34_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_3_reg_4804_reg[7]_i_17_0 [3]),
        .O(\add_ln700_3_reg_4804[7]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_3_reg_4804[7]_i_26 
       (.I0(\add_ln700_3_reg_4804_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_34_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_3_reg_4804_reg[7]_i_17_0 [3]),
        .O(\add_ln700_3_reg_4804[7]_i_26_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_3_reg_4804[7]_i_27 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_3_reg_4804_reg[3]_i_14_n_5 ),
        .O(\add_ln700_3_reg_4804[7]_i_27_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_3_reg_4804[7]_i_35 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_17_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_3_reg_4804[7]_i_35_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_3_reg_4804[7]_i_36 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_17_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_17_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_3_reg_4804[7]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_3_reg_4804[7]_i_37 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_17_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_17_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_3_reg_4804_reg[7]_i_17_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_3_reg_4804[7]_i_37_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_3_reg_4804[7]_i_38 
       (.I0(Q[3]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_17_0 [2]),
        .O(\add_ln700_3_reg_4804[7]_i_38_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_3_reg_4804[7]_i_39 
       (.I0(Q[2]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_17_0 [1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_17_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_3_reg_4804[7]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_3_reg_4804[7]_i_40 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_3_reg_4804_reg[7]_i_17_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_3_reg_4804_reg[7]_i_17_0 [1]),
        .O(\add_ln700_3_reg_4804[7]_i_40_n_1 ));
  CARRY4 \add_ln700_3_reg_4804_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_3_reg_4804_reg[3]_i_14_n_1 ,\add_ln700_3_reg_4804_reg[3]_i_14_n_2 ,\add_ln700_3_reg_4804_reg[3]_i_14_n_3 ,\add_ln700_3_reg_4804_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_3_reg_4804[3]_i_16_n_1 ,\add_ln700_3_reg_4804[3]_i_17_n_1 ,\add_ln700_3_reg_4804[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_3_reg_4804_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_3_reg_4804[3]_i_19_n_1 ,\add_ln700_3_reg_4804[3]_i_20_n_1 ,\add_ln700_3_reg_4804[3]_i_21_n_1 ,\add_ln700_3_reg_4804[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_3_reg_4804_reg[7]_i_16 
       (.CI(\add_ln700_3_reg_4804_reg[7]_i_17_n_1 ),
        .CO(\NLW_add_ln700_3_reg_4804_reg[7]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_3_reg_4804_reg[7]_i_16_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_3_reg_4804[7]_i_20_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_3_reg_4804_reg[7]_i_17 
       (.CI(1'b0),
        .CO({\add_ln700_3_reg_4804_reg[7]_i_17_n_1 ,\add_ln700_3_reg_4804_reg[7]_i_17_n_2 ,\add_ln700_3_reg_4804_reg[7]_i_17_n_3 ,\add_ln700_3_reg_4804_reg[7]_i_17_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_3_reg_4804[7]_i_21_n_1 ,\add_ln700_3_reg_4804[7]_i_22_n_1 ,\add_ln700_3_reg_4804[7]_i_23_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_3_reg_4804[7]_i_24_n_1 ,\add_ln700_3_reg_4804[7]_i_25_n_1 ,\add_ln700_3_reg_4804[7]_i_26_n_1 ,\add_ln700_3_reg_4804[7]_i_27_n_1 }));
  CARRY4 \add_ln700_3_reg_4804_reg[7]_i_34 
       (.CI(\add_ln700_3_reg_4804_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_3_reg_4804_reg[7]_i_34_n_1 ,\NLW_add_ln700_3_reg_4804_reg[7]_i_34_CO_UNCONNECTED [2],\add_ln700_3_reg_4804_reg[7]_i_34_n_3 ,\add_ln700_3_reg_4804_reg[7]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_3_reg_4804[7]_i_35_n_1 ,\add_ln700_3_reg_4804[7]_i_36_n_1 ,\add_ln700_3_reg_4804[7]_i_37_n_1 }),
        .O({\NLW_add_ln700_3_reg_4804_reg[7]_i_34_O_UNCONNECTED [3],\add_ln700_3_reg_4804_reg[7]_i_34_n_6 ,\add_ln700_3_reg_4804_reg[7]_i_34_n_7 ,\add_ln700_3_reg_4804_reg[7]_i_34_n_8 }),
        .S({1'b1,\add_ln700_3_reg_4804[7]_i_38_n_1 ,\add_ln700_3_reg_4804[7]_i_39_n_1 ,\add_ln700_3_reg_4804[7]_i_40_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_35
   (S,
    p,
    Q,
    \add_ln700_5_reg_4809_reg[7]_i_3_0 ,
    O);
  output [0:0]S;
  output [6:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_5_reg_4809_reg[7]_i_3_0 ;
  input [0:0]O;

  wire [0:0]O;
  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_5_reg_4809[3]_i_10_n_1 ;
  wire \add_ln700_5_reg_4809[3]_i_11_n_1 ;
  wire \add_ln700_5_reg_4809[3]_i_12_n_1 ;
  wire \add_ln700_5_reg_4809[3]_i_13_n_1 ;
  wire \add_ln700_5_reg_4809[3]_i_14_n_1 ;
  wire \add_ln700_5_reg_4809[3]_i_7_n_1 ;
  wire \add_ln700_5_reg_4809[3]_i_8_n_1 ;
  wire \add_ln700_5_reg_4809[3]_i_9_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_10_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_11_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_12_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_13_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_14_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_17_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_18_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_19_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_20_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_21_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_22_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_23_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_8_n_1 ;
  wire \add_ln700_5_reg_4809[7]_i_9_n_1 ;
  wire \add_ln700_5_reg_4809_reg[3]_i_2_n_1 ;
  wire \add_ln700_5_reg_4809_reg[3]_i_2_n_2 ;
  wire \add_ln700_5_reg_4809_reg[3]_i_2_n_3 ;
  wire \add_ln700_5_reg_4809_reg[3]_i_2_n_4 ;
  wire \add_ln700_5_reg_4809_reg[3]_i_2_n_5 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_16_n_1 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_16_n_3 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_16_n_4 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_16_n_6 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_16_n_7 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_16_n_8 ;
  wire [3:0]\add_ln700_5_reg_4809_reg[7]_i_3_0 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_3_n_1 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_3_n_2 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_3_n_3 ;
  wire \add_ln700_5_reg_4809_reg[7]_i_3_n_4 ;
  wire [7:7]mul_ln1352_2_fu_2122_p2;
  wire [6:0]p;
  wire [3:0]\NLW_add_ln700_5_reg_4809_reg[7]_i_15_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_5_reg_4809_reg[7]_i_15_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_5_reg_4809_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_5_reg_4809_reg[7]_i_16_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_5_reg_4809[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_5_reg_4809[3]_i_14_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_5_reg_4809_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_5_reg_4809_reg[7]_i_3_0 [2]),
        .O(\add_ln700_5_reg_4809[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_5_reg_4809[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_5_reg_4809_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_5_reg_4809_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_5_reg_4809_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_5_reg_4809[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_5_reg_4809[3]_i_12 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_5_reg_4809[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_5_reg_4809[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_5_reg_4809_reg[7]_i_3_0 [0]),
        .O(\add_ln700_5_reg_4809[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_5_reg_4809[3]_i_14 
       (.I0(Q[3]),
        .I1(\add_ln700_5_reg_4809_reg[7]_i_3_0 [0]),
        .O(\add_ln700_5_reg_4809[3]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_5_reg_4809[3]_i_7 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_5_reg_4809_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_5_reg_4809_reg[7]_i_3_0 [0]),
        .O(\add_ln700_5_reg_4809[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_5_reg_4809[3]_i_8 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_5_reg_4809[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_5_reg_4809[3]_i_9 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_5_reg_4809[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_5_reg_4809[7]_i_10 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_5_reg_4809_reg[3]_i_2_n_5 ),
        .O(\add_ln700_5_reg_4809[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_5_reg_4809[7]_i_11 
       (.I0(Q[2]),
        .I1(\add_ln700_5_reg_4809_reg[7]_i_16_n_7 ),
        .I2(\add_ln700_5_reg_4809_reg[7]_i_16_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_5_reg_4809_reg[7]_i_3_0 [3]),
        .O(\add_ln700_5_reg_4809[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_5_reg_4809[7]_i_12 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_16_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[7]_i_16_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_5_reg_4809_reg[7]_i_3_0 [3]),
        .O(\add_ln700_5_reg_4809[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_5_reg_4809[7]_i_13 
       (.I0(\add_ln700_5_reg_4809_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_5_reg_4809_reg[7]_i_16_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_5_reg_4809_reg[7]_i_3_0 [3]),
        .O(\add_ln700_5_reg_4809[7]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_5_reg_4809[7]_i_14 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_5_reg_4809_reg[3]_i_2_n_5 ),
        .O(\add_ln700_5_reg_4809[7]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_5_reg_4809[7]_i_17 
       (.I0(Q[3]),
        .I1(\add_ln700_5_reg_4809_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_5_reg_4809_reg[7]_i_16_n_6 ),
        .I3(\add_ln700_5_reg_4809_reg[7]_i_16_n_1 ),
        .O(\add_ln700_5_reg_4809[7]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_5_reg_4809[7]_i_18 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_5_reg_4809[7]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_5_reg_4809[7]_i_19 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_5_reg_4809_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_5_reg_4809[7]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_5_reg_4809[7]_i_20 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_5_reg_4809_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_5_reg_4809[7]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_5_reg_4809[7]_i_21 
       (.I0(Q[3]),
        .I1(\add_ln700_5_reg_4809_reg[7]_i_3_0 [2]),
        .O(\add_ln700_5_reg_4809[7]_i_21_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_5_reg_4809[7]_i_22 
       (.I0(Q[2]),
        .I1(\add_ln700_5_reg_4809_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_5_reg_4809_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_5_reg_4809[7]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_5_reg_4809[7]_i_23 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_5_reg_4809_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_5_reg_4809_reg[7]_i_3_0 [1]),
        .O(\add_ln700_5_reg_4809[7]_i_23_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_5_reg_4809[7]_i_4 
       (.I0(O),
        .I1(mul_ln1352_2_fu_2122_p2),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_5_reg_4809[7]_i_8 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_16_n_7 ),
        .I1(\add_ln700_5_reg_4809_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_5_reg_4809[7]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_5_reg_4809[7]_i_9 
       (.I0(\add_ln700_5_reg_4809_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[7]_i_16_n_8 ),
        .O(\add_ln700_5_reg_4809[7]_i_9_n_1 ));
  CARRY4 \add_ln700_5_reg_4809_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_5_reg_4809_reg[3]_i_2_n_1 ,\add_ln700_5_reg_4809_reg[3]_i_2_n_2 ,\add_ln700_5_reg_4809_reg[3]_i_2_n_3 ,\add_ln700_5_reg_4809_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_5_reg_4809[3]_i_7_n_1 ,\add_ln700_5_reg_4809[3]_i_8_n_1 ,\add_ln700_5_reg_4809[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_5_reg_4809_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_5_reg_4809[3]_i_10_n_1 ,\add_ln700_5_reg_4809[3]_i_11_n_1 ,\add_ln700_5_reg_4809[3]_i_12_n_1 ,\add_ln700_5_reg_4809[3]_i_13_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_5_reg_4809_reg[7]_i_15 
       (.CI(\add_ln700_5_reg_4809_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_5_reg_4809_reg[7]_i_15_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_5_reg_4809_reg[7]_i_15_O_UNCONNECTED [3:1],mul_ln1352_2_fu_2122_p2}),
        .S({1'b0,1'b0,1'b0,\add_ln700_5_reg_4809[7]_i_17_n_1 }));
  CARRY4 \add_ln700_5_reg_4809_reg[7]_i_16 
       (.CI(\add_ln700_5_reg_4809_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_5_reg_4809_reg[7]_i_16_n_1 ,\NLW_add_ln700_5_reg_4809_reg[7]_i_16_CO_UNCONNECTED [2],\add_ln700_5_reg_4809_reg[7]_i_16_n_3 ,\add_ln700_5_reg_4809_reg[7]_i_16_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_5_reg_4809[7]_i_18_n_1 ,\add_ln700_5_reg_4809[7]_i_19_n_1 ,\add_ln700_5_reg_4809[7]_i_20_n_1 }),
        .O({\NLW_add_ln700_5_reg_4809_reg[7]_i_16_O_UNCONNECTED [3],\add_ln700_5_reg_4809_reg[7]_i_16_n_6 ,\add_ln700_5_reg_4809_reg[7]_i_16_n_7 ,\add_ln700_5_reg_4809_reg[7]_i_16_n_8 }),
        .S({1'b1,\add_ln700_5_reg_4809[7]_i_21_n_1 ,\add_ln700_5_reg_4809[7]_i_22_n_1 ,\add_ln700_5_reg_4809[7]_i_23_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_5_reg_4809_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_5_reg_4809_reg[7]_i_3_n_1 ,\add_ln700_5_reg_4809_reg[7]_i_3_n_2 ,\add_ln700_5_reg_4809_reg[7]_i_3_n_3 ,\add_ln700_5_reg_4809_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_5_reg_4809[7]_i_8_n_1 ,\add_ln700_5_reg_4809[7]_i_9_n_1 ,\add_ln700_5_reg_4809[7]_i_10_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_5_reg_4809[7]_i_11_n_1 ,\add_ln700_5_reg_4809[7]_i_12_n_1 ,\add_ln700_5_reg_4809[7]_i_13_n_1 ,\add_ln700_5_reg_4809[7]_i_14_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_36
   (S,
    p,
    Q,
    \add_ln700_29_reg_4869_reg[9]_i_6_0 ,
    \add_ln700_29_reg_4869_reg[9]_i_2 );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_29_reg_4869_reg[9]_i_6_0 ;
  input [0:0]\add_ln700_29_reg_4869_reg[9]_i_2 ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_29_reg_4869[9]_i_18_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_19_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_20_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_21_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_22_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_23_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_24_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_27_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_28_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_29_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_30_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_31_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_32_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_33_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_35_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_45_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_53_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_54_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_55_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_56_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_57_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_58_n_1 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_12_n_1 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_12_n_2 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_12_n_3 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_12_n_4 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_12_n_5 ;
  wire [0:0]\add_ln700_29_reg_4869_reg[9]_i_2 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_36_n_1 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_36_n_3 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_36_n_4 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_36_n_6 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_36_n_7 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_36_n_8 ;
  wire [3:0]\add_ln700_29_reg_4869_reg[9]_i_6_0 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_6_n_1 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_6_n_2 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_6_n_3 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_6_n_4 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_29_reg_4869_reg[9]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_29_reg_4869_reg[9]_i_17_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_29_reg_4869_reg[9]_i_36_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_29_reg_4869_reg[9]_i_36_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_29_reg_4869[9]_i_18 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_36_n_7 ),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_6_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_29_reg_4869[9]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_29_reg_4869[9]_i_19 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_6_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_36_n_8 ),
        .O(\add_ln700_29_reg_4869[9]_i_19_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_29_reg_4869[9]_i_20 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_6_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_12_n_5 ),
        .O(\add_ln700_29_reg_4869[9]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_29_reg_4869[9]_i_21 
       (.I0(Q[2]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_36_n_7 ),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_36_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_29_reg_4869_reg[9]_i_6_0 [3]),
        .O(\add_ln700_29_reg_4869[9]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_29_reg_4869[9]_i_22 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_36_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_36_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_29_reg_4869_reg[9]_i_6_0 [3]),
        .O(\add_ln700_29_reg_4869[9]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_29_reg_4869[9]_i_23 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_12_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_36_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_29_reg_4869_reg[9]_i_6_0 [3]),
        .O(\add_ln700_29_reg_4869[9]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_29_reg_4869[9]_i_24 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_6_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_12_n_5 ),
        .O(\add_ln700_29_reg_4869[9]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_29_reg_4869[9]_i_27 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_6_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_6_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_29_reg_4869_reg[9]_i_6_0 [0]),
        .O(\add_ln700_29_reg_4869[9]_i_27_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_29_reg_4869[9]_i_28 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_6_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_6_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_29_reg_4869[9]_i_28_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_29_reg_4869[9]_i_29 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_29_reg_4869[9]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_29_reg_4869[9]_i_30 
       (.I0(Q[2]),
        .I1(\add_ln700_29_reg_4869[9]_i_45_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_29_reg_4869_reg[9]_i_6_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_29_reg_4869_reg[9]_i_6_0 [2]),
        .O(\add_ln700_29_reg_4869[9]_i_30_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_29_reg_4869[9]_i_31 
       (.I0(Q[0]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_6_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_29_reg_4869_reg[9]_i_6_0 [1]),
        .I4(\add_ln700_29_reg_4869_reg[9]_i_6_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_29_reg_4869[9]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_29_reg_4869[9]_i_32 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_6_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_29_reg_4869[9]_i_32_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_29_reg_4869[9]_i_33 
       (.I0(Q[0]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_6_0 [0]),
        .O(\add_ln700_29_reg_4869[9]_i_33_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_29_reg_4869[9]_i_35 
       (.I0(Q[3]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_6_0 [3]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_36_n_6 ),
        .I3(\add_ln700_29_reg_4869_reg[9]_i_36_n_1 ),
        .O(\add_ln700_29_reg_4869[9]_i_35_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_29_reg_4869[9]_i_45 
       (.I0(Q[3]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_6_0 [0]),
        .O(\add_ln700_29_reg_4869[9]_i_45_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_29_reg_4869[9]_i_53 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_6_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_29_reg_4869[9]_i_53_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_29_reg_4869[9]_i_54 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_6_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_6_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_29_reg_4869[9]_i_54_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_29_reg_4869[9]_i_55 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_6_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_6_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_29_reg_4869_reg[9]_i_6_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_29_reg_4869[9]_i_55_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_29_reg_4869[9]_i_56 
       (.I0(Q[3]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_6_0 [2]),
        .O(\add_ln700_29_reg_4869[9]_i_56_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_29_reg_4869[9]_i_57 
       (.I0(Q[2]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_6_0 [1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_6_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_29_reg_4869[9]_i_57_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_29_reg_4869[9]_i_58 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_29_reg_4869_reg[9]_i_6_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_29_reg_4869_reg[9]_i_6_0 [1]),
        .O(\add_ln700_29_reg_4869[9]_i_58_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[9]_i_7 
       (.I0(p[7]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_2 ),
        .O(S));
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_12 
       (.CI(1'b0),
        .CO({\add_ln700_29_reg_4869_reg[9]_i_12_n_1 ,\add_ln700_29_reg_4869_reg[9]_i_12_n_2 ,\add_ln700_29_reg_4869_reg[9]_i_12_n_3 ,\add_ln700_29_reg_4869_reg[9]_i_12_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_29_reg_4869[9]_i_27_n_1 ,\add_ln700_29_reg_4869[9]_i_28_n_1 ,\add_ln700_29_reg_4869[9]_i_29_n_1 ,1'b0}),
        .O({\add_ln700_29_reg_4869_reg[9]_i_12_n_5 ,p[2:0]}),
        .S({\add_ln700_29_reg_4869[9]_i_30_n_1 ,\add_ln700_29_reg_4869[9]_i_31_n_1 ,\add_ln700_29_reg_4869[9]_i_32_n_1 ,\add_ln700_29_reg_4869[9]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_17 
       (.CI(\add_ln700_29_reg_4869_reg[9]_i_6_n_1 ),
        .CO(\NLW_add_ln700_29_reg_4869_reg[9]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_29_reg_4869_reg[9]_i_17_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_29_reg_4869[9]_i_35_n_1 }));
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_36 
       (.CI(\add_ln700_29_reg_4869_reg[9]_i_12_n_1 ),
        .CO({\add_ln700_29_reg_4869_reg[9]_i_36_n_1 ,\NLW_add_ln700_29_reg_4869_reg[9]_i_36_CO_UNCONNECTED [2],\add_ln700_29_reg_4869_reg[9]_i_36_n_3 ,\add_ln700_29_reg_4869_reg[9]_i_36_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_29_reg_4869[9]_i_53_n_1 ,\add_ln700_29_reg_4869[9]_i_54_n_1 ,\add_ln700_29_reg_4869[9]_i_55_n_1 }),
        .O({\NLW_add_ln700_29_reg_4869_reg[9]_i_36_O_UNCONNECTED [3],\add_ln700_29_reg_4869_reg[9]_i_36_n_6 ,\add_ln700_29_reg_4869_reg[9]_i_36_n_7 ,\add_ln700_29_reg_4869_reg[9]_i_36_n_8 }),
        .S({1'b1,\add_ln700_29_reg_4869[9]_i_56_n_1 ,\add_ln700_29_reg_4869[9]_i_57_n_1 ,\add_ln700_29_reg_4869[9]_i_58_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_6 
       (.CI(1'b0),
        .CO({\add_ln700_29_reg_4869_reg[9]_i_6_n_1 ,\add_ln700_29_reg_4869_reg[9]_i_6_n_2 ,\add_ln700_29_reg_4869_reg[9]_i_6_n_3 ,\add_ln700_29_reg_4869_reg[9]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_29_reg_4869[9]_i_18_n_1 ,\add_ln700_29_reg_4869[9]_i_19_n_1 ,\add_ln700_29_reg_4869[9]_i_20_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_29_reg_4869[9]_i_21_n_1 ,\add_ln700_29_reg_4869[9]_i_22_n_1 ,\add_ln700_29_reg_4869[9]_i_23_n_1 ,\add_ln700_29_reg_4869[9]_i_24_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_37
   (p,
    Q,
    \add_ln700_25_reg_4859_reg[7]_i_17_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_25_reg_4859_reg[7]_i_17_0 ;

  wire [3:0]Q;
  wire \add_ln700_25_reg_4859[3]_i_16_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_17_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_18_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_19_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_20_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_21_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_22_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_23_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_20_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_21_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_22_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_23_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_24_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_25_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_26_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_27_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_35_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_36_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_37_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_38_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_39_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_40_n_1 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_14_n_1 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_14_n_2 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_14_n_3 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_14_n_4 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_25_reg_4859_reg[7]_i_17_0 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_17_n_1 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_17_n_2 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_17_n_3 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_17_n_4 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_34_n_1 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_34_n_3 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_34_n_4 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_34_n_6 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_34_n_7 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_34_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_25_reg_4859_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_25_reg_4859_reg[7]_i_16_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_25_reg_4859_reg[7]_i_34_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_25_reg_4859_reg[7]_i_34_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_25_reg_4859[3]_i_16 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_17_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_17_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_25_reg_4859_reg[7]_i_17_0 [0]),
        .O(\add_ln700_25_reg_4859[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_25_reg_4859[3]_i_17 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_17_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_17_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_25_reg_4859[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_25_reg_4859[3]_i_18 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_25_reg_4859[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_25_reg_4859[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_25_reg_4859[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_25_reg_4859_reg[7]_i_17_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_25_reg_4859_reg[7]_i_17_0 [2]),
        .O(\add_ln700_25_reg_4859[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_25_reg_4859[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_17_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_25_reg_4859_reg[7]_i_17_0 [1]),
        .I4(\add_ln700_25_reg_4859_reg[7]_i_17_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_25_reg_4859[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_25_reg_4859[3]_i_21 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_17_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_25_reg_4859[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_25_reg_4859[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_17_0 [0]),
        .O(\add_ln700_25_reg_4859[3]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_25_reg_4859[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_17_0 [0]),
        .O(\add_ln700_25_reg_4859[3]_i_23_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_25_reg_4859[7]_i_20 
       (.I0(Q[3]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_17_0 [3]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_34_n_6 ),
        .I3(\add_ln700_25_reg_4859_reg[7]_i_34_n_1 ),
        .O(\add_ln700_25_reg_4859[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_25_reg_4859[7]_i_21 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_34_n_7 ),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_17_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_25_reg_4859[7]_i_21_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_25_reg_4859[7]_i_22 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_17_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_34_n_8 ),
        .O(\add_ln700_25_reg_4859[7]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_25_reg_4859[7]_i_23 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_25_reg_4859_reg[3]_i_14_n_5 ),
        .O(\add_ln700_25_reg_4859[7]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_25_reg_4859[7]_i_24 
       (.I0(Q[2]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_34_n_7 ),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_34_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_25_reg_4859_reg[7]_i_17_0 [3]),
        .O(\add_ln700_25_reg_4859[7]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_25_reg_4859[7]_i_25 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_34_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_34_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_25_reg_4859_reg[7]_i_17_0 [3]),
        .O(\add_ln700_25_reg_4859[7]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_25_reg_4859[7]_i_26 
       (.I0(\add_ln700_25_reg_4859_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_34_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_25_reg_4859_reg[7]_i_17_0 [3]),
        .O(\add_ln700_25_reg_4859[7]_i_26_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_25_reg_4859[7]_i_27 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_25_reg_4859_reg[3]_i_14_n_5 ),
        .O(\add_ln700_25_reg_4859[7]_i_27_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_25_reg_4859[7]_i_35 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_17_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_25_reg_4859[7]_i_35_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_25_reg_4859[7]_i_36 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_17_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_17_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_25_reg_4859[7]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_25_reg_4859[7]_i_37 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_17_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_17_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_25_reg_4859_reg[7]_i_17_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_25_reg_4859[7]_i_37_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_25_reg_4859[7]_i_38 
       (.I0(Q[3]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_17_0 [2]),
        .O(\add_ln700_25_reg_4859[7]_i_38_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_25_reg_4859[7]_i_39 
       (.I0(Q[2]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_17_0 [1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_17_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_25_reg_4859[7]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_25_reg_4859[7]_i_40 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_25_reg_4859_reg[7]_i_17_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_25_reg_4859_reg[7]_i_17_0 [1]),
        .O(\add_ln700_25_reg_4859[7]_i_40_n_1 ));
  CARRY4 \add_ln700_25_reg_4859_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_25_reg_4859_reg[3]_i_14_n_1 ,\add_ln700_25_reg_4859_reg[3]_i_14_n_2 ,\add_ln700_25_reg_4859_reg[3]_i_14_n_3 ,\add_ln700_25_reg_4859_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_25_reg_4859[3]_i_16_n_1 ,\add_ln700_25_reg_4859[3]_i_17_n_1 ,\add_ln700_25_reg_4859[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_25_reg_4859_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_25_reg_4859[3]_i_19_n_1 ,\add_ln700_25_reg_4859[3]_i_20_n_1 ,\add_ln700_25_reg_4859[3]_i_21_n_1 ,\add_ln700_25_reg_4859[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_25_reg_4859_reg[7]_i_16 
       (.CI(\add_ln700_25_reg_4859_reg[7]_i_17_n_1 ),
        .CO(\NLW_add_ln700_25_reg_4859_reg[7]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_25_reg_4859_reg[7]_i_16_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_25_reg_4859[7]_i_20_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_25_reg_4859_reg[7]_i_17 
       (.CI(1'b0),
        .CO({\add_ln700_25_reg_4859_reg[7]_i_17_n_1 ,\add_ln700_25_reg_4859_reg[7]_i_17_n_2 ,\add_ln700_25_reg_4859_reg[7]_i_17_n_3 ,\add_ln700_25_reg_4859_reg[7]_i_17_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_25_reg_4859[7]_i_21_n_1 ,\add_ln700_25_reg_4859[7]_i_22_n_1 ,\add_ln700_25_reg_4859[7]_i_23_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_25_reg_4859[7]_i_24_n_1 ,\add_ln700_25_reg_4859[7]_i_25_n_1 ,\add_ln700_25_reg_4859[7]_i_26_n_1 ,\add_ln700_25_reg_4859[7]_i_27_n_1 }));
  CARRY4 \add_ln700_25_reg_4859_reg[7]_i_34 
       (.CI(\add_ln700_25_reg_4859_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_25_reg_4859_reg[7]_i_34_n_1 ,\NLW_add_ln700_25_reg_4859_reg[7]_i_34_CO_UNCONNECTED [2],\add_ln700_25_reg_4859_reg[7]_i_34_n_3 ,\add_ln700_25_reg_4859_reg[7]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_25_reg_4859[7]_i_35_n_1 ,\add_ln700_25_reg_4859[7]_i_36_n_1 ,\add_ln700_25_reg_4859[7]_i_37_n_1 }),
        .O({\NLW_add_ln700_25_reg_4859_reg[7]_i_34_O_UNCONNECTED [3],\add_ln700_25_reg_4859_reg[7]_i_34_n_6 ,\add_ln700_25_reg_4859_reg[7]_i_34_n_7 ,\add_ln700_25_reg_4859_reg[7]_i_34_n_8 }),
        .S({1'b1,\add_ln700_25_reg_4859[7]_i_38_n_1 ,\add_ln700_25_reg_4859[7]_i_39_n_1 ,\add_ln700_25_reg_4859[7]_i_40_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_38
   (p,
    Q,
    \mul_ln1352_29_reg_4854_reg[7] );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\mul_ln1352_29_reg_4854_reg[7] ;

  wire [3:0]Q;
  wire \mul_ln1352_29_reg_4854[2]_i_2_n_1 ;
  wire \mul_ln1352_29_reg_4854[2]_i_3_n_1 ;
  wire \mul_ln1352_29_reg_4854[2]_i_4_n_1 ;
  wire \mul_ln1352_29_reg_4854[2]_i_5_n_1 ;
  wire \mul_ln1352_29_reg_4854[2]_i_6_n_1 ;
  wire \mul_ln1352_29_reg_4854[2]_i_7_n_1 ;
  wire \mul_ln1352_29_reg_4854[2]_i_8_n_1 ;
  wire \mul_ln1352_29_reg_4854[2]_i_9_n_1 ;
  wire \mul_ln1352_29_reg_4854[6]_i_2_n_1 ;
  wire \mul_ln1352_29_reg_4854[6]_i_3_n_1 ;
  wire \mul_ln1352_29_reg_4854[6]_i_4_n_1 ;
  wire \mul_ln1352_29_reg_4854[6]_i_5_n_1 ;
  wire \mul_ln1352_29_reg_4854[6]_i_6_n_1 ;
  wire \mul_ln1352_29_reg_4854[6]_i_7_n_1 ;
  wire \mul_ln1352_29_reg_4854[6]_i_8_n_1 ;
  wire \mul_ln1352_29_reg_4854[7]_i_2_n_1 ;
  wire \mul_ln1352_29_reg_4854[7]_i_4_n_1 ;
  wire \mul_ln1352_29_reg_4854[7]_i_5_n_1 ;
  wire \mul_ln1352_29_reg_4854[7]_i_6_n_1 ;
  wire \mul_ln1352_29_reg_4854[7]_i_7_n_1 ;
  wire \mul_ln1352_29_reg_4854[7]_i_8_n_1 ;
  wire \mul_ln1352_29_reg_4854[7]_i_9_n_1 ;
  wire \mul_ln1352_29_reg_4854_reg[2]_i_1_n_1 ;
  wire \mul_ln1352_29_reg_4854_reg[2]_i_1_n_2 ;
  wire \mul_ln1352_29_reg_4854_reg[2]_i_1_n_3 ;
  wire \mul_ln1352_29_reg_4854_reg[2]_i_1_n_4 ;
  wire \mul_ln1352_29_reg_4854_reg[2]_i_1_n_5 ;
  wire \mul_ln1352_29_reg_4854_reg[6]_i_1_n_1 ;
  wire \mul_ln1352_29_reg_4854_reg[6]_i_1_n_2 ;
  wire \mul_ln1352_29_reg_4854_reg[6]_i_1_n_3 ;
  wire \mul_ln1352_29_reg_4854_reg[6]_i_1_n_4 ;
  wire [3:0]\mul_ln1352_29_reg_4854_reg[7] ;
  wire \mul_ln1352_29_reg_4854_reg[7]_i_3_n_1 ;
  wire \mul_ln1352_29_reg_4854_reg[7]_i_3_n_3 ;
  wire \mul_ln1352_29_reg_4854_reg[7]_i_3_n_4 ;
  wire \mul_ln1352_29_reg_4854_reg[7]_i_3_n_6 ;
  wire \mul_ln1352_29_reg_4854_reg[7]_i_3_n_7 ;
  wire \mul_ln1352_29_reg_4854_reg[7]_i_3_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_mul_ln1352_29_reg_4854_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_29_reg_4854_reg[7]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln1352_29_reg_4854_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln1352_29_reg_4854_reg[7]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_29_reg_4854[2]_i_2 
       (.I0(\mul_ln1352_29_reg_4854_reg[7] [1]),
        .I1(Q[2]),
        .I2(\mul_ln1352_29_reg_4854_reg[7] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\mul_ln1352_29_reg_4854_reg[7] [0]),
        .O(\mul_ln1352_29_reg_4854[2]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_29_reg_4854[2]_i_3 
       (.I0(\mul_ln1352_29_reg_4854_reg[7] [1]),
        .I1(Q[1]),
        .I2(\mul_ln1352_29_reg_4854_reg[7] [2]),
        .I3(Q[0]),
        .O(\mul_ln1352_29_reg_4854[2]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_29_reg_4854[2]_i_4 
       (.I0(\mul_ln1352_29_reg_4854_reg[7] [0]),
        .I1(Q[1]),
        .O(\mul_ln1352_29_reg_4854[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \mul_ln1352_29_reg_4854[2]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_29_reg_4854[2]_i_9_n_1 ),
        .I2(Q[1]),
        .I3(\mul_ln1352_29_reg_4854_reg[7] [1]),
        .I4(Q[0]),
        .I5(\mul_ln1352_29_reg_4854_reg[7] [2]),
        .O(\mul_ln1352_29_reg_4854[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_29_reg_4854[2]_i_6 
       (.I0(Q[0]),
        .I1(\mul_ln1352_29_reg_4854_reg[7] [2]),
        .I2(Q[1]),
        .I3(\mul_ln1352_29_reg_4854_reg[7] [1]),
        .I4(\mul_ln1352_29_reg_4854_reg[7] [0]),
        .I5(Q[2]),
        .O(\mul_ln1352_29_reg_4854[2]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_29_reg_4854[2]_i_7 
       (.I0(\mul_ln1352_29_reg_4854_reg[7] [0]),
        .I1(Q[1]),
        .I2(\mul_ln1352_29_reg_4854_reg[7] [1]),
        .I3(Q[0]),
        .O(\mul_ln1352_29_reg_4854[2]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_29_reg_4854[2]_i_8 
       (.I0(Q[0]),
        .I1(\mul_ln1352_29_reg_4854_reg[7] [0]),
        .O(\mul_ln1352_29_reg_4854[2]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_29_reg_4854[2]_i_9 
       (.I0(Q[3]),
        .I1(\mul_ln1352_29_reg_4854_reg[7] [0]),
        .O(\mul_ln1352_29_reg_4854[2]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_29_reg_4854[6]_i_2 
       (.I0(\mul_ln1352_29_reg_4854_reg[7]_i_3_n_7 ),
        .I1(\mul_ln1352_29_reg_4854_reg[7] [3]),
        .I2(Q[2]),
        .O(\mul_ln1352_29_reg_4854[6]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_29_reg_4854[6]_i_3 
       (.I0(\mul_ln1352_29_reg_4854_reg[7] [3]),
        .I1(Q[1]),
        .I2(\mul_ln1352_29_reg_4854_reg[7]_i_3_n_8 ),
        .O(\mul_ln1352_29_reg_4854[6]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_29_reg_4854[6]_i_4 
       (.I0(\mul_ln1352_29_reg_4854_reg[7] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_29_reg_4854_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_29_reg_4854[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_29_reg_4854[6]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_29_reg_4854_reg[7]_i_3_n_7 ),
        .I2(\mul_ln1352_29_reg_4854_reg[7]_i_3_n_6 ),
        .I3(Q[3]),
        .I4(\mul_ln1352_29_reg_4854_reg[7] [3]),
        .O(\mul_ln1352_29_reg_4854[6]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_29_reg_4854[6]_i_6 
       (.I0(\mul_ln1352_29_reg_4854_reg[7]_i_3_n_8 ),
        .I1(Q[1]),
        .I2(\mul_ln1352_29_reg_4854_reg[7]_i_3_n_7 ),
        .I3(Q[2]),
        .I4(\mul_ln1352_29_reg_4854_reg[7] [3]),
        .O(\mul_ln1352_29_reg_4854[6]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \mul_ln1352_29_reg_4854[6]_i_7 
       (.I0(\mul_ln1352_29_reg_4854_reg[2]_i_1_n_5 ),
        .I1(Q[0]),
        .I2(\mul_ln1352_29_reg_4854_reg[7]_i_3_n_8 ),
        .I3(Q[1]),
        .I4(\mul_ln1352_29_reg_4854_reg[7] [3]),
        .O(\mul_ln1352_29_reg_4854[6]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln1352_29_reg_4854[6]_i_8 
       (.I0(\mul_ln1352_29_reg_4854_reg[7] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_29_reg_4854_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_29_reg_4854[6]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \mul_ln1352_29_reg_4854[7]_i_2 
       (.I0(Q[3]),
        .I1(\mul_ln1352_29_reg_4854_reg[7] [3]),
        .I2(\mul_ln1352_29_reg_4854_reg[7]_i_3_n_6 ),
        .I3(\mul_ln1352_29_reg_4854_reg[7]_i_3_n_1 ),
        .O(\mul_ln1352_29_reg_4854[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_29_reg_4854[7]_i_4 
       (.I0(\mul_ln1352_29_reg_4854_reg[7] [2]),
        .I1(Q[3]),
        .O(\mul_ln1352_29_reg_4854[7]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mul_ln1352_29_reg_4854[7]_i_5 
       (.I0(\mul_ln1352_29_reg_4854_reg[7] [1]),
        .I1(Q[3]),
        .I2(\mul_ln1352_29_reg_4854_reg[7] [2]),
        .I3(Q[2]),
        .O(\mul_ln1352_29_reg_4854[7]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_29_reg_4854[7]_i_6 
       (.I0(\mul_ln1352_29_reg_4854_reg[7] [2]),
        .I1(Q[1]),
        .I2(\mul_ln1352_29_reg_4854_reg[7] [1]),
        .I3(Q[2]),
        .I4(\mul_ln1352_29_reg_4854_reg[7] [0]),
        .I5(Q[3]),
        .O(\mul_ln1352_29_reg_4854[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_29_reg_4854[7]_i_7 
       (.I0(Q[3]),
        .I1(\mul_ln1352_29_reg_4854_reg[7] [2]),
        .O(\mul_ln1352_29_reg_4854[7]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \mul_ln1352_29_reg_4854[7]_i_8 
       (.I0(Q[2]),
        .I1(\mul_ln1352_29_reg_4854_reg[7] [1]),
        .I2(\mul_ln1352_29_reg_4854_reg[7] [2]),
        .I3(Q[3]),
        .O(\mul_ln1352_29_reg_4854[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \mul_ln1352_29_reg_4854[7]_i_9 
       (.I0(\mul_ln1352_29_reg_4854_reg[7] [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\mul_ln1352_29_reg_4854_reg[7] [2]),
        .I4(Q[3]),
        .I5(\mul_ln1352_29_reg_4854_reg[7] [1]),
        .O(\mul_ln1352_29_reg_4854[7]_i_9_n_1 ));
  CARRY4 \mul_ln1352_29_reg_4854_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_29_reg_4854_reg[2]_i_1_n_1 ,\mul_ln1352_29_reg_4854_reg[2]_i_1_n_2 ,\mul_ln1352_29_reg_4854_reg[2]_i_1_n_3 ,\mul_ln1352_29_reg_4854_reg[2]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_29_reg_4854[2]_i_2_n_1 ,\mul_ln1352_29_reg_4854[2]_i_3_n_1 ,\mul_ln1352_29_reg_4854[2]_i_4_n_1 ,1'b0}),
        .O({\mul_ln1352_29_reg_4854_reg[2]_i_1_n_5 ,p[2:0]}),
        .S({\mul_ln1352_29_reg_4854[2]_i_5_n_1 ,\mul_ln1352_29_reg_4854[2]_i_6_n_1 ,\mul_ln1352_29_reg_4854[2]_i_7_n_1 ,\mul_ln1352_29_reg_4854[2]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_29_reg_4854_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_29_reg_4854_reg[6]_i_1_n_1 ,\mul_ln1352_29_reg_4854_reg[6]_i_1_n_2 ,\mul_ln1352_29_reg_4854_reg[6]_i_1_n_3 ,\mul_ln1352_29_reg_4854_reg[6]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_29_reg_4854[6]_i_2_n_1 ,\mul_ln1352_29_reg_4854[6]_i_3_n_1 ,\mul_ln1352_29_reg_4854[6]_i_4_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\mul_ln1352_29_reg_4854[6]_i_5_n_1 ,\mul_ln1352_29_reg_4854[6]_i_6_n_1 ,\mul_ln1352_29_reg_4854[6]_i_7_n_1 ,\mul_ln1352_29_reg_4854[6]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_29_reg_4854_reg[7]_i_1 
       (.CI(\mul_ln1352_29_reg_4854_reg[6]_i_1_n_1 ),
        .CO(\NLW_mul_ln1352_29_reg_4854_reg[7]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln1352_29_reg_4854_reg[7]_i_1_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\mul_ln1352_29_reg_4854[7]_i_2_n_1 }));
  CARRY4 \mul_ln1352_29_reg_4854_reg[7]_i_3 
       (.CI(\mul_ln1352_29_reg_4854_reg[2]_i_1_n_1 ),
        .CO({\mul_ln1352_29_reg_4854_reg[7]_i_3_n_1 ,\NLW_mul_ln1352_29_reg_4854_reg[7]_i_3_CO_UNCONNECTED [2],\mul_ln1352_29_reg_4854_reg[7]_i_3_n_3 ,\mul_ln1352_29_reg_4854_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln1352_29_reg_4854[7]_i_4_n_1 ,\mul_ln1352_29_reg_4854[7]_i_5_n_1 ,\mul_ln1352_29_reg_4854[7]_i_6_n_1 }),
        .O({\NLW_mul_ln1352_29_reg_4854_reg[7]_i_3_O_UNCONNECTED [3],\mul_ln1352_29_reg_4854_reg[7]_i_3_n_6 ,\mul_ln1352_29_reg_4854_reg[7]_i_3_n_7 ,\mul_ln1352_29_reg_4854_reg[7]_i_3_n_8 }),
        .S({1'b1,\mul_ln1352_29_reg_4854[7]_i_7_n_1 ,\mul_ln1352_29_reg_4854[7]_i_8_n_1 ,\mul_ln1352_29_reg_4854[7]_i_9_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_39
   (S,
    p,
    Q,
    \add_ln700_25_reg_4859_reg[7]_i_3_0 ,
    \add_ln700_25_reg_4859_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_25_reg_4859_reg[7]_i_3_0 ;
  input [0:0]\add_ln700_25_reg_4859_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_25_reg_4859[3]_i_10_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_11_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_12_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_13_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_15_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_7_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_8_n_1 ;
  wire \add_ln700_25_reg_4859[3]_i_9_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_10_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_11_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_12_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_13_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_14_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_15_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_18_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_28_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_29_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_30_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_31_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_32_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_33_n_1 ;
  wire \add_ln700_25_reg_4859[7]_i_9_n_1 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_2_n_1 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_2_n_2 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_2_n_3 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_2_n_4 ;
  wire \add_ln700_25_reg_4859_reg[3]_i_2_n_5 ;
  wire [0:0]\add_ln700_25_reg_4859_reg[7] ;
  wire \add_ln700_25_reg_4859_reg[7]_i_19_n_1 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_19_n_3 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_19_n_4 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_19_n_6 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_19_n_7 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_19_n_8 ;
  wire [3:0]\add_ln700_25_reg_4859_reg[7]_i_3_0 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_3_n_1 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_3_n_2 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_3_n_3 ;
  wire \add_ln700_25_reg_4859_reg[7]_i_3_n_4 ;
  wire [7:0]p;
  wire [2:2]\NLW_add_ln700_25_reg_4859_reg[7]_i_19_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_25_reg_4859_reg[7]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_25_reg_4859_reg[7]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_25_reg_4859_reg[7]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_25_reg_4859[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_25_reg_4859[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_25_reg_4859_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_25_reg_4859_reg[7]_i_3_0 [2]),
        .O(\add_ln700_25_reg_4859[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_25_reg_4859[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_25_reg_4859_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_25_reg_4859_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_25_reg_4859[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_25_reg_4859[3]_i_12 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_25_reg_4859[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_25_reg_4859[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_3_0 [0]),
        .O(\add_ln700_25_reg_4859[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_25_reg_4859[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_3_0 [0]),
        .O(\add_ln700_25_reg_4859[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_25_reg_4859[3]_i_7 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_25_reg_4859_reg[7]_i_3_0 [0]),
        .O(\add_ln700_25_reg_4859[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_25_reg_4859[3]_i_8 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_25_reg_4859[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_25_reg_4859[3]_i_9 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_25_reg_4859[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_25_reg_4859[7]_i_10 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_19_n_8 ),
        .O(\add_ln700_25_reg_4859[7]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_25_reg_4859[7]_i_11 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_25_reg_4859_reg[3]_i_2_n_5 ),
        .O(\add_ln700_25_reg_4859[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_25_reg_4859[7]_i_12 
       (.I0(Q[2]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_19_n_7 ),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_19_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_25_reg_4859_reg[7]_i_3_0 [3]),
        .O(\add_ln700_25_reg_4859[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_25_reg_4859[7]_i_13 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_19_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_19_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_25_reg_4859_reg[7]_i_3_0 [3]),
        .O(\add_ln700_25_reg_4859[7]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_25_reg_4859[7]_i_14 
       (.I0(\add_ln700_25_reg_4859_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_19_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_25_reg_4859_reg[7]_i_3_0 [3]),
        .O(\add_ln700_25_reg_4859[7]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_25_reg_4859[7]_i_15 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_25_reg_4859_reg[3]_i_2_n_5 ),
        .O(\add_ln700_25_reg_4859[7]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_25_reg_4859[7]_i_18 
       (.I0(Q[3]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_19_n_6 ),
        .I3(\add_ln700_25_reg_4859_reg[7]_i_19_n_1 ),
        .O(\add_ln700_25_reg_4859[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_25_reg_4859[7]_i_28 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_25_reg_4859[7]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_25_reg_4859[7]_i_29 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_25_reg_4859[7]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_25_reg_4859[7]_i_30 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_25_reg_4859_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_25_reg_4859[7]_i_30_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_25_reg_4859[7]_i_31 
       (.I0(Q[3]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_3_0 [2]),
        .O(\add_ln700_25_reg_4859[7]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_25_reg_4859[7]_i_32 
       (.I0(Q[2]),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_25_reg_4859_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_25_reg_4859[7]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_25_reg_4859[7]_i_33 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_25_reg_4859_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_25_reg_4859_reg[7]_i_3_0 [1]),
        .O(\add_ln700_25_reg_4859[7]_i_33_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_25_reg_4859[7]_i_4 
       (.I0(p[7]),
        .I1(\add_ln700_25_reg_4859_reg[7] ),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_25_reg_4859[7]_i_9 
       (.I0(\add_ln700_25_reg_4859_reg[7]_i_19_n_7 ),
        .I1(\add_ln700_25_reg_4859_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_25_reg_4859[7]_i_9_n_1 ));
  CARRY4 \add_ln700_25_reg_4859_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_25_reg_4859_reg[3]_i_2_n_1 ,\add_ln700_25_reg_4859_reg[3]_i_2_n_2 ,\add_ln700_25_reg_4859_reg[3]_i_2_n_3 ,\add_ln700_25_reg_4859_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_25_reg_4859[3]_i_7_n_1 ,\add_ln700_25_reg_4859[3]_i_8_n_1 ,\add_ln700_25_reg_4859[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_25_reg_4859_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_25_reg_4859[3]_i_10_n_1 ,\add_ln700_25_reg_4859[3]_i_11_n_1 ,\add_ln700_25_reg_4859[3]_i_12_n_1 ,\add_ln700_25_reg_4859[3]_i_13_n_1 }));
  CARRY4 \add_ln700_25_reg_4859_reg[7]_i_19 
       (.CI(\add_ln700_25_reg_4859_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_25_reg_4859_reg[7]_i_19_n_1 ,\NLW_add_ln700_25_reg_4859_reg[7]_i_19_CO_UNCONNECTED [2],\add_ln700_25_reg_4859_reg[7]_i_19_n_3 ,\add_ln700_25_reg_4859_reg[7]_i_19_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_25_reg_4859[7]_i_28_n_1 ,\add_ln700_25_reg_4859[7]_i_29_n_1 ,\add_ln700_25_reg_4859[7]_i_30_n_1 }),
        .O({\NLW_add_ln700_25_reg_4859_reg[7]_i_19_O_UNCONNECTED [3],\add_ln700_25_reg_4859_reg[7]_i_19_n_6 ,\add_ln700_25_reg_4859_reg[7]_i_19_n_7 ,\add_ln700_25_reg_4859_reg[7]_i_19_n_8 }),
        .S({1'b1,\add_ln700_25_reg_4859[7]_i_31_n_1 ,\add_ln700_25_reg_4859[7]_i_32_n_1 ,\add_ln700_25_reg_4859[7]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_25_reg_4859_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_25_reg_4859_reg[7]_i_3_n_1 ,\add_ln700_25_reg_4859_reg[7]_i_3_n_2 ,\add_ln700_25_reg_4859_reg[7]_i_3_n_3 ,\add_ln700_25_reg_4859_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_25_reg_4859[7]_i_9_n_1 ,\add_ln700_25_reg_4859[7]_i_10_n_1 ,\add_ln700_25_reg_4859[7]_i_11_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_25_reg_4859[7]_i_12_n_1 ,\add_ln700_25_reg_4859[7]_i_13_n_1 ,\add_ln700_25_reg_4859[7]_i_14_n_1 ,\add_ln700_25_reg_4859[7]_i_15_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_25_reg_4859_reg[7]_i_8 
       (.CI(\add_ln700_25_reg_4859_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_25_reg_4859_reg[7]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_25_reg_4859_reg[7]_i_8_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_25_reg_4859[7]_i_18_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_40
   (p,
    Q,
    \add_ln700_5_reg_4809_reg[9]_i_26_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_5_reg_4809_reg[9]_i_26_0 ;

  wire [3:0]Q;
  wire \add_ln700_5_reg_4809[9]_i_37_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_38_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_39_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_40_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_41_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_42_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_43_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_44_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_46_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_47_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_48_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_49_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_50_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_51_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_52_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_60_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_61_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_62_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_63_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_64_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_65_n_1 ;
  wire \add_ln700_5_reg_4809[9]_i_66_n_1 ;
  wire [3:0]\add_ln700_5_reg_4809_reg[9]_i_26_0 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_26_n_1 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_26_n_2 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_26_n_3 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_26_n_4 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_34_n_1 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_34_n_2 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_34_n_3 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_34_n_4 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_34_n_5 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_59_n_1 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_59_n_3 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_59_n_4 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_59_n_6 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_59_n_7 ;
  wire \add_ln700_5_reg_4809_reg[9]_i_59_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_5_reg_4809_reg[9]_i_25_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_5_reg_4809_reg[9]_i_25_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_5_reg_4809_reg[9]_i_59_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_5_reg_4809_reg[9]_i_59_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_5_reg_4809[9]_i_37 
       (.I0(Q[3]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_26_0 [3]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_59_n_6 ),
        .I3(\add_ln700_5_reg_4809_reg[9]_i_59_n_1 ),
        .O(\add_ln700_5_reg_4809[9]_i_37_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_5_reg_4809[9]_i_38 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_59_n_7 ),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_26_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_5_reg_4809[9]_i_38_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_5_reg_4809[9]_i_39 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_26_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_59_n_8 ),
        .O(\add_ln700_5_reg_4809[9]_i_39_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_5_reg_4809[9]_i_40 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_26_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_34_n_5 ),
        .O(\add_ln700_5_reg_4809[9]_i_40_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_5_reg_4809[9]_i_41 
       (.I0(Q[2]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_59_n_7 ),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_59_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_5_reg_4809_reg[9]_i_26_0 [3]),
        .O(\add_ln700_5_reg_4809[9]_i_41_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_5_reg_4809[9]_i_42 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_59_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_59_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_5_reg_4809_reg[9]_i_26_0 [3]),
        .O(\add_ln700_5_reg_4809[9]_i_42_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_5_reg_4809[9]_i_43 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_34_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_59_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_5_reg_4809_reg[9]_i_26_0 [3]),
        .O(\add_ln700_5_reg_4809[9]_i_43_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_5_reg_4809[9]_i_44 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_26_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_34_n_5 ),
        .O(\add_ln700_5_reg_4809[9]_i_44_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_5_reg_4809[9]_i_46 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_26_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_26_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_5_reg_4809_reg[9]_i_26_0 [0]),
        .O(\add_ln700_5_reg_4809[9]_i_46_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_5_reg_4809[9]_i_47 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_26_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_26_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_5_reg_4809[9]_i_47_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_5_reg_4809[9]_i_48 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_5_reg_4809[9]_i_48_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_5_reg_4809[9]_i_49 
       (.I0(Q[2]),
        .I1(\add_ln700_5_reg_4809[9]_i_60_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_5_reg_4809_reg[9]_i_26_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_5_reg_4809_reg[9]_i_26_0 [2]),
        .O(\add_ln700_5_reg_4809[9]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_5_reg_4809[9]_i_50 
       (.I0(Q[0]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_26_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_5_reg_4809_reg[9]_i_26_0 [1]),
        .I4(\add_ln700_5_reg_4809_reg[9]_i_26_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_5_reg_4809[9]_i_50_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_5_reg_4809[9]_i_51 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_26_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_5_reg_4809[9]_i_51_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_5_reg_4809[9]_i_52 
       (.I0(Q[0]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_26_0 [0]),
        .O(\add_ln700_5_reg_4809[9]_i_52_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_5_reg_4809[9]_i_60 
       (.I0(Q[3]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_26_0 [0]),
        .O(\add_ln700_5_reg_4809[9]_i_60_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_5_reg_4809[9]_i_61 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_26_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_5_reg_4809[9]_i_61_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_5_reg_4809[9]_i_62 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_26_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_26_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_5_reg_4809[9]_i_62_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_5_reg_4809[9]_i_63 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_26_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_26_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_5_reg_4809_reg[9]_i_26_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_5_reg_4809[9]_i_63_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_5_reg_4809[9]_i_64 
       (.I0(Q[3]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_26_0 [2]),
        .O(\add_ln700_5_reg_4809[9]_i_64_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_5_reg_4809[9]_i_65 
       (.I0(Q[2]),
        .I1(\add_ln700_5_reg_4809_reg[9]_i_26_0 [1]),
        .I2(\add_ln700_5_reg_4809_reg[9]_i_26_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_5_reg_4809[9]_i_65_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_5_reg_4809[9]_i_66 
       (.I0(\add_ln700_5_reg_4809_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_5_reg_4809_reg[9]_i_26_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_5_reg_4809_reg[9]_i_26_0 [1]),
        .O(\add_ln700_5_reg_4809[9]_i_66_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_25 
       (.CI(\add_ln700_5_reg_4809_reg[9]_i_26_n_1 ),
        .CO(\NLW_add_ln700_5_reg_4809_reg[9]_i_25_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_5_reg_4809_reg[9]_i_25_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_5_reg_4809[9]_i_37_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_26 
       (.CI(1'b0),
        .CO({\add_ln700_5_reg_4809_reg[9]_i_26_n_1 ,\add_ln700_5_reg_4809_reg[9]_i_26_n_2 ,\add_ln700_5_reg_4809_reg[9]_i_26_n_3 ,\add_ln700_5_reg_4809_reg[9]_i_26_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_5_reg_4809[9]_i_38_n_1 ,\add_ln700_5_reg_4809[9]_i_39_n_1 ,\add_ln700_5_reg_4809[9]_i_40_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_5_reg_4809[9]_i_41_n_1 ,\add_ln700_5_reg_4809[9]_i_42_n_1 ,\add_ln700_5_reg_4809[9]_i_43_n_1 ,\add_ln700_5_reg_4809[9]_i_44_n_1 }));
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_34 
       (.CI(1'b0),
        .CO({\add_ln700_5_reg_4809_reg[9]_i_34_n_1 ,\add_ln700_5_reg_4809_reg[9]_i_34_n_2 ,\add_ln700_5_reg_4809_reg[9]_i_34_n_3 ,\add_ln700_5_reg_4809_reg[9]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_5_reg_4809[9]_i_46_n_1 ,\add_ln700_5_reg_4809[9]_i_47_n_1 ,\add_ln700_5_reg_4809[9]_i_48_n_1 ,1'b0}),
        .O({\add_ln700_5_reg_4809_reg[9]_i_34_n_5 ,p[2:0]}),
        .S({\add_ln700_5_reg_4809[9]_i_49_n_1 ,\add_ln700_5_reg_4809[9]_i_50_n_1 ,\add_ln700_5_reg_4809[9]_i_51_n_1 ,\add_ln700_5_reg_4809[9]_i_52_n_1 }));
  CARRY4 \add_ln700_5_reg_4809_reg[9]_i_59 
       (.CI(\add_ln700_5_reg_4809_reg[9]_i_34_n_1 ),
        .CO({\add_ln700_5_reg_4809_reg[9]_i_59_n_1 ,\NLW_add_ln700_5_reg_4809_reg[9]_i_59_CO_UNCONNECTED [2],\add_ln700_5_reg_4809_reg[9]_i_59_n_3 ,\add_ln700_5_reg_4809_reg[9]_i_59_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_5_reg_4809[9]_i_61_n_1 ,\add_ln700_5_reg_4809[9]_i_62_n_1 ,\add_ln700_5_reg_4809[9]_i_63_n_1 }),
        .O({\NLW_add_ln700_5_reg_4809_reg[9]_i_59_O_UNCONNECTED [3],\add_ln700_5_reg_4809_reg[9]_i_59_n_6 ,\add_ln700_5_reg_4809_reg[9]_i_59_n_7 ,\add_ln700_5_reg_4809_reg[9]_i_59_n_8 }),
        .S({1'b1,\add_ln700_5_reg_4809[9]_i_64_n_1 ,\add_ln700_5_reg_4809[9]_i_65_n_1 ,\add_ln700_5_reg_4809[9]_i_66_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_41
   (p,
    Q,
    \add_ln700_27_reg_4864_reg[7]_i_17_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_27_reg_4864_reg[7]_i_17_0 ;

  wire [3:0]Q;
  wire \add_ln700_27_reg_4864[3]_i_16_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_17_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_18_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_19_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_20_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_21_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_22_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_23_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_20_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_21_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_22_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_23_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_24_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_25_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_26_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_27_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_35_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_36_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_37_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_38_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_39_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_40_n_1 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_14_n_1 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_14_n_2 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_14_n_3 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_14_n_4 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_27_reg_4864_reg[7]_i_17_0 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_17_n_1 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_17_n_2 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_17_n_3 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_17_n_4 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_34_n_1 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_34_n_3 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_34_n_4 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_34_n_6 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_34_n_7 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_34_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_27_reg_4864_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_27_reg_4864_reg[7]_i_16_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_27_reg_4864_reg[7]_i_34_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_27_reg_4864_reg[7]_i_34_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_27_reg_4864[3]_i_16 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_17_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_17_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_27_reg_4864_reg[7]_i_17_0 [0]),
        .O(\add_ln700_27_reg_4864[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_27_reg_4864[3]_i_17 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_17_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_17_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_27_reg_4864[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_27_reg_4864[3]_i_18 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_27_reg_4864[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_27_reg_4864[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_27_reg_4864[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_27_reg_4864_reg[7]_i_17_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_27_reg_4864_reg[7]_i_17_0 [2]),
        .O(\add_ln700_27_reg_4864[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_27_reg_4864[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_17_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_27_reg_4864_reg[7]_i_17_0 [1]),
        .I4(\add_ln700_27_reg_4864_reg[7]_i_17_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_27_reg_4864[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_27_reg_4864[3]_i_21 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_17_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_27_reg_4864[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_27_reg_4864[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_17_0 [0]),
        .O(\add_ln700_27_reg_4864[3]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_27_reg_4864[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_17_0 [0]),
        .O(\add_ln700_27_reg_4864[3]_i_23_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_27_reg_4864[7]_i_20 
       (.I0(Q[3]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_17_0 [3]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_34_n_6 ),
        .I3(\add_ln700_27_reg_4864_reg[7]_i_34_n_1 ),
        .O(\add_ln700_27_reg_4864[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_27_reg_4864[7]_i_21 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_34_n_7 ),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_17_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_27_reg_4864[7]_i_21_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_27_reg_4864[7]_i_22 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_17_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_34_n_8 ),
        .O(\add_ln700_27_reg_4864[7]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_27_reg_4864[7]_i_23 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_27_reg_4864_reg[3]_i_14_n_5 ),
        .O(\add_ln700_27_reg_4864[7]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_27_reg_4864[7]_i_24 
       (.I0(Q[2]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_34_n_7 ),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_34_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_27_reg_4864_reg[7]_i_17_0 [3]),
        .O(\add_ln700_27_reg_4864[7]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_27_reg_4864[7]_i_25 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_34_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_34_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_27_reg_4864_reg[7]_i_17_0 [3]),
        .O(\add_ln700_27_reg_4864[7]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_27_reg_4864[7]_i_26 
       (.I0(\add_ln700_27_reg_4864_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_34_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_27_reg_4864_reg[7]_i_17_0 [3]),
        .O(\add_ln700_27_reg_4864[7]_i_26_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_27_reg_4864[7]_i_27 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_27_reg_4864_reg[3]_i_14_n_5 ),
        .O(\add_ln700_27_reg_4864[7]_i_27_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_27_reg_4864[7]_i_35 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_17_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_27_reg_4864[7]_i_35_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_27_reg_4864[7]_i_36 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_17_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_17_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_27_reg_4864[7]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_27_reg_4864[7]_i_37 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_17_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_17_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_27_reg_4864_reg[7]_i_17_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_27_reg_4864[7]_i_37_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_27_reg_4864[7]_i_38 
       (.I0(Q[3]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_17_0 [2]),
        .O(\add_ln700_27_reg_4864[7]_i_38_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_27_reg_4864[7]_i_39 
       (.I0(Q[2]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_17_0 [1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_17_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_27_reg_4864[7]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_27_reg_4864[7]_i_40 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_27_reg_4864_reg[7]_i_17_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_27_reg_4864_reg[7]_i_17_0 [1]),
        .O(\add_ln700_27_reg_4864[7]_i_40_n_1 ));
  CARRY4 \add_ln700_27_reg_4864_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_27_reg_4864_reg[3]_i_14_n_1 ,\add_ln700_27_reg_4864_reg[3]_i_14_n_2 ,\add_ln700_27_reg_4864_reg[3]_i_14_n_3 ,\add_ln700_27_reg_4864_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_27_reg_4864[3]_i_16_n_1 ,\add_ln700_27_reg_4864[3]_i_17_n_1 ,\add_ln700_27_reg_4864[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_27_reg_4864_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_27_reg_4864[3]_i_19_n_1 ,\add_ln700_27_reg_4864[3]_i_20_n_1 ,\add_ln700_27_reg_4864[3]_i_21_n_1 ,\add_ln700_27_reg_4864[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_27_reg_4864_reg[7]_i_16 
       (.CI(\add_ln700_27_reg_4864_reg[7]_i_17_n_1 ),
        .CO(\NLW_add_ln700_27_reg_4864_reg[7]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_27_reg_4864_reg[7]_i_16_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_27_reg_4864[7]_i_20_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_27_reg_4864_reg[7]_i_17 
       (.CI(1'b0),
        .CO({\add_ln700_27_reg_4864_reg[7]_i_17_n_1 ,\add_ln700_27_reg_4864_reg[7]_i_17_n_2 ,\add_ln700_27_reg_4864_reg[7]_i_17_n_3 ,\add_ln700_27_reg_4864_reg[7]_i_17_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_27_reg_4864[7]_i_21_n_1 ,\add_ln700_27_reg_4864[7]_i_22_n_1 ,\add_ln700_27_reg_4864[7]_i_23_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_27_reg_4864[7]_i_24_n_1 ,\add_ln700_27_reg_4864[7]_i_25_n_1 ,\add_ln700_27_reg_4864[7]_i_26_n_1 ,\add_ln700_27_reg_4864[7]_i_27_n_1 }));
  CARRY4 \add_ln700_27_reg_4864_reg[7]_i_34 
       (.CI(\add_ln700_27_reg_4864_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_27_reg_4864_reg[7]_i_34_n_1 ,\NLW_add_ln700_27_reg_4864_reg[7]_i_34_CO_UNCONNECTED [2],\add_ln700_27_reg_4864_reg[7]_i_34_n_3 ,\add_ln700_27_reg_4864_reg[7]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_27_reg_4864[7]_i_35_n_1 ,\add_ln700_27_reg_4864[7]_i_36_n_1 ,\add_ln700_27_reg_4864[7]_i_37_n_1 }),
        .O({\NLW_add_ln700_27_reg_4864_reg[7]_i_34_O_UNCONNECTED [3],\add_ln700_27_reg_4864_reg[7]_i_34_n_6 ,\add_ln700_27_reg_4864_reg[7]_i_34_n_7 ,\add_ln700_27_reg_4864_reg[7]_i_34_n_8 }),
        .S({1'b1,\add_ln700_27_reg_4864[7]_i_38_n_1 ,\add_ln700_27_reg_4864[7]_i_39_n_1 ,\add_ln700_27_reg_4864[7]_i_40_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_42
   (S,
    p,
    Q,
    \add_ln700_29_reg_4869_reg[7]_i_3_0 ,
    O);
  output [0:0]S;
  output [6:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_29_reg_4869_reg[7]_i_3_0 ;
  input [0:0]O;

  wire [0:0]O;
  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_29_reg_4869[3]_i_10_n_1 ;
  wire \add_ln700_29_reg_4869[3]_i_11_n_1 ;
  wire \add_ln700_29_reg_4869[3]_i_12_n_1 ;
  wire \add_ln700_29_reg_4869[3]_i_13_n_1 ;
  wire \add_ln700_29_reg_4869[3]_i_14_n_1 ;
  wire \add_ln700_29_reg_4869[3]_i_7_n_1 ;
  wire \add_ln700_29_reg_4869[3]_i_8_n_1 ;
  wire \add_ln700_29_reg_4869[3]_i_9_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_10_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_11_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_12_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_13_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_14_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_17_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_18_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_19_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_20_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_21_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_22_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_23_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_8_n_1 ;
  wire \add_ln700_29_reg_4869[7]_i_9_n_1 ;
  wire \add_ln700_29_reg_4869_reg[3]_i_2_n_1 ;
  wire \add_ln700_29_reg_4869_reg[3]_i_2_n_2 ;
  wire \add_ln700_29_reg_4869_reg[3]_i_2_n_3 ;
  wire \add_ln700_29_reg_4869_reg[3]_i_2_n_4 ;
  wire \add_ln700_29_reg_4869_reg[3]_i_2_n_5 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_16_n_1 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_16_n_3 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_16_n_4 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_16_n_6 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_16_n_7 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_16_n_8 ;
  wire [3:0]\add_ln700_29_reg_4869_reg[7]_i_3_0 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_3_n_1 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_3_n_2 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_3_n_3 ;
  wire \add_ln700_29_reg_4869_reg[7]_i_3_n_4 ;
  wire [7:7]mul_ln1352_26_fu_2576_p2;
  wire [6:0]p;
  wire [3:0]\NLW_add_ln700_29_reg_4869_reg[7]_i_15_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_29_reg_4869_reg[7]_i_15_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_29_reg_4869_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_29_reg_4869_reg[7]_i_16_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_29_reg_4869[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_29_reg_4869[3]_i_14_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_29_reg_4869_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_29_reg_4869_reg[7]_i_3_0 [2]),
        .O(\add_ln700_29_reg_4869[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_29_reg_4869[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_29_reg_4869_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_29_reg_4869_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_29_reg_4869_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_29_reg_4869[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_29_reg_4869[3]_i_12 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_29_reg_4869[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_29_reg_4869[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_29_reg_4869_reg[7]_i_3_0 [0]),
        .O(\add_ln700_29_reg_4869[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_29_reg_4869[3]_i_14 
       (.I0(Q[3]),
        .I1(\add_ln700_29_reg_4869_reg[7]_i_3_0 [0]),
        .O(\add_ln700_29_reg_4869[3]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_29_reg_4869[3]_i_7 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_29_reg_4869_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_29_reg_4869_reg[7]_i_3_0 [0]),
        .O(\add_ln700_29_reg_4869[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_29_reg_4869[3]_i_8 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_29_reg_4869[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_29_reg_4869[3]_i_9 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_29_reg_4869[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_29_reg_4869[7]_i_10 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_29_reg_4869_reg[3]_i_2_n_5 ),
        .O(\add_ln700_29_reg_4869[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_29_reg_4869[7]_i_11 
       (.I0(Q[2]),
        .I1(\add_ln700_29_reg_4869_reg[7]_i_16_n_7 ),
        .I2(\add_ln700_29_reg_4869_reg[7]_i_16_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_29_reg_4869_reg[7]_i_3_0 [3]),
        .O(\add_ln700_29_reg_4869[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_29_reg_4869[7]_i_12 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_16_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[7]_i_16_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_29_reg_4869_reg[7]_i_3_0 [3]),
        .O(\add_ln700_29_reg_4869[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_29_reg_4869[7]_i_13 
       (.I0(\add_ln700_29_reg_4869_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_29_reg_4869_reg[7]_i_16_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_29_reg_4869_reg[7]_i_3_0 [3]),
        .O(\add_ln700_29_reg_4869[7]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_29_reg_4869[7]_i_14 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_29_reg_4869_reg[3]_i_2_n_5 ),
        .O(\add_ln700_29_reg_4869[7]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_29_reg_4869[7]_i_17 
       (.I0(Q[3]),
        .I1(\add_ln700_29_reg_4869_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_29_reg_4869_reg[7]_i_16_n_6 ),
        .I3(\add_ln700_29_reg_4869_reg[7]_i_16_n_1 ),
        .O(\add_ln700_29_reg_4869[7]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_29_reg_4869[7]_i_18 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_29_reg_4869[7]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_29_reg_4869[7]_i_19 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_29_reg_4869_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_29_reg_4869[7]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_29_reg_4869[7]_i_20 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_29_reg_4869_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_29_reg_4869[7]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_29_reg_4869[7]_i_21 
       (.I0(Q[3]),
        .I1(\add_ln700_29_reg_4869_reg[7]_i_3_0 [2]),
        .O(\add_ln700_29_reg_4869[7]_i_21_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_29_reg_4869[7]_i_22 
       (.I0(Q[2]),
        .I1(\add_ln700_29_reg_4869_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_29_reg_4869_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_29_reg_4869[7]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_29_reg_4869[7]_i_23 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_29_reg_4869_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_29_reg_4869_reg[7]_i_3_0 [1]),
        .O(\add_ln700_29_reg_4869[7]_i_23_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_29_reg_4869[7]_i_4 
       (.I0(O),
        .I1(mul_ln1352_26_fu_2576_p2),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_29_reg_4869[7]_i_8 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_16_n_7 ),
        .I1(\add_ln700_29_reg_4869_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_29_reg_4869[7]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_29_reg_4869[7]_i_9 
       (.I0(\add_ln700_29_reg_4869_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[7]_i_16_n_8 ),
        .O(\add_ln700_29_reg_4869[7]_i_9_n_1 ));
  CARRY4 \add_ln700_29_reg_4869_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_29_reg_4869_reg[3]_i_2_n_1 ,\add_ln700_29_reg_4869_reg[3]_i_2_n_2 ,\add_ln700_29_reg_4869_reg[3]_i_2_n_3 ,\add_ln700_29_reg_4869_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_29_reg_4869[3]_i_7_n_1 ,\add_ln700_29_reg_4869[3]_i_8_n_1 ,\add_ln700_29_reg_4869[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_29_reg_4869_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_29_reg_4869[3]_i_10_n_1 ,\add_ln700_29_reg_4869[3]_i_11_n_1 ,\add_ln700_29_reg_4869[3]_i_12_n_1 ,\add_ln700_29_reg_4869[3]_i_13_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_29_reg_4869_reg[7]_i_15 
       (.CI(\add_ln700_29_reg_4869_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_29_reg_4869_reg[7]_i_15_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_29_reg_4869_reg[7]_i_15_O_UNCONNECTED [3:1],mul_ln1352_26_fu_2576_p2}),
        .S({1'b0,1'b0,1'b0,\add_ln700_29_reg_4869[7]_i_17_n_1 }));
  CARRY4 \add_ln700_29_reg_4869_reg[7]_i_16 
       (.CI(\add_ln700_29_reg_4869_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_29_reg_4869_reg[7]_i_16_n_1 ,\NLW_add_ln700_29_reg_4869_reg[7]_i_16_CO_UNCONNECTED [2],\add_ln700_29_reg_4869_reg[7]_i_16_n_3 ,\add_ln700_29_reg_4869_reg[7]_i_16_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_29_reg_4869[7]_i_18_n_1 ,\add_ln700_29_reg_4869[7]_i_19_n_1 ,\add_ln700_29_reg_4869[7]_i_20_n_1 }),
        .O({\NLW_add_ln700_29_reg_4869_reg[7]_i_16_O_UNCONNECTED [3],\add_ln700_29_reg_4869_reg[7]_i_16_n_6 ,\add_ln700_29_reg_4869_reg[7]_i_16_n_7 ,\add_ln700_29_reg_4869_reg[7]_i_16_n_8 }),
        .S({1'b1,\add_ln700_29_reg_4869[7]_i_21_n_1 ,\add_ln700_29_reg_4869[7]_i_22_n_1 ,\add_ln700_29_reg_4869[7]_i_23_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_29_reg_4869_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_29_reg_4869_reg[7]_i_3_n_1 ,\add_ln700_29_reg_4869_reg[7]_i_3_n_2 ,\add_ln700_29_reg_4869_reg[7]_i_3_n_3 ,\add_ln700_29_reg_4869_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_29_reg_4869[7]_i_8_n_1 ,\add_ln700_29_reg_4869[7]_i_9_n_1 ,\add_ln700_29_reg_4869[7]_i_10_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_29_reg_4869[7]_i_11_n_1 ,\add_ln700_29_reg_4869[7]_i_12_n_1 ,\add_ln700_29_reg_4869[7]_i_13_n_1 ,\add_ln700_29_reg_4869[7]_i_14_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_43
   (p,
    Q,
    \add_ln700_29_reg_4869_reg[9]_i_26_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_29_reg_4869_reg[9]_i_26_0 ;

  wire [3:0]Q;
  wire \add_ln700_29_reg_4869[9]_i_37_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_38_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_39_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_40_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_41_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_42_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_43_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_44_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_46_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_47_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_48_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_49_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_50_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_51_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_52_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_60_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_61_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_62_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_63_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_64_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_65_n_1 ;
  wire \add_ln700_29_reg_4869[9]_i_66_n_1 ;
  wire [3:0]\add_ln700_29_reg_4869_reg[9]_i_26_0 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_26_n_1 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_26_n_2 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_26_n_3 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_26_n_4 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_34_n_1 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_34_n_2 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_34_n_3 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_34_n_4 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_34_n_5 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_59_n_1 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_59_n_3 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_59_n_4 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_59_n_6 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_59_n_7 ;
  wire \add_ln700_29_reg_4869_reg[9]_i_59_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_29_reg_4869_reg[9]_i_25_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_29_reg_4869_reg[9]_i_25_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_29_reg_4869_reg[9]_i_59_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_29_reg_4869_reg[9]_i_59_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_29_reg_4869[9]_i_37 
       (.I0(Q[3]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_26_0 [3]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_59_n_6 ),
        .I3(\add_ln700_29_reg_4869_reg[9]_i_59_n_1 ),
        .O(\add_ln700_29_reg_4869[9]_i_37_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_29_reg_4869[9]_i_38 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_59_n_7 ),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_26_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_29_reg_4869[9]_i_38_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_29_reg_4869[9]_i_39 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_26_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_59_n_8 ),
        .O(\add_ln700_29_reg_4869[9]_i_39_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_29_reg_4869[9]_i_40 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_26_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_34_n_5 ),
        .O(\add_ln700_29_reg_4869[9]_i_40_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_29_reg_4869[9]_i_41 
       (.I0(Q[2]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_59_n_7 ),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_59_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_29_reg_4869_reg[9]_i_26_0 [3]),
        .O(\add_ln700_29_reg_4869[9]_i_41_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_29_reg_4869[9]_i_42 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_59_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_59_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_29_reg_4869_reg[9]_i_26_0 [3]),
        .O(\add_ln700_29_reg_4869[9]_i_42_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_29_reg_4869[9]_i_43 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_34_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_59_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_29_reg_4869_reg[9]_i_26_0 [3]),
        .O(\add_ln700_29_reg_4869[9]_i_43_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_29_reg_4869[9]_i_44 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_26_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_34_n_5 ),
        .O(\add_ln700_29_reg_4869[9]_i_44_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_29_reg_4869[9]_i_46 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_26_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_26_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_29_reg_4869_reg[9]_i_26_0 [0]),
        .O(\add_ln700_29_reg_4869[9]_i_46_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_29_reg_4869[9]_i_47 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_26_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_26_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_29_reg_4869[9]_i_47_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_29_reg_4869[9]_i_48 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_29_reg_4869[9]_i_48_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_29_reg_4869[9]_i_49 
       (.I0(Q[2]),
        .I1(\add_ln700_29_reg_4869[9]_i_60_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_29_reg_4869_reg[9]_i_26_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_29_reg_4869_reg[9]_i_26_0 [2]),
        .O(\add_ln700_29_reg_4869[9]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_29_reg_4869[9]_i_50 
       (.I0(Q[0]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_26_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_29_reg_4869_reg[9]_i_26_0 [1]),
        .I4(\add_ln700_29_reg_4869_reg[9]_i_26_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_29_reg_4869[9]_i_50_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_29_reg_4869[9]_i_51 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_26_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_29_reg_4869[9]_i_51_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_29_reg_4869[9]_i_52 
       (.I0(Q[0]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_26_0 [0]),
        .O(\add_ln700_29_reg_4869[9]_i_52_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_29_reg_4869[9]_i_60 
       (.I0(Q[3]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_26_0 [0]),
        .O(\add_ln700_29_reg_4869[9]_i_60_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_29_reg_4869[9]_i_61 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_26_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_29_reg_4869[9]_i_61_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_29_reg_4869[9]_i_62 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_26_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_26_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_29_reg_4869[9]_i_62_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_29_reg_4869[9]_i_63 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_26_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_26_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_29_reg_4869_reg[9]_i_26_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_29_reg_4869[9]_i_63_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_29_reg_4869[9]_i_64 
       (.I0(Q[3]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_26_0 [2]),
        .O(\add_ln700_29_reg_4869[9]_i_64_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_29_reg_4869[9]_i_65 
       (.I0(Q[2]),
        .I1(\add_ln700_29_reg_4869_reg[9]_i_26_0 [1]),
        .I2(\add_ln700_29_reg_4869_reg[9]_i_26_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_29_reg_4869[9]_i_65_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_29_reg_4869[9]_i_66 
       (.I0(\add_ln700_29_reg_4869_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_29_reg_4869_reg[9]_i_26_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_29_reg_4869_reg[9]_i_26_0 [1]),
        .O(\add_ln700_29_reg_4869[9]_i_66_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_25 
       (.CI(\add_ln700_29_reg_4869_reg[9]_i_26_n_1 ),
        .CO(\NLW_add_ln700_29_reg_4869_reg[9]_i_25_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_29_reg_4869_reg[9]_i_25_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_29_reg_4869[9]_i_37_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_26 
       (.CI(1'b0),
        .CO({\add_ln700_29_reg_4869_reg[9]_i_26_n_1 ,\add_ln700_29_reg_4869_reg[9]_i_26_n_2 ,\add_ln700_29_reg_4869_reg[9]_i_26_n_3 ,\add_ln700_29_reg_4869_reg[9]_i_26_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_29_reg_4869[9]_i_38_n_1 ,\add_ln700_29_reg_4869[9]_i_39_n_1 ,\add_ln700_29_reg_4869[9]_i_40_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_29_reg_4869[9]_i_41_n_1 ,\add_ln700_29_reg_4869[9]_i_42_n_1 ,\add_ln700_29_reg_4869[9]_i_43_n_1 ,\add_ln700_29_reg_4869[9]_i_44_n_1 }));
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_34 
       (.CI(1'b0),
        .CO({\add_ln700_29_reg_4869_reg[9]_i_34_n_1 ,\add_ln700_29_reg_4869_reg[9]_i_34_n_2 ,\add_ln700_29_reg_4869_reg[9]_i_34_n_3 ,\add_ln700_29_reg_4869_reg[9]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_29_reg_4869[9]_i_46_n_1 ,\add_ln700_29_reg_4869[9]_i_47_n_1 ,\add_ln700_29_reg_4869[9]_i_48_n_1 ,1'b0}),
        .O({\add_ln700_29_reg_4869_reg[9]_i_34_n_5 ,p[2:0]}),
        .S({\add_ln700_29_reg_4869[9]_i_49_n_1 ,\add_ln700_29_reg_4869[9]_i_50_n_1 ,\add_ln700_29_reg_4869[9]_i_51_n_1 ,\add_ln700_29_reg_4869[9]_i_52_n_1 }));
  CARRY4 \add_ln700_29_reg_4869_reg[9]_i_59 
       (.CI(\add_ln700_29_reg_4869_reg[9]_i_34_n_1 ),
        .CO({\add_ln700_29_reg_4869_reg[9]_i_59_n_1 ,\NLW_add_ln700_29_reg_4869_reg[9]_i_59_CO_UNCONNECTED [2],\add_ln700_29_reg_4869_reg[9]_i_59_n_3 ,\add_ln700_29_reg_4869_reg[9]_i_59_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_29_reg_4869[9]_i_61_n_1 ,\add_ln700_29_reg_4869[9]_i_62_n_1 ,\add_ln700_29_reg_4869[9]_i_63_n_1 }),
        .O({\NLW_add_ln700_29_reg_4869_reg[9]_i_59_O_UNCONNECTED [3],\add_ln700_29_reg_4869_reg[9]_i_59_n_6 ,\add_ln700_29_reg_4869_reg[9]_i_59_n_7 ,\add_ln700_29_reg_4869_reg[9]_i_59_n_8 }),
        .S({1'b1,\add_ln700_29_reg_4869[9]_i_64_n_1 ,\add_ln700_29_reg_4869[9]_i_65_n_1 ,\add_ln700_29_reg_4869[9]_i_66_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_44
   (S,
    p,
    Q,
    \add_ln700_27_reg_4864_reg[7]_i_3_0 ,
    \add_ln700_27_reg_4864_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_27_reg_4864_reg[7]_i_3_0 ;
  input [0:0]\add_ln700_27_reg_4864_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_27_reg_4864[3]_i_10_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_11_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_12_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_13_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_15_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_7_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_8_n_1 ;
  wire \add_ln700_27_reg_4864[3]_i_9_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_10_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_11_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_12_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_13_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_14_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_15_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_18_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_28_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_29_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_30_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_31_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_32_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_33_n_1 ;
  wire \add_ln700_27_reg_4864[7]_i_9_n_1 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_2_n_1 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_2_n_2 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_2_n_3 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_2_n_4 ;
  wire \add_ln700_27_reg_4864_reg[3]_i_2_n_5 ;
  wire [0:0]\add_ln700_27_reg_4864_reg[7] ;
  wire \add_ln700_27_reg_4864_reg[7]_i_19_n_1 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_19_n_3 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_19_n_4 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_19_n_6 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_19_n_7 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_19_n_8 ;
  wire [3:0]\add_ln700_27_reg_4864_reg[7]_i_3_0 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_3_n_1 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_3_n_2 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_3_n_3 ;
  wire \add_ln700_27_reg_4864_reg[7]_i_3_n_4 ;
  wire [7:0]p;
  wire [2:2]\NLW_add_ln700_27_reg_4864_reg[7]_i_19_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_27_reg_4864_reg[7]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_27_reg_4864_reg[7]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_27_reg_4864_reg[7]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_27_reg_4864[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_27_reg_4864[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_27_reg_4864_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_27_reg_4864_reg[7]_i_3_0 [2]),
        .O(\add_ln700_27_reg_4864[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_27_reg_4864[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_27_reg_4864_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_27_reg_4864_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_27_reg_4864[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_27_reg_4864[3]_i_12 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_27_reg_4864[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_27_reg_4864[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_3_0 [0]),
        .O(\add_ln700_27_reg_4864[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_27_reg_4864[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_3_0 [0]),
        .O(\add_ln700_27_reg_4864[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_27_reg_4864[3]_i_7 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_27_reg_4864_reg[7]_i_3_0 [0]),
        .O(\add_ln700_27_reg_4864[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_27_reg_4864[3]_i_8 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_27_reg_4864[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_27_reg_4864[3]_i_9 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_27_reg_4864[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_27_reg_4864[7]_i_10 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_19_n_8 ),
        .O(\add_ln700_27_reg_4864[7]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_27_reg_4864[7]_i_11 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_27_reg_4864_reg[3]_i_2_n_5 ),
        .O(\add_ln700_27_reg_4864[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_27_reg_4864[7]_i_12 
       (.I0(Q[2]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_19_n_7 ),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_19_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_27_reg_4864_reg[7]_i_3_0 [3]),
        .O(\add_ln700_27_reg_4864[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_27_reg_4864[7]_i_13 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_19_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_19_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_27_reg_4864_reg[7]_i_3_0 [3]),
        .O(\add_ln700_27_reg_4864[7]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_27_reg_4864[7]_i_14 
       (.I0(\add_ln700_27_reg_4864_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_19_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_27_reg_4864_reg[7]_i_3_0 [3]),
        .O(\add_ln700_27_reg_4864[7]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_27_reg_4864[7]_i_15 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_27_reg_4864_reg[3]_i_2_n_5 ),
        .O(\add_ln700_27_reg_4864[7]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_27_reg_4864[7]_i_18 
       (.I0(Q[3]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_19_n_6 ),
        .I3(\add_ln700_27_reg_4864_reg[7]_i_19_n_1 ),
        .O(\add_ln700_27_reg_4864[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_27_reg_4864[7]_i_28 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_27_reg_4864[7]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_27_reg_4864[7]_i_29 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_27_reg_4864[7]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_27_reg_4864[7]_i_30 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_27_reg_4864_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_27_reg_4864[7]_i_30_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_27_reg_4864[7]_i_31 
       (.I0(Q[3]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_3_0 [2]),
        .O(\add_ln700_27_reg_4864[7]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_27_reg_4864[7]_i_32 
       (.I0(Q[2]),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_27_reg_4864_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_27_reg_4864[7]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_27_reg_4864[7]_i_33 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_27_reg_4864_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_27_reg_4864_reg[7]_i_3_0 [1]),
        .O(\add_ln700_27_reg_4864[7]_i_33_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_27_reg_4864[7]_i_4 
       (.I0(p[7]),
        .I1(\add_ln700_27_reg_4864_reg[7] ),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_27_reg_4864[7]_i_9 
       (.I0(\add_ln700_27_reg_4864_reg[7]_i_19_n_7 ),
        .I1(\add_ln700_27_reg_4864_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_27_reg_4864[7]_i_9_n_1 ));
  CARRY4 \add_ln700_27_reg_4864_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_27_reg_4864_reg[3]_i_2_n_1 ,\add_ln700_27_reg_4864_reg[3]_i_2_n_2 ,\add_ln700_27_reg_4864_reg[3]_i_2_n_3 ,\add_ln700_27_reg_4864_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_27_reg_4864[3]_i_7_n_1 ,\add_ln700_27_reg_4864[3]_i_8_n_1 ,\add_ln700_27_reg_4864[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_27_reg_4864_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_27_reg_4864[3]_i_10_n_1 ,\add_ln700_27_reg_4864[3]_i_11_n_1 ,\add_ln700_27_reg_4864[3]_i_12_n_1 ,\add_ln700_27_reg_4864[3]_i_13_n_1 }));
  CARRY4 \add_ln700_27_reg_4864_reg[7]_i_19 
       (.CI(\add_ln700_27_reg_4864_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_27_reg_4864_reg[7]_i_19_n_1 ,\NLW_add_ln700_27_reg_4864_reg[7]_i_19_CO_UNCONNECTED [2],\add_ln700_27_reg_4864_reg[7]_i_19_n_3 ,\add_ln700_27_reg_4864_reg[7]_i_19_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_27_reg_4864[7]_i_28_n_1 ,\add_ln700_27_reg_4864[7]_i_29_n_1 ,\add_ln700_27_reg_4864[7]_i_30_n_1 }),
        .O({\NLW_add_ln700_27_reg_4864_reg[7]_i_19_O_UNCONNECTED [3],\add_ln700_27_reg_4864_reg[7]_i_19_n_6 ,\add_ln700_27_reg_4864_reg[7]_i_19_n_7 ,\add_ln700_27_reg_4864_reg[7]_i_19_n_8 }),
        .S({1'b1,\add_ln700_27_reg_4864[7]_i_31_n_1 ,\add_ln700_27_reg_4864[7]_i_32_n_1 ,\add_ln700_27_reg_4864[7]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_27_reg_4864_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_27_reg_4864_reg[7]_i_3_n_1 ,\add_ln700_27_reg_4864_reg[7]_i_3_n_2 ,\add_ln700_27_reg_4864_reg[7]_i_3_n_3 ,\add_ln700_27_reg_4864_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_27_reg_4864[7]_i_9_n_1 ,\add_ln700_27_reg_4864[7]_i_10_n_1 ,\add_ln700_27_reg_4864[7]_i_11_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_27_reg_4864[7]_i_12_n_1 ,\add_ln700_27_reg_4864[7]_i_13_n_1 ,\add_ln700_27_reg_4864[7]_i_14_n_1 ,\add_ln700_27_reg_4864[7]_i_15_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_27_reg_4864_reg[7]_i_8 
       (.CI(\add_ln700_27_reg_4864_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_27_reg_4864_reg[7]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_27_reg_4864_reg[7]_i_8_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_27_reg_4864[7]_i_18_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_45
   (S,
    p,
    Q,
    \add_ln700_21_reg_4849_reg[9]_i_6_0 ,
    \add_ln700_21_reg_4849_reg[9]_i_2 );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_21_reg_4849_reg[9]_i_6_0 ;
  input [0:0]\add_ln700_21_reg_4849_reg[9]_i_2 ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_21_reg_4849[9]_i_18_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_19_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_20_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_21_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_22_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_23_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_24_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_27_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_28_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_29_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_30_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_31_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_32_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_33_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_35_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_45_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_53_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_54_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_55_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_56_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_57_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_58_n_1 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_12_n_1 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_12_n_2 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_12_n_3 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_12_n_4 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_12_n_5 ;
  wire [0:0]\add_ln700_21_reg_4849_reg[9]_i_2 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_36_n_1 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_36_n_3 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_36_n_4 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_36_n_6 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_36_n_7 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_36_n_8 ;
  wire [3:0]\add_ln700_21_reg_4849_reg[9]_i_6_0 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_6_n_1 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_6_n_2 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_6_n_3 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_6_n_4 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_21_reg_4849_reg[9]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_21_reg_4849_reg[9]_i_17_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_21_reg_4849_reg[9]_i_36_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_21_reg_4849_reg[9]_i_36_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_21_reg_4849[9]_i_18 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_36_n_7 ),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_6_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_21_reg_4849[9]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_21_reg_4849[9]_i_19 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_6_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_36_n_8 ),
        .O(\add_ln700_21_reg_4849[9]_i_19_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_21_reg_4849[9]_i_20 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_6_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_12_n_5 ),
        .O(\add_ln700_21_reg_4849[9]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_21_reg_4849[9]_i_21 
       (.I0(Q[2]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_36_n_7 ),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_36_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_21_reg_4849_reg[9]_i_6_0 [3]),
        .O(\add_ln700_21_reg_4849[9]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_21_reg_4849[9]_i_22 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_36_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_36_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_21_reg_4849_reg[9]_i_6_0 [3]),
        .O(\add_ln700_21_reg_4849[9]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_21_reg_4849[9]_i_23 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_12_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_36_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_21_reg_4849_reg[9]_i_6_0 [3]),
        .O(\add_ln700_21_reg_4849[9]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_21_reg_4849[9]_i_24 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_6_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_12_n_5 ),
        .O(\add_ln700_21_reg_4849[9]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_21_reg_4849[9]_i_27 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_6_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_6_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_21_reg_4849_reg[9]_i_6_0 [0]),
        .O(\add_ln700_21_reg_4849[9]_i_27_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_21_reg_4849[9]_i_28 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_6_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_6_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_21_reg_4849[9]_i_28_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_21_reg_4849[9]_i_29 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_21_reg_4849[9]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_21_reg_4849[9]_i_30 
       (.I0(Q[2]),
        .I1(\add_ln700_21_reg_4849[9]_i_45_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_21_reg_4849_reg[9]_i_6_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_21_reg_4849_reg[9]_i_6_0 [2]),
        .O(\add_ln700_21_reg_4849[9]_i_30_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_21_reg_4849[9]_i_31 
       (.I0(Q[0]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_6_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_21_reg_4849_reg[9]_i_6_0 [1]),
        .I4(\add_ln700_21_reg_4849_reg[9]_i_6_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_21_reg_4849[9]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_21_reg_4849[9]_i_32 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_6_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_21_reg_4849[9]_i_32_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_21_reg_4849[9]_i_33 
       (.I0(Q[0]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_6_0 [0]),
        .O(\add_ln700_21_reg_4849[9]_i_33_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_21_reg_4849[9]_i_35 
       (.I0(Q[3]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_6_0 [3]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_36_n_6 ),
        .I3(\add_ln700_21_reg_4849_reg[9]_i_36_n_1 ),
        .O(\add_ln700_21_reg_4849[9]_i_35_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_21_reg_4849[9]_i_45 
       (.I0(Q[3]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_6_0 [0]),
        .O(\add_ln700_21_reg_4849[9]_i_45_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_21_reg_4849[9]_i_53 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_6_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_21_reg_4849[9]_i_53_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_21_reg_4849[9]_i_54 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_6_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_6_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_21_reg_4849[9]_i_54_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_21_reg_4849[9]_i_55 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_6_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_6_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_21_reg_4849_reg[9]_i_6_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_21_reg_4849[9]_i_55_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_21_reg_4849[9]_i_56 
       (.I0(Q[3]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_6_0 [2]),
        .O(\add_ln700_21_reg_4849[9]_i_56_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_21_reg_4849[9]_i_57 
       (.I0(Q[2]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_6_0 [1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_6_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_21_reg_4849[9]_i_57_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_21_reg_4849[9]_i_58 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_21_reg_4849_reg[9]_i_6_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_21_reg_4849_reg[9]_i_6_0 [1]),
        .O(\add_ln700_21_reg_4849[9]_i_58_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[9]_i_7 
       (.I0(p[7]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_2 ),
        .O(S));
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_12 
       (.CI(1'b0),
        .CO({\add_ln700_21_reg_4849_reg[9]_i_12_n_1 ,\add_ln700_21_reg_4849_reg[9]_i_12_n_2 ,\add_ln700_21_reg_4849_reg[9]_i_12_n_3 ,\add_ln700_21_reg_4849_reg[9]_i_12_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_21_reg_4849[9]_i_27_n_1 ,\add_ln700_21_reg_4849[9]_i_28_n_1 ,\add_ln700_21_reg_4849[9]_i_29_n_1 ,1'b0}),
        .O({\add_ln700_21_reg_4849_reg[9]_i_12_n_5 ,p[2:0]}),
        .S({\add_ln700_21_reg_4849[9]_i_30_n_1 ,\add_ln700_21_reg_4849[9]_i_31_n_1 ,\add_ln700_21_reg_4849[9]_i_32_n_1 ,\add_ln700_21_reg_4849[9]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_17 
       (.CI(\add_ln700_21_reg_4849_reg[9]_i_6_n_1 ),
        .CO(\NLW_add_ln700_21_reg_4849_reg[9]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_21_reg_4849_reg[9]_i_17_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_21_reg_4849[9]_i_35_n_1 }));
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_36 
       (.CI(\add_ln700_21_reg_4849_reg[9]_i_12_n_1 ),
        .CO({\add_ln700_21_reg_4849_reg[9]_i_36_n_1 ,\NLW_add_ln700_21_reg_4849_reg[9]_i_36_CO_UNCONNECTED [2],\add_ln700_21_reg_4849_reg[9]_i_36_n_3 ,\add_ln700_21_reg_4849_reg[9]_i_36_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_21_reg_4849[9]_i_53_n_1 ,\add_ln700_21_reg_4849[9]_i_54_n_1 ,\add_ln700_21_reg_4849[9]_i_55_n_1 }),
        .O({\NLW_add_ln700_21_reg_4849_reg[9]_i_36_O_UNCONNECTED [3],\add_ln700_21_reg_4849_reg[9]_i_36_n_6 ,\add_ln700_21_reg_4849_reg[9]_i_36_n_7 ,\add_ln700_21_reg_4849_reg[9]_i_36_n_8 }),
        .S({1'b1,\add_ln700_21_reg_4849[9]_i_56_n_1 ,\add_ln700_21_reg_4849[9]_i_57_n_1 ,\add_ln700_21_reg_4849[9]_i_58_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_6 
       (.CI(1'b0),
        .CO({\add_ln700_21_reg_4849_reg[9]_i_6_n_1 ,\add_ln700_21_reg_4849_reg[9]_i_6_n_2 ,\add_ln700_21_reg_4849_reg[9]_i_6_n_3 ,\add_ln700_21_reg_4849_reg[9]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_21_reg_4849[9]_i_18_n_1 ,\add_ln700_21_reg_4849[9]_i_19_n_1 ,\add_ln700_21_reg_4849[9]_i_20_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_21_reg_4849[9]_i_21_n_1 ,\add_ln700_21_reg_4849[9]_i_22_n_1 ,\add_ln700_21_reg_4849[9]_i_23_n_1 ,\add_ln700_21_reg_4849[9]_i_24_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_46
   (p,
    Q,
    \add_ln700_17_reg_4839_reg[7]_i_17_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_17_reg_4839_reg[7]_i_17_0 ;

  wire [3:0]Q;
  wire \add_ln700_17_reg_4839[3]_i_16_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_17_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_18_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_19_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_20_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_21_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_22_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_23_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_20_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_21_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_22_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_23_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_24_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_25_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_26_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_27_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_35_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_36_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_37_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_38_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_39_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_40_n_1 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_14_n_1 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_14_n_2 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_14_n_3 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_14_n_4 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_17_reg_4839_reg[7]_i_17_0 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_17_n_1 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_17_n_2 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_17_n_3 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_17_n_4 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_34_n_1 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_34_n_3 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_34_n_4 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_34_n_6 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_34_n_7 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_34_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_17_reg_4839_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_17_reg_4839_reg[7]_i_16_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_17_reg_4839_reg[7]_i_34_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_17_reg_4839_reg[7]_i_34_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_17_reg_4839[3]_i_16 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_17_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_17_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_17_reg_4839_reg[7]_i_17_0 [0]),
        .O(\add_ln700_17_reg_4839[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_17_reg_4839[3]_i_17 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_17_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_17_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_17_reg_4839[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_17_reg_4839[3]_i_18 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_17_reg_4839[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_17_reg_4839[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_17_reg_4839[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_17_reg_4839_reg[7]_i_17_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_17_reg_4839_reg[7]_i_17_0 [2]),
        .O(\add_ln700_17_reg_4839[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_17_reg_4839[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_17_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_17_reg_4839_reg[7]_i_17_0 [1]),
        .I4(\add_ln700_17_reg_4839_reg[7]_i_17_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_17_reg_4839[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_17_reg_4839[3]_i_21 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_17_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_17_reg_4839[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_17_reg_4839[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_17_0 [0]),
        .O(\add_ln700_17_reg_4839[3]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_17_reg_4839[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_17_0 [0]),
        .O(\add_ln700_17_reg_4839[3]_i_23_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_17_reg_4839[7]_i_20 
       (.I0(Q[3]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_17_0 [3]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_34_n_6 ),
        .I3(\add_ln700_17_reg_4839_reg[7]_i_34_n_1 ),
        .O(\add_ln700_17_reg_4839[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_17_reg_4839[7]_i_21 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_34_n_7 ),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_17_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_17_reg_4839[7]_i_21_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_17_reg_4839[7]_i_22 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_17_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_34_n_8 ),
        .O(\add_ln700_17_reg_4839[7]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_17_reg_4839[7]_i_23 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_17_reg_4839_reg[3]_i_14_n_5 ),
        .O(\add_ln700_17_reg_4839[7]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_17_reg_4839[7]_i_24 
       (.I0(Q[2]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_34_n_7 ),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_34_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_17_reg_4839_reg[7]_i_17_0 [3]),
        .O(\add_ln700_17_reg_4839[7]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_17_reg_4839[7]_i_25 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_34_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_34_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_17_reg_4839_reg[7]_i_17_0 [3]),
        .O(\add_ln700_17_reg_4839[7]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_17_reg_4839[7]_i_26 
       (.I0(\add_ln700_17_reg_4839_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_34_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_17_reg_4839_reg[7]_i_17_0 [3]),
        .O(\add_ln700_17_reg_4839[7]_i_26_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_17_reg_4839[7]_i_27 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_17_reg_4839_reg[3]_i_14_n_5 ),
        .O(\add_ln700_17_reg_4839[7]_i_27_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_17_reg_4839[7]_i_35 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_17_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_17_reg_4839[7]_i_35_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_17_reg_4839[7]_i_36 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_17_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_17_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_17_reg_4839[7]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_17_reg_4839[7]_i_37 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_17_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_17_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_17_reg_4839_reg[7]_i_17_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_17_reg_4839[7]_i_37_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_17_reg_4839[7]_i_38 
       (.I0(Q[3]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_17_0 [2]),
        .O(\add_ln700_17_reg_4839[7]_i_38_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_17_reg_4839[7]_i_39 
       (.I0(Q[2]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_17_0 [1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_17_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_17_reg_4839[7]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_17_reg_4839[7]_i_40 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_17_reg_4839_reg[7]_i_17_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_17_reg_4839_reg[7]_i_17_0 [1]),
        .O(\add_ln700_17_reg_4839[7]_i_40_n_1 ));
  CARRY4 \add_ln700_17_reg_4839_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_17_reg_4839_reg[3]_i_14_n_1 ,\add_ln700_17_reg_4839_reg[3]_i_14_n_2 ,\add_ln700_17_reg_4839_reg[3]_i_14_n_3 ,\add_ln700_17_reg_4839_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_17_reg_4839[3]_i_16_n_1 ,\add_ln700_17_reg_4839[3]_i_17_n_1 ,\add_ln700_17_reg_4839[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_17_reg_4839_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_17_reg_4839[3]_i_19_n_1 ,\add_ln700_17_reg_4839[3]_i_20_n_1 ,\add_ln700_17_reg_4839[3]_i_21_n_1 ,\add_ln700_17_reg_4839[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_17_reg_4839_reg[7]_i_16 
       (.CI(\add_ln700_17_reg_4839_reg[7]_i_17_n_1 ),
        .CO(\NLW_add_ln700_17_reg_4839_reg[7]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_17_reg_4839_reg[7]_i_16_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_17_reg_4839[7]_i_20_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_17_reg_4839_reg[7]_i_17 
       (.CI(1'b0),
        .CO({\add_ln700_17_reg_4839_reg[7]_i_17_n_1 ,\add_ln700_17_reg_4839_reg[7]_i_17_n_2 ,\add_ln700_17_reg_4839_reg[7]_i_17_n_3 ,\add_ln700_17_reg_4839_reg[7]_i_17_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_17_reg_4839[7]_i_21_n_1 ,\add_ln700_17_reg_4839[7]_i_22_n_1 ,\add_ln700_17_reg_4839[7]_i_23_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_17_reg_4839[7]_i_24_n_1 ,\add_ln700_17_reg_4839[7]_i_25_n_1 ,\add_ln700_17_reg_4839[7]_i_26_n_1 ,\add_ln700_17_reg_4839[7]_i_27_n_1 }));
  CARRY4 \add_ln700_17_reg_4839_reg[7]_i_34 
       (.CI(\add_ln700_17_reg_4839_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_17_reg_4839_reg[7]_i_34_n_1 ,\NLW_add_ln700_17_reg_4839_reg[7]_i_34_CO_UNCONNECTED [2],\add_ln700_17_reg_4839_reg[7]_i_34_n_3 ,\add_ln700_17_reg_4839_reg[7]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_17_reg_4839[7]_i_35_n_1 ,\add_ln700_17_reg_4839[7]_i_36_n_1 ,\add_ln700_17_reg_4839[7]_i_37_n_1 }),
        .O({\NLW_add_ln700_17_reg_4839_reg[7]_i_34_O_UNCONNECTED [3],\add_ln700_17_reg_4839_reg[7]_i_34_n_6 ,\add_ln700_17_reg_4839_reg[7]_i_34_n_7 ,\add_ln700_17_reg_4839_reg[7]_i_34_n_8 }),
        .S({1'b1,\add_ln700_17_reg_4839[7]_i_38_n_1 ,\add_ln700_17_reg_4839[7]_i_39_n_1 ,\add_ln700_17_reg_4839[7]_i_40_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_47
   (p,
    Q,
    \mul_ln1352_21_reg_4834_reg[7] );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\mul_ln1352_21_reg_4834_reg[7] ;

  wire [3:0]Q;
  wire \mul_ln1352_21_reg_4834[2]_i_2_n_1 ;
  wire \mul_ln1352_21_reg_4834[2]_i_3_n_1 ;
  wire \mul_ln1352_21_reg_4834[2]_i_4_n_1 ;
  wire \mul_ln1352_21_reg_4834[2]_i_5_n_1 ;
  wire \mul_ln1352_21_reg_4834[2]_i_6_n_1 ;
  wire \mul_ln1352_21_reg_4834[2]_i_7_n_1 ;
  wire \mul_ln1352_21_reg_4834[2]_i_8_n_1 ;
  wire \mul_ln1352_21_reg_4834[2]_i_9_n_1 ;
  wire \mul_ln1352_21_reg_4834[6]_i_2_n_1 ;
  wire \mul_ln1352_21_reg_4834[6]_i_3_n_1 ;
  wire \mul_ln1352_21_reg_4834[6]_i_4_n_1 ;
  wire \mul_ln1352_21_reg_4834[6]_i_5_n_1 ;
  wire \mul_ln1352_21_reg_4834[6]_i_6_n_1 ;
  wire \mul_ln1352_21_reg_4834[6]_i_7_n_1 ;
  wire \mul_ln1352_21_reg_4834[6]_i_8_n_1 ;
  wire \mul_ln1352_21_reg_4834[7]_i_2_n_1 ;
  wire \mul_ln1352_21_reg_4834[7]_i_4_n_1 ;
  wire \mul_ln1352_21_reg_4834[7]_i_5_n_1 ;
  wire \mul_ln1352_21_reg_4834[7]_i_6_n_1 ;
  wire \mul_ln1352_21_reg_4834[7]_i_7_n_1 ;
  wire \mul_ln1352_21_reg_4834[7]_i_8_n_1 ;
  wire \mul_ln1352_21_reg_4834[7]_i_9_n_1 ;
  wire \mul_ln1352_21_reg_4834_reg[2]_i_1_n_1 ;
  wire \mul_ln1352_21_reg_4834_reg[2]_i_1_n_2 ;
  wire \mul_ln1352_21_reg_4834_reg[2]_i_1_n_3 ;
  wire \mul_ln1352_21_reg_4834_reg[2]_i_1_n_4 ;
  wire \mul_ln1352_21_reg_4834_reg[2]_i_1_n_5 ;
  wire \mul_ln1352_21_reg_4834_reg[6]_i_1_n_1 ;
  wire \mul_ln1352_21_reg_4834_reg[6]_i_1_n_2 ;
  wire \mul_ln1352_21_reg_4834_reg[6]_i_1_n_3 ;
  wire \mul_ln1352_21_reg_4834_reg[6]_i_1_n_4 ;
  wire [3:0]\mul_ln1352_21_reg_4834_reg[7] ;
  wire \mul_ln1352_21_reg_4834_reg[7]_i_3_n_1 ;
  wire \mul_ln1352_21_reg_4834_reg[7]_i_3_n_3 ;
  wire \mul_ln1352_21_reg_4834_reg[7]_i_3_n_4 ;
  wire \mul_ln1352_21_reg_4834_reg[7]_i_3_n_6 ;
  wire \mul_ln1352_21_reg_4834_reg[7]_i_3_n_7 ;
  wire \mul_ln1352_21_reg_4834_reg[7]_i_3_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_mul_ln1352_21_reg_4834_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_21_reg_4834_reg[7]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln1352_21_reg_4834_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln1352_21_reg_4834_reg[7]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_21_reg_4834[2]_i_2 
       (.I0(\mul_ln1352_21_reg_4834_reg[7] [1]),
        .I1(Q[2]),
        .I2(\mul_ln1352_21_reg_4834_reg[7] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\mul_ln1352_21_reg_4834_reg[7] [0]),
        .O(\mul_ln1352_21_reg_4834[2]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_21_reg_4834[2]_i_3 
       (.I0(\mul_ln1352_21_reg_4834_reg[7] [1]),
        .I1(Q[1]),
        .I2(\mul_ln1352_21_reg_4834_reg[7] [2]),
        .I3(Q[0]),
        .O(\mul_ln1352_21_reg_4834[2]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_21_reg_4834[2]_i_4 
       (.I0(\mul_ln1352_21_reg_4834_reg[7] [0]),
        .I1(Q[1]),
        .O(\mul_ln1352_21_reg_4834[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \mul_ln1352_21_reg_4834[2]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_21_reg_4834[2]_i_9_n_1 ),
        .I2(Q[1]),
        .I3(\mul_ln1352_21_reg_4834_reg[7] [1]),
        .I4(Q[0]),
        .I5(\mul_ln1352_21_reg_4834_reg[7] [2]),
        .O(\mul_ln1352_21_reg_4834[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_21_reg_4834[2]_i_6 
       (.I0(Q[0]),
        .I1(\mul_ln1352_21_reg_4834_reg[7] [2]),
        .I2(Q[1]),
        .I3(\mul_ln1352_21_reg_4834_reg[7] [1]),
        .I4(\mul_ln1352_21_reg_4834_reg[7] [0]),
        .I5(Q[2]),
        .O(\mul_ln1352_21_reg_4834[2]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_21_reg_4834[2]_i_7 
       (.I0(\mul_ln1352_21_reg_4834_reg[7] [0]),
        .I1(Q[1]),
        .I2(\mul_ln1352_21_reg_4834_reg[7] [1]),
        .I3(Q[0]),
        .O(\mul_ln1352_21_reg_4834[2]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_21_reg_4834[2]_i_8 
       (.I0(Q[0]),
        .I1(\mul_ln1352_21_reg_4834_reg[7] [0]),
        .O(\mul_ln1352_21_reg_4834[2]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_21_reg_4834[2]_i_9 
       (.I0(Q[3]),
        .I1(\mul_ln1352_21_reg_4834_reg[7] [0]),
        .O(\mul_ln1352_21_reg_4834[2]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_21_reg_4834[6]_i_2 
       (.I0(\mul_ln1352_21_reg_4834_reg[7]_i_3_n_7 ),
        .I1(\mul_ln1352_21_reg_4834_reg[7] [3]),
        .I2(Q[2]),
        .O(\mul_ln1352_21_reg_4834[6]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_21_reg_4834[6]_i_3 
       (.I0(\mul_ln1352_21_reg_4834_reg[7] [3]),
        .I1(Q[1]),
        .I2(\mul_ln1352_21_reg_4834_reg[7]_i_3_n_8 ),
        .O(\mul_ln1352_21_reg_4834[6]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_21_reg_4834[6]_i_4 
       (.I0(\mul_ln1352_21_reg_4834_reg[7] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_21_reg_4834_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_21_reg_4834[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_21_reg_4834[6]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_21_reg_4834_reg[7]_i_3_n_7 ),
        .I2(\mul_ln1352_21_reg_4834_reg[7]_i_3_n_6 ),
        .I3(Q[3]),
        .I4(\mul_ln1352_21_reg_4834_reg[7] [3]),
        .O(\mul_ln1352_21_reg_4834[6]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_21_reg_4834[6]_i_6 
       (.I0(\mul_ln1352_21_reg_4834_reg[7]_i_3_n_8 ),
        .I1(Q[1]),
        .I2(\mul_ln1352_21_reg_4834_reg[7]_i_3_n_7 ),
        .I3(Q[2]),
        .I4(\mul_ln1352_21_reg_4834_reg[7] [3]),
        .O(\mul_ln1352_21_reg_4834[6]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \mul_ln1352_21_reg_4834[6]_i_7 
       (.I0(\mul_ln1352_21_reg_4834_reg[2]_i_1_n_5 ),
        .I1(Q[0]),
        .I2(\mul_ln1352_21_reg_4834_reg[7]_i_3_n_8 ),
        .I3(Q[1]),
        .I4(\mul_ln1352_21_reg_4834_reg[7] [3]),
        .O(\mul_ln1352_21_reg_4834[6]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln1352_21_reg_4834[6]_i_8 
       (.I0(\mul_ln1352_21_reg_4834_reg[7] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_21_reg_4834_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_21_reg_4834[6]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \mul_ln1352_21_reg_4834[7]_i_2 
       (.I0(Q[3]),
        .I1(\mul_ln1352_21_reg_4834_reg[7] [3]),
        .I2(\mul_ln1352_21_reg_4834_reg[7]_i_3_n_6 ),
        .I3(\mul_ln1352_21_reg_4834_reg[7]_i_3_n_1 ),
        .O(\mul_ln1352_21_reg_4834[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_21_reg_4834[7]_i_4 
       (.I0(\mul_ln1352_21_reg_4834_reg[7] [2]),
        .I1(Q[3]),
        .O(\mul_ln1352_21_reg_4834[7]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mul_ln1352_21_reg_4834[7]_i_5 
       (.I0(\mul_ln1352_21_reg_4834_reg[7] [1]),
        .I1(Q[3]),
        .I2(\mul_ln1352_21_reg_4834_reg[7] [2]),
        .I3(Q[2]),
        .O(\mul_ln1352_21_reg_4834[7]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_21_reg_4834[7]_i_6 
       (.I0(\mul_ln1352_21_reg_4834_reg[7] [2]),
        .I1(Q[1]),
        .I2(\mul_ln1352_21_reg_4834_reg[7] [1]),
        .I3(Q[2]),
        .I4(\mul_ln1352_21_reg_4834_reg[7] [0]),
        .I5(Q[3]),
        .O(\mul_ln1352_21_reg_4834[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_21_reg_4834[7]_i_7 
       (.I0(Q[3]),
        .I1(\mul_ln1352_21_reg_4834_reg[7] [2]),
        .O(\mul_ln1352_21_reg_4834[7]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \mul_ln1352_21_reg_4834[7]_i_8 
       (.I0(Q[2]),
        .I1(\mul_ln1352_21_reg_4834_reg[7] [1]),
        .I2(\mul_ln1352_21_reg_4834_reg[7] [2]),
        .I3(Q[3]),
        .O(\mul_ln1352_21_reg_4834[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \mul_ln1352_21_reg_4834[7]_i_9 
       (.I0(\mul_ln1352_21_reg_4834_reg[7] [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\mul_ln1352_21_reg_4834_reg[7] [2]),
        .I4(Q[3]),
        .I5(\mul_ln1352_21_reg_4834_reg[7] [1]),
        .O(\mul_ln1352_21_reg_4834[7]_i_9_n_1 ));
  CARRY4 \mul_ln1352_21_reg_4834_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_21_reg_4834_reg[2]_i_1_n_1 ,\mul_ln1352_21_reg_4834_reg[2]_i_1_n_2 ,\mul_ln1352_21_reg_4834_reg[2]_i_1_n_3 ,\mul_ln1352_21_reg_4834_reg[2]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_21_reg_4834[2]_i_2_n_1 ,\mul_ln1352_21_reg_4834[2]_i_3_n_1 ,\mul_ln1352_21_reg_4834[2]_i_4_n_1 ,1'b0}),
        .O({\mul_ln1352_21_reg_4834_reg[2]_i_1_n_5 ,p[2:0]}),
        .S({\mul_ln1352_21_reg_4834[2]_i_5_n_1 ,\mul_ln1352_21_reg_4834[2]_i_6_n_1 ,\mul_ln1352_21_reg_4834[2]_i_7_n_1 ,\mul_ln1352_21_reg_4834[2]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_21_reg_4834_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_21_reg_4834_reg[6]_i_1_n_1 ,\mul_ln1352_21_reg_4834_reg[6]_i_1_n_2 ,\mul_ln1352_21_reg_4834_reg[6]_i_1_n_3 ,\mul_ln1352_21_reg_4834_reg[6]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_21_reg_4834[6]_i_2_n_1 ,\mul_ln1352_21_reg_4834[6]_i_3_n_1 ,\mul_ln1352_21_reg_4834[6]_i_4_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\mul_ln1352_21_reg_4834[6]_i_5_n_1 ,\mul_ln1352_21_reg_4834[6]_i_6_n_1 ,\mul_ln1352_21_reg_4834[6]_i_7_n_1 ,\mul_ln1352_21_reg_4834[6]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_21_reg_4834_reg[7]_i_1 
       (.CI(\mul_ln1352_21_reg_4834_reg[6]_i_1_n_1 ),
        .CO(\NLW_mul_ln1352_21_reg_4834_reg[7]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln1352_21_reg_4834_reg[7]_i_1_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\mul_ln1352_21_reg_4834[7]_i_2_n_1 }));
  CARRY4 \mul_ln1352_21_reg_4834_reg[7]_i_3 
       (.CI(\mul_ln1352_21_reg_4834_reg[2]_i_1_n_1 ),
        .CO({\mul_ln1352_21_reg_4834_reg[7]_i_3_n_1 ,\NLW_mul_ln1352_21_reg_4834_reg[7]_i_3_CO_UNCONNECTED [2],\mul_ln1352_21_reg_4834_reg[7]_i_3_n_3 ,\mul_ln1352_21_reg_4834_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln1352_21_reg_4834[7]_i_4_n_1 ,\mul_ln1352_21_reg_4834[7]_i_5_n_1 ,\mul_ln1352_21_reg_4834[7]_i_6_n_1 }),
        .O({\NLW_mul_ln1352_21_reg_4834_reg[7]_i_3_O_UNCONNECTED [3],\mul_ln1352_21_reg_4834_reg[7]_i_3_n_6 ,\mul_ln1352_21_reg_4834_reg[7]_i_3_n_7 ,\mul_ln1352_21_reg_4834_reg[7]_i_3_n_8 }),
        .S({1'b1,\mul_ln1352_21_reg_4834[7]_i_7_n_1 ,\mul_ln1352_21_reg_4834[7]_i_8_n_1 ,\mul_ln1352_21_reg_4834[7]_i_9_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_48
   (S,
    p,
    Q,
    \add_ln700_17_reg_4839_reg[7]_i_3_0 ,
    \add_ln700_17_reg_4839_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_17_reg_4839_reg[7]_i_3_0 ;
  input [0:0]\add_ln700_17_reg_4839_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_17_reg_4839[3]_i_10_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_11_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_12_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_13_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_15_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_7_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_8_n_1 ;
  wire \add_ln700_17_reg_4839[3]_i_9_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_10_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_11_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_12_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_13_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_14_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_15_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_18_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_28_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_29_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_30_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_31_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_32_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_33_n_1 ;
  wire \add_ln700_17_reg_4839[7]_i_9_n_1 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_2_n_1 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_2_n_2 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_2_n_3 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_2_n_4 ;
  wire \add_ln700_17_reg_4839_reg[3]_i_2_n_5 ;
  wire [0:0]\add_ln700_17_reg_4839_reg[7] ;
  wire \add_ln700_17_reg_4839_reg[7]_i_19_n_1 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_19_n_3 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_19_n_4 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_19_n_6 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_19_n_7 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_19_n_8 ;
  wire [3:0]\add_ln700_17_reg_4839_reg[7]_i_3_0 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_3_n_1 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_3_n_2 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_3_n_3 ;
  wire \add_ln700_17_reg_4839_reg[7]_i_3_n_4 ;
  wire [7:0]p;
  wire [2:2]\NLW_add_ln700_17_reg_4839_reg[7]_i_19_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_17_reg_4839_reg[7]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_17_reg_4839_reg[7]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_17_reg_4839_reg[7]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_17_reg_4839[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_17_reg_4839[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_17_reg_4839_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_17_reg_4839_reg[7]_i_3_0 [2]),
        .O(\add_ln700_17_reg_4839[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_17_reg_4839[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_17_reg_4839_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_17_reg_4839_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_17_reg_4839[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_17_reg_4839[3]_i_12 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_17_reg_4839[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_17_reg_4839[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_3_0 [0]),
        .O(\add_ln700_17_reg_4839[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_17_reg_4839[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_3_0 [0]),
        .O(\add_ln700_17_reg_4839[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_17_reg_4839[3]_i_7 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_17_reg_4839_reg[7]_i_3_0 [0]),
        .O(\add_ln700_17_reg_4839[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_17_reg_4839[3]_i_8 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_17_reg_4839[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_17_reg_4839[3]_i_9 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_17_reg_4839[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_17_reg_4839[7]_i_10 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_19_n_8 ),
        .O(\add_ln700_17_reg_4839[7]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_17_reg_4839[7]_i_11 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_17_reg_4839_reg[3]_i_2_n_5 ),
        .O(\add_ln700_17_reg_4839[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_17_reg_4839[7]_i_12 
       (.I0(Q[2]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_19_n_7 ),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_19_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_17_reg_4839_reg[7]_i_3_0 [3]),
        .O(\add_ln700_17_reg_4839[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_17_reg_4839[7]_i_13 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_19_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_19_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_17_reg_4839_reg[7]_i_3_0 [3]),
        .O(\add_ln700_17_reg_4839[7]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_17_reg_4839[7]_i_14 
       (.I0(\add_ln700_17_reg_4839_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_19_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_17_reg_4839_reg[7]_i_3_0 [3]),
        .O(\add_ln700_17_reg_4839[7]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_17_reg_4839[7]_i_15 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_17_reg_4839_reg[3]_i_2_n_5 ),
        .O(\add_ln700_17_reg_4839[7]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_17_reg_4839[7]_i_18 
       (.I0(Q[3]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_19_n_6 ),
        .I3(\add_ln700_17_reg_4839_reg[7]_i_19_n_1 ),
        .O(\add_ln700_17_reg_4839[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_17_reg_4839[7]_i_28 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_17_reg_4839[7]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_17_reg_4839[7]_i_29 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_17_reg_4839[7]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_17_reg_4839[7]_i_30 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_17_reg_4839_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_17_reg_4839[7]_i_30_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_17_reg_4839[7]_i_31 
       (.I0(Q[3]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_3_0 [2]),
        .O(\add_ln700_17_reg_4839[7]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_17_reg_4839[7]_i_32 
       (.I0(Q[2]),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_17_reg_4839_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_17_reg_4839[7]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_17_reg_4839[7]_i_33 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_17_reg_4839_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_17_reg_4839_reg[7]_i_3_0 [1]),
        .O(\add_ln700_17_reg_4839[7]_i_33_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_17_reg_4839[7]_i_4 
       (.I0(p[7]),
        .I1(\add_ln700_17_reg_4839_reg[7] ),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_17_reg_4839[7]_i_9 
       (.I0(\add_ln700_17_reg_4839_reg[7]_i_19_n_7 ),
        .I1(\add_ln700_17_reg_4839_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_17_reg_4839[7]_i_9_n_1 ));
  CARRY4 \add_ln700_17_reg_4839_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_17_reg_4839_reg[3]_i_2_n_1 ,\add_ln700_17_reg_4839_reg[3]_i_2_n_2 ,\add_ln700_17_reg_4839_reg[3]_i_2_n_3 ,\add_ln700_17_reg_4839_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_17_reg_4839[3]_i_7_n_1 ,\add_ln700_17_reg_4839[3]_i_8_n_1 ,\add_ln700_17_reg_4839[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_17_reg_4839_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_17_reg_4839[3]_i_10_n_1 ,\add_ln700_17_reg_4839[3]_i_11_n_1 ,\add_ln700_17_reg_4839[3]_i_12_n_1 ,\add_ln700_17_reg_4839[3]_i_13_n_1 }));
  CARRY4 \add_ln700_17_reg_4839_reg[7]_i_19 
       (.CI(\add_ln700_17_reg_4839_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_17_reg_4839_reg[7]_i_19_n_1 ,\NLW_add_ln700_17_reg_4839_reg[7]_i_19_CO_UNCONNECTED [2],\add_ln700_17_reg_4839_reg[7]_i_19_n_3 ,\add_ln700_17_reg_4839_reg[7]_i_19_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_17_reg_4839[7]_i_28_n_1 ,\add_ln700_17_reg_4839[7]_i_29_n_1 ,\add_ln700_17_reg_4839[7]_i_30_n_1 }),
        .O({\NLW_add_ln700_17_reg_4839_reg[7]_i_19_O_UNCONNECTED [3],\add_ln700_17_reg_4839_reg[7]_i_19_n_6 ,\add_ln700_17_reg_4839_reg[7]_i_19_n_7 ,\add_ln700_17_reg_4839_reg[7]_i_19_n_8 }),
        .S({1'b1,\add_ln700_17_reg_4839[7]_i_31_n_1 ,\add_ln700_17_reg_4839[7]_i_32_n_1 ,\add_ln700_17_reg_4839[7]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_17_reg_4839_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_17_reg_4839_reg[7]_i_3_n_1 ,\add_ln700_17_reg_4839_reg[7]_i_3_n_2 ,\add_ln700_17_reg_4839_reg[7]_i_3_n_3 ,\add_ln700_17_reg_4839_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_17_reg_4839[7]_i_9_n_1 ,\add_ln700_17_reg_4839[7]_i_10_n_1 ,\add_ln700_17_reg_4839[7]_i_11_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_17_reg_4839[7]_i_12_n_1 ,\add_ln700_17_reg_4839[7]_i_13_n_1 ,\add_ln700_17_reg_4839[7]_i_14_n_1 ,\add_ln700_17_reg_4839[7]_i_15_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_17_reg_4839_reg[7]_i_8 
       (.CI(\add_ln700_17_reg_4839_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_17_reg_4839_reg[7]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_17_reg_4839_reg[7]_i_8_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_17_reg_4839[7]_i_18_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_49
   (p,
    Q,
    \add_ln700_19_reg_4844_reg[7]_i_17_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_19_reg_4844_reg[7]_i_17_0 ;

  wire [3:0]Q;
  wire \add_ln700_19_reg_4844[3]_i_16_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_17_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_18_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_19_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_20_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_21_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_22_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_23_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_20_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_21_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_22_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_23_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_24_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_25_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_26_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_27_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_35_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_36_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_37_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_38_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_39_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_40_n_1 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_14_n_1 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_14_n_2 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_14_n_3 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_14_n_4 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_19_reg_4844_reg[7]_i_17_0 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_17_n_1 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_17_n_2 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_17_n_3 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_17_n_4 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_34_n_1 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_34_n_3 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_34_n_4 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_34_n_6 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_34_n_7 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_34_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_19_reg_4844_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_19_reg_4844_reg[7]_i_16_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_19_reg_4844_reg[7]_i_34_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_19_reg_4844_reg[7]_i_34_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_19_reg_4844[3]_i_16 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_17_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_17_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_19_reg_4844_reg[7]_i_17_0 [0]),
        .O(\add_ln700_19_reg_4844[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_19_reg_4844[3]_i_17 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_17_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_17_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_19_reg_4844[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_19_reg_4844[3]_i_18 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_19_reg_4844[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_19_reg_4844[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_19_reg_4844[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_19_reg_4844_reg[7]_i_17_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_19_reg_4844_reg[7]_i_17_0 [2]),
        .O(\add_ln700_19_reg_4844[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_19_reg_4844[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_17_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_19_reg_4844_reg[7]_i_17_0 [1]),
        .I4(\add_ln700_19_reg_4844_reg[7]_i_17_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_19_reg_4844[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_19_reg_4844[3]_i_21 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_17_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_19_reg_4844[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_19_reg_4844[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_17_0 [0]),
        .O(\add_ln700_19_reg_4844[3]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_19_reg_4844[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_17_0 [0]),
        .O(\add_ln700_19_reg_4844[3]_i_23_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_19_reg_4844[7]_i_20 
       (.I0(Q[3]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_17_0 [3]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_34_n_6 ),
        .I3(\add_ln700_19_reg_4844_reg[7]_i_34_n_1 ),
        .O(\add_ln700_19_reg_4844[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_19_reg_4844[7]_i_21 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_34_n_7 ),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_17_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_19_reg_4844[7]_i_21_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_19_reg_4844[7]_i_22 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_17_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_34_n_8 ),
        .O(\add_ln700_19_reg_4844[7]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_19_reg_4844[7]_i_23 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_19_reg_4844_reg[3]_i_14_n_5 ),
        .O(\add_ln700_19_reg_4844[7]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_19_reg_4844[7]_i_24 
       (.I0(Q[2]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_34_n_7 ),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_34_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_19_reg_4844_reg[7]_i_17_0 [3]),
        .O(\add_ln700_19_reg_4844[7]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_19_reg_4844[7]_i_25 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_34_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_34_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_19_reg_4844_reg[7]_i_17_0 [3]),
        .O(\add_ln700_19_reg_4844[7]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_19_reg_4844[7]_i_26 
       (.I0(\add_ln700_19_reg_4844_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_34_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_19_reg_4844_reg[7]_i_17_0 [3]),
        .O(\add_ln700_19_reg_4844[7]_i_26_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_19_reg_4844[7]_i_27 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_19_reg_4844_reg[3]_i_14_n_5 ),
        .O(\add_ln700_19_reg_4844[7]_i_27_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_19_reg_4844[7]_i_35 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_17_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_19_reg_4844[7]_i_35_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_19_reg_4844[7]_i_36 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_17_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_17_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_19_reg_4844[7]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_19_reg_4844[7]_i_37 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_17_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_17_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_19_reg_4844_reg[7]_i_17_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_19_reg_4844[7]_i_37_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_19_reg_4844[7]_i_38 
       (.I0(Q[3]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_17_0 [2]),
        .O(\add_ln700_19_reg_4844[7]_i_38_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_19_reg_4844[7]_i_39 
       (.I0(Q[2]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_17_0 [1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_17_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_19_reg_4844[7]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_19_reg_4844[7]_i_40 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_19_reg_4844_reg[7]_i_17_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_19_reg_4844_reg[7]_i_17_0 [1]),
        .O(\add_ln700_19_reg_4844[7]_i_40_n_1 ));
  CARRY4 \add_ln700_19_reg_4844_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_19_reg_4844_reg[3]_i_14_n_1 ,\add_ln700_19_reg_4844_reg[3]_i_14_n_2 ,\add_ln700_19_reg_4844_reg[3]_i_14_n_3 ,\add_ln700_19_reg_4844_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_19_reg_4844[3]_i_16_n_1 ,\add_ln700_19_reg_4844[3]_i_17_n_1 ,\add_ln700_19_reg_4844[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_19_reg_4844_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_19_reg_4844[3]_i_19_n_1 ,\add_ln700_19_reg_4844[3]_i_20_n_1 ,\add_ln700_19_reg_4844[3]_i_21_n_1 ,\add_ln700_19_reg_4844[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_19_reg_4844_reg[7]_i_16 
       (.CI(\add_ln700_19_reg_4844_reg[7]_i_17_n_1 ),
        .CO(\NLW_add_ln700_19_reg_4844_reg[7]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_19_reg_4844_reg[7]_i_16_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_19_reg_4844[7]_i_20_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_19_reg_4844_reg[7]_i_17 
       (.CI(1'b0),
        .CO({\add_ln700_19_reg_4844_reg[7]_i_17_n_1 ,\add_ln700_19_reg_4844_reg[7]_i_17_n_2 ,\add_ln700_19_reg_4844_reg[7]_i_17_n_3 ,\add_ln700_19_reg_4844_reg[7]_i_17_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_19_reg_4844[7]_i_21_n_1 ,\add_ln700_19_reg_4844[7]_i_22_n_1 ,\add_ln700_19_reg_4844[7]_i_23_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_19_reg_4844[7]_i_24_n_1 ,\add_ln700_19_reg_4844[7]_i_25_n_1 ,\add_ln700_19_reg_4844[7]_i_26_n_1 ,\add_ln700_19_reg_4844[7]_i_27_n_1 }));
  CARRY4 \add_ln700_19_reg_4844_reg[7]_i_34 
       (.CI(\add_ln700_19_reg_4844_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_19_reg_4844_reg[7]_i_34_n_1 ,\NLW_add_ln700_19_reg_4844_reg[7]_i_34_CO_UNCONNECTED [2],\add_ln700_19_reg_4844_reg[7]_i_34_n_3 ,\add_ln700_19_reg_4844_reg[7]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_19_reg_4844[7]_i_35_n_1 ,\add_ln700_19_reg_4844[7]_i_36_n_1 ,\add_ln700_19_reg_4844[7]_i_37_n_1 }),
        .O({\NLW_add_ln700_19_reg_4844_reg[7]_i_34_O_UNCONNECTED [3],\add_ln700_19_reg_4844_reg[7]_i_34_n_6 ,\add_ln700_19_reg_4844_reg[7]_i_34_n_7 ,\add_ln700_19_reg_4844_reg[7]_i_34_n_8 }),
        .S({1'b1,\add_ln700_19_reg_4844[7]_i_38_n_1 ,\add_ln700_19_reg_4844[7]_i_39_n_1 ,\add_ln700_19_reg_4844[7]_i_40_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_50
   (S,
    p,
    Q,
    \add_ln700_21_reg_4849_reg[7]_i_3_0 ,
    O);
  output [0:0]S;
  output [6:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_21_reg_4849_reg[7]_i_3_0 ;
  input [0:0]O;

  wire [0:0]O;
  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_21_reg_4849[3]_i_10_n_1 ;
  wire \add_ln700_21_reg_4849[3]_i_11_n_1 ;
  wire \add_ln700_21_reg_4849[3]_i_12_n_1 ;
  wire \add_ln700_21_reg_4849[3]_i_13_n_1 ;
  wire \add_ln700_21_reg_4849[3]_i_14_n_1 ;
  wire \add_ln700_21_reg_4849[3]_i_7_n_1 ;
  wire \add_ln700_21_reg_4849[3]_i_8_n_1 ;
  wire \add_ln700_21_reg_4849[3]_i_9_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_10_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_11_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_12_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_13_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_14_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_17_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_18_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_19_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_20_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_21_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_22_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_23_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_8_n_1 ;
  wire \add_ln700_21_reg_4849[7]_i_9_n_1 ;
  wire \add_ln700_21_reg_4849_reg[3]_i_2_n_1 ;
  wire \add_ln700_21_reg_4849_reg[3]_i_2_n_2 ;
  wire \add_ln700_21_reg_4849_reg[3]_i_2_n_3 ;
  wire \add_ln700_21_reg_4849_reg[3]_i_2_n_4 ;
  wire \add_ln700_21_reg_4849_reg[3]_i_2_n_5 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_16_n_1 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_16_n_3 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_16_n_4 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_16_n_6 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_16_n_7 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_16_n_8 ;
  wire [3:0]\add_ln700_21_reg_4849_reg[7]_i_3_0 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_3_n_1 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_3_n_2 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_3_n_3 ;
  wire \add_ln700_21_reg_4849_reg[7]_i_3_n_4 ;
  wire [7:7]mul_ln1352_18_fu_2448_p2;
  wire [6:0]p;
  wire [3:0]\NLW_add_ln700_21_reg_4849_reg[7]_i_15_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_21_reg_4849_reg[7]_i_15_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_21_reg_4849_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_21_reg_4849_reg[7]_i_16_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_21_reg_4849[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_21_reg_4849[3]_i_14_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_21_reg_4849_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_21_reg_4849_reg[7]_i_3_0 [2]),
        .O(\add_ln700_21_reg_4849[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_21_reg_4849[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_21_reg_4849_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_21_reg_4849_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_21_reg_4849_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_21_reg_4849[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_21_reg_4849[3]_i_12 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_21_reg_4849[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_21_reg_4849[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_21_reg_4849_reg[7]_i_3_0 [0]),
        .O(\add_ln700_21_reg_4849[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_21_reg_4849[3]_i_14 
       (.I0(Q[3]),
        .I1(\add_ln700_21_reg_4849_reg[7]_i_3_0 [0]),
        .O(\add_ln700_21_reg_4849[3]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_21_reg_4849[3]_i_7 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_21_reg_4849_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_21_reg_4849_reg[7]_i_3_0 [0]),
        .O(\add_ln700_21_reg_4849[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_21_reg_4849[3]_i_8 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_21_reg_4849[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_21_reg_4849[3]_i_9 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_21_reg_4849[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_21_reg_4849[7]_i_10 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_21_reg_4849_reg[3]_i_2_n_5 ),
        .O(\add_ln700_21_reg_4849[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_21_reg_4849[7]_i_11 
       (.I0(Q[2]),
        .I1(\add_ln700_21_reg_4849_reg[7]_i_16_n_7 ),
        .I2(\add_ln700_21_reg_4849_reg[7]_i_16_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_21_reg_4849_reg[7]_i_3_0 [3]),
        .O(\add_ln700_21_reg_4849[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_21_reg_4849[7]_i_12 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_16_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[7]_i_16_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_21_reg_4849_reg[7]_i_3_0 [3]),
        .O(\add_ln700_21_reg_4849[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_21_reg_4849[7]_i_13 
       (.I0(\add_ln700_21_reg_4849_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_21_reg_4849_reg[7]_i_16_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_21_reg_4849_reg[7]_i_3_0 [3]),
        .O(\add_ln700_21_reg_4849[7]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_21_reg_4849[7]_i_14 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_21_reg_4849_reg[3]_i_2_n_5 ),
        .O(\add_ln700_21_reg_4849[7]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_21_reg_4849[7]_i_17 
       (.I0(Q[3]),
        .I1(\add_ln700_21_reg_4849_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_21_reg_4849_reg[7]_i_16_n_6 ),
        .I3(\add_ln700_21_reg_4849_reg[7]_i_16_n_1 ),
        .O(\add_ln700_21_reg_4849[7]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_21_reg_4849[7]_i_18 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_21_reg_4849[7]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_21_reg_4849[7]_i_19 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_21_reg_4849_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_21_reg_4849[7]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_21_reg_4849[7]_i_20 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_21_reg_4849_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_21_reg_4849[7]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_21_reg_4849[7]_i_21 
       (.I0(Q[3]),
        .I1(\add_ln700_21_reg_4849_reg[7]_i_3_0 [2]),
        .O(\add_ln700_21_reg_4849[7]_i_21_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_21_reg_4849[7]_i_22 
       (.I0(Q[2]),
        .I1(\add_ln700_21_reg_4849_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_21_reg_4849_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_21_reg_4849[7]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_21_reg_4849[7]_i_23 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_21_reg_4849_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_21_reg_4849_reg[7]_i_3_0 [1]),
        .O(\add_ln700_21_reg_4849[7]_i_23_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_21_reg_4849[7]_i_4 
       (.I0(O),
        .I1(mul_ln1352_18_fu_2448_p2),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_21_reg_4849[7]_i_8 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_16_n_7 ),
        .I1(\add_ln700_21_reg_4849_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_21_reg_4849[7]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_21_reg_4849[7]_i_9 
       (.I0(\add_ln700_21_reg_4849_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[7]_i_16_n_8 ),
        .O(\add_ln700_21_reg_4849[7]_i_9_n_1 ));
  CARRY4 \add_ln700_21_reg_4849_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_21_reg_4849_reg[3]_i_2_n_1 ,\add_ln700_21_reg_4849_reg[3]_i_2_n_2 ,\add_ln700_21_reg_4849_reg[3]_i_2_n_3 ,\add_ln700_21_reg_4849_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_21_reg_4849[3]_i_7_n_1 ,\add_ln700_21_reg_4849[3]_i_8_n_1 ,\add_ln700_21_reg_4849[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_21_reg_4849_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_21_reg_4849[3]_i_10_n_1 ,\add_ln700_21_reg_4849[3]_i_11_n_1 ,\add_ln700_21_reg_4849[3]_i_12_n_1 ,\add_ln700_21_reg_4849[3]_i_13_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_21_reg_4849_reg[7]_i_15 
       (.CI(\add_ln700_21_reg_4849_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_21_reg_4849_reg[7]_i_15_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_21_reg_4849_reg[7]_i_15_O_UNCONNECTED [3:1],mul_ln1352_18_fu_2448_p2}),
        .S({1'b0,1'b0,1'b0,\add_ln700_21_reg_4849[7]_i_17_n_1 }));
  CARRY4 \add_ln700_21_reg_4849_reg[7]_i_16 
       (.CI(\add_ln700_21_reg_4849_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_21_reg_4849_reg[7]_i_16_n_1 ,\NLW_add_ln700_21_reg_4849_reg[7]_i_16_CO_UNCONNECTED [2],\add_ln700_21_reg_4849_reg[7]_i_16_n_3 ,\add_ln700_21_reg_4849_reg[7]_i_16_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_21_reg_4849[7]_i_18_n_1 ,\add_ln700_21_reg_4849[7]_i_19_n_1 ,\add_ln700_21_reg_4849[7]_i_20_n_1 }),
        .O({\NLW_add_ln700_21_reg_4849_reg[7]_i_16_O_UNCONNECTED [3],\add_ln700_21_reg_4849_reg[7]_i_16_n_6 ,\add_ln700_21_reg_4849_reg[7]_i_16_n_7 ,\add_ln700_21_reg_4849_reg[7]_i_16_n_8 }),
        .S({1'b1,\add_ln700_21_reg_4849[7]_i_21_n_1 ,\add_ln700_21_reg_4849[7]_i_22_n_1 ,\add_ln700_21_reg_4849[7]_i_23_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_21_reg_4849_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_21_reg_4849_reg[7]_i_3_n_1 ,\add_ln700_21_reg_4849_reg[7]_i_3_n_2 ,\add_ln700_21_reg_4849_reg[7]_i_3_n_3 ,\add_ln700_21_reg_4849_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_21_reg_4849[7]_i_8_n_1 ,\add_ln700_21_reg_4849[7]_i_9_n_1 ,\add_ln700_21_reg_4849[7]_i_10_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_21_reg_4849[7]_i_11_n_1 ,\add_ln700_21_reg_4849[7]_i_12_n_1 ,\add_ln700_21_reg_4849[7]_i_13_n_1 ,\add_ln700_21_reg_4849[7]_i_14_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_51
   (S,
    p,
    Q,
    \add_ln700_3_reg_4804_reg[7]_i_3_0 ,
    \add_ln700_3_reg_4804_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_3_reg_4804_reg[7]_i_3_0 ;
  input [0:0]\add_ln700_3_reg_4804_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_3_reg_4804[3]_i_10_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_11_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_12_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_13_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_15_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_7_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_8_n_1 ;
  wire \add_ln700_3_reg_4804[3]_i_9_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_10_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_11_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_12_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_13_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_14_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_15_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_18_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_28_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_29_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_30_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_31_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_32_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_33_n_1 ;
  wire \add_ln700_3_reg_4804[7]_i_9_n_1 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_2_n_1 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_2_n_2 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_2_n_3 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_2_n_4 ;
  wire \add_ln700_3_reg_4804_reg[3]_i_2_n_5 ;
  wire [0:0]\add_ln700_3_reg_4804_reg[7] ;
  wire \add_ln700_3_reg_4804_reg[7]_i_19_n_1 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_19_n_3 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_19_n_4 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_19_n_6 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_19_n_7 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_19_n_8 ;
  wire [3:0]\add_ln700_3_reg_4804_reg[7]_i_3_0 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_3_n_1 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_3_n_2 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_3_n_3 ;
  wire \add_ln700_3_reg_4804_reg[7]_i_3_n_4 ;
  wire [7:0]p;
  wire [2:2]\NLW_add_ln700_3_reg_4804_reg[7]_i_19_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_3_reg_4804_reg[7]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_3_reg_4804_reg[7]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_3_reg_4804_reg[7]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_3_reg_4804[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_3_reg_4804[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_3_reg_4804_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_3_reg_4804_reg[7]_i_3_0 [2]),
        .O(\add_ln700_3_reg_4804[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_3_reg_4804[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_3_reg_4804_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_3_reg_4804_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_3_reg_4804[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_3_reg_4804[3]_i_12 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_3_reg_4804[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_3_reg_4804[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_3_0 [0]),
        .O(\add_ln700_3_reg_4804[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_3_reg_4804[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_3_0 [0]),
        .O(\add_ln700_3_reg_4804[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_3_reg_4804[3]_i_7 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_3_reg_4804_reg[7]_i_3_0 [0]),
        .O(\add_ln700_3_reg_4804[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_3_reg_4804[3]_i_8 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_3_reg_4804[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_3_reg_4804[3]_i_9 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_3_reg_4804[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_3_reg_4804[7]_i_10 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_19_n_8 ),
        .O(\add_ln700_3_reg_4804[7]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_3_reg_4804[7]_i_11 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_3_reg_4804_reg[3]_i_2_n_5 ),
        .O(\add_ln700_3_reg_4804[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_3_reg_4804[7]_i_12 
       (.I0(Q[2]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_19_n_7 ),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_19_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_3_reg_4804_reg[7]_i_3_0 [3]),
        .O(\add_ln700_3_reg_4804[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_3_reg_4804[7]_i_13 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_19_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_19_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_3_reg_4804_reg[7]_i_3_0 [3]),
        .O(\add_ln700_3_reg_4804[7]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_3_reg_4804[7]_i_14 
       (.I0(\add_ln700_3_reg_4804_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_19_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_3_reg_4804_reg[7]_i_3_0 [3]),
        .O(\add_ln700_3_reg_4804[7]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_3_reg_4804[7]_i_15 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_3_reg_4804_reg[3]_i_2_n_5 ),
        .O(\add_ln700_3_reg_4804[7]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_3_reg_4804[7]_i_18 
       (.I0(Q[3]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_19_n_6 ),
        .I3(\add_ln700_3_reg_4804_reg[7]_i_19_n_1 ),
        .O(\add_ln700_3_reg_4804[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_3_reg_4804[7]_i_28 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_3_reg_4804[7]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_3_reg_4804[7]_i_29 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_3_reg_4804[7]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_3_reg_4804[7]_i_30 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_3_reg_4804_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_3_reg_4804[7]_i_30_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_3_reg_4804[7]_i_31 
       (.I0(Q[3]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_3_0 [2]),
        .O(\add_ln700_3_reg_4804[7]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_3_reg_4804[7]_i_32 
       (.I0(Q[2]),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_3_reg_4804_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_3_reg_4804[7]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_3_reg_4804[7]_i_33 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_3_reg_4804_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_3_reg_4804_reg[7]_i_3_0 [1]),
        .O(\add_ln700_3_reg_4804[7]_i_33_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_3_reg_4804[7]_i_4 
       (.I0(p[7]),
        .I1(\add_ln700_3_reg_4804_reg[7] ),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_3_reg_4804[7]_i_9 
       (.I0(\add_ln700_3_reg_4804_reg[7]_i_19_n_7 ),
        .I1(\add_ln700_3_reg_4804_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_3_reg_4804[7]_i_9_n_1 ));
  CARRY4 \add_ln700_3_reg_4804_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_3_reg_4804_reg[3]_i_2_n_1 ,\add_ln700_3_reg_4804_reg[3]_i_2_n_2 ,\add_ln700_3_reg_4804_reg[3]_i_2_n_3 ,\add_ln700_3_reg_4804_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_3_reg_4804[3]_i_7_n_1 ,\add_ln700_3_reg_4804[3]_i_8_n_1 ,\add_ln700_3_reg_4804[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_3_reg_4804_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_3_reg_4804[3]_i_10_n_1 ,\add_ln700_3_reg_4804[3]_i_11_n_1 ,\add_ln700_3_reg_4804[3]_i_12_n_1 ,\add_ln700_3_reg_4804[3]_i_13_n_1 }));
  CARRY4 \add_ln700_3_reg_4804_reg[7]_i_19 
       (.CI(\add_ln700_3_reg_4804_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_3_reg_4804_reg[7]_i_19_n_1 ,\NLW_add_ln700_3_reg_4804_reg[7]_i_19_CO_UNCONNECTED [2],\add_ln700_3_reg_4804_reg[7]_i_19_n_3 ,\add_ln700_3_reg_4804_reg[7]_i_19_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_3_reg_4804[7]_i_28_n_1 ,\add_ln700_3_reg_4804[7]_i_29_n_1 ,\add_ln700_3_reg_4804[7]_i_30_n_1 }),
        .O({\NLW_add_ln700_3_reg_4804_reg[7]_i_19_O_UNCONNECTED [3],\add_ln700_3_reg_4804_reg[7]_i_19_n_6 ,\add_ln700_3_reg_4804_reg[7]_i_19_n_7 ,\add_ln700_3_reg_4804_reg[7]_i_19_n_8 }),
        .S({1'b1,\add_ln700_3_reg_4804[7]_i_31_n_1 ,\add_ln700_3_reg_4804[7]_i_32_n_1 ,\add_ln700_3_reg_4804[7]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_3_reg_4804_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_3_reg_4804_reg[7]_i_3_n_1 ,\add_ln700_3_reg_4804_reg[7]_i_3_n_2 ,\add_ln700_3_reg_4804_reg[7]_i_3_n_3 ,\add_ln700_3_reg_4804_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_3_reg_4804[7]_i_9_n_1 ,\add_ln700_3_reg_4804[7]_i_10_n_1 ,\add_ln700_3_reg_4804[7]_i_11_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_3_reg_4804[7]_i_12_n_1 ,\add_ln700_3_reg_4804[7]_i_13_n_1 ,\add_ln700_3_reg_4804[7]_i_14_n_1 ,\add_ln700_3_reg_4804[7]_i_15_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_3_reg_4804_reg[7]_i_8 
       (.CI(\add_ln700_3_reg_4804_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_3_reg_4804_reg[7]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_3_reg_4804_reg[7]_i_8_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_3_reg_4804[7]_i_18_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_52
   (p,
    Q,
    \add_ln700_21_reg_4849_reg[9]_i_26_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_21_reg_4849_reg[9]_i_26_0 ;

  wire [3:0]Q;
  wire \add_ln700_21_reg_4849[9]_i_37_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_38_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_39_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_40_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_41_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_42_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_43_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_44_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_46_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_47_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_48_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_49_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_50_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_51_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_52_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_60_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_61_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_62_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_63_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_64_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_65_n_1 ;
  wire \add_ln700_21_reg_4849[9]_i_66_n_1 ;
  wire [3:0]\add_ln700_21_reg_4849_reg[9]_i_26_0 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_26_n_1 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_26_n_2 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_26_n_3 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_26_n_4 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_34_n_1 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_34_n_2 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_34_n_3 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_34_n_4 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_34_n_5 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_59_n_1 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_59_n_3 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_59_n_4 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_59_n_6 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_59_n_7 ;
  wire \add_ln700_21_reg_4849_reg[9]_i_59_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_21_reg_4849_reg[9]_i_25_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_21_reg_4849_reg[9]_i_25_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_21_reg_4849_reg[9]_i_59_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_21_reg_4849_reg[9]_i_59_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_21_reg_4849[9]_i_37 
       (.I0(Q[3]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_26_0 [3]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_59_n_6 ),
        .I3(\add_ln700_21_reg_4849_reg[9]_i_59_n_1 ),
        .O(\add_ln700_21_reg_4849[9]_i_37_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_21_reg_4849[9]_i_38 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_59_n_7 ),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_26_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_21_reg_4849[9]_i_38_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_21_reg_4849[9]_i_39 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_26_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_59_n_8 ),
        .O(\add_ln700_21_reg_4849[9]_i_39_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_21_reg_4849[9]_i_40 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_26_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_34_n_5 ),
        .O(\add_ln700_21_reg_4849[9]_i_40_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_21_reg_4849[9]_i_41 
       (.I0(Q[2]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_59_n_7 ),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_59_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_21_reg_4849_reg[9]_i_26_0 [3]),
        .O(\add_ln700_21_reg_4849[9]_i_41_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_21_reg_4849[9]_i_42 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_59_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_59_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_21_reg_4849_reg[9]_i_26_0 [3]),
        .O(\add_ln700_21_reg_4849[9]_i_42_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_21_reg_4849[9]_i_43 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_34_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_59_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_21_reg_4849_reg[9]_i_26_0 [3]),
        .O(\add_ln700_21_reg_4849[9]_i_43_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_21_reg_4849[9]_i_44 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_26_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_34_n_5 ),
        .O(\add_ln700_21_reg_4849[9]_i_44_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_21_reg_4849[9]_i_46 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_26_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_26_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_21_reg_4849_reg[9]_i_26_0 [0]),
        .O(\add_ln700_21_reg_4849[9]_i_46_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_21_reg_4849[9]_i_47 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_26_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_26_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_21_reg_4849[9]_i_47_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_21_reg_4849[9]_i_48 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_21_reg_4849[9]_i_48_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_21_reg_4849[9]_i_49 
       (.I0(Q[2]),
        .I1(\add_ln700_21_reg_4849[9]_i_60_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_21_reg_4849_reg[9]_i_26_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_21_reg_4849_reg[9]_i_26_0 [2]),
        .O(\add_ln700_21_reg_4849[9]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_21_reg_4849[9]_i_50 
       (.I0(Q[0]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_26_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_21_reg_4849_reg[9]_i_26_0 [1]),
        .I4(\add_ln700_21_reg_4849_reg[9]_i_26_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_21_reg_4849[9]_i_50_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_21_reg_4849[9]_i_51 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_26_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_21_reg_4849[9]_i_51_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_21_reg_4849[9]_i_52 
       (.I0(Q[0]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_26_0 [0]),
        .O(\add_ln700_21_reg_4849[9]_i_52_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_21_reg_4849[9]_i_60 
       (.I0(Q[3]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_26_0 [0]),
        .O(\add_ln700_21_reg_4849[9]_i_60_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_21_reg_4849[9]_i_61 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_26_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_21_reg_4849[9]_i_61_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_21_reg_4849[9]_i_62 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_26_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_26_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_21_reg_4849[9]_i_62_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_21_reg_4849[9]_i_63 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_26_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_26_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_21_reg_4849_reg[9]_i_26_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_21_reg_4849[9]_i_63_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_21_reg_4849[9]_i_64 
       (.I0(Q[3]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_26_0 [2]),
        .O(\add_ln700_21_reg_4849[9]_i_64_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_21_reg_4849[9]_i_65 
       (.I0(Q[2]),
        .I1(\add_ln700_21_reg_4849_reg[9]_i_26_0 [1]),
        .I2(\add_ln700_21_reg_4849_reg[9]_i_26_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_21_reg_4849[9]_i_65_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_21_reg_4849[9]_i_66 
       (.I0(\add_ln700_21_reg_4849_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_21_reg_4849_reg[9]_i_26_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_21_reg_4849_reg[9]_i_26_0 [1]),
        .O(\add_ln700_21_reg_4849[9]_i_66_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_25 
       (.CI(\add_ln700_21_reg_4849_reg[9]_i_26_n_1 ),
        .CO(\NLW_add_ln700_21_reg_4849_reg[9]_i_25_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_21_reg_4849_reg[9]_i_25_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_21_reg_4849[9]_i_37_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_26 
       (.CI(1'b0),
        .CO({\add_ln700_21_reg_4849_reg[9]_i_26_n_1 ,\add_ln700_21_reg_4849_reg[9]_i_26_n_2 ,\add_ln700_21_reg_4849_reg[9]_i_26_n_3 ,\add_ln700_21_reg_4849_reg[9]_i_26_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_21_reg_4849[9]_i_38_n_1 ,\add_ln700_21_reg_4849[9]_i_39_n_1 ,\add_ln700_21_reg_4849[9]_i_40_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_21_reg_4849[9]_i_41_n_1 ,\add_ln700_21_reg_4849[9]_i_42_n_1 ,\add_ln700_21_reg_4849[9]_i_43_n_1 ,\add_ln700_21_reg_4849[9]_i_44_n_1 }));
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_34 
       (.CI(1'b0),
        .CO({\add_ln700_21_reg_4849_reg[9]_i_34_n_1 ,\add_ln700_21_reg_4849_reg[9]_i_34_n_2 ,\add_ln700_21_reg_4849_reg[9]_i_34_n_3 ,\add_ln700_21_reg_4849_reg[9]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_21_reg_4849[9]_i_46_n_1 ,\add_ln700_21_reg_4849[9]_i_47_n_1 ,\add_ln700_21_reg_4849[9]_i_48_n_1 ,1'b0}),
        .O({\add_ln700_21_reg_4849_reg[9]_i_34_n_5 ,p[2:0]}),
        .S({\add_ln700_21_reg_4849[9]_i_49_n_1 ,\add_ln700_21_reg_4849[9]_i_50_n_1 ,\add_ln700_21_reg_4849[9]_i_51_n_1 ,\add_ln700_21_reg_4849[9]_i_52_n_1 }));
  CARRY4 \add_ln700_21_reg_4849_reg[9]_i_59 
       (.CI(\add_ln700_21_reg_4849_reg[9]_i_34_n_1 ),
        .CO({\add_ln700_21_reg_4849_reg[9]_i_59_n_1 ,\NLW_add_ln700_21_reg_4849_reg[9]_i_59_CO_UNCONNECTED [2],\add_ln700_21_reg_4849_reg[9]_i_59_n_3 ,\add_ln700_21_reg_4849_reg[9]_i_59_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_21_reg_4849[9]_i_61_n_1 ,\add_ln700_21_reg_4849[9]_i_62_n_1 ,\add_ln700_21_reg_4849[9]_i_63_n_1 }),
        .O({\NLW_add_ln700_21_reg_4849_reg[9]_i_59_O_UNCONNECTED [3],\add_ln700_21_reg_4849_reg[9]_i_59_n_6 ,\add_ln700_21_reg_4849_reg[9]_i_59_n_7 ,\add_ln700_21_reg_4849_reg[9]_i_59_n_8 }),
        .S({1'b1,\add_ln700_21_reg_4849[9]_i_64_n_1 ,\add_ln700_21_reg_4849[9]_i_65_n_1 ,\add_ln700_21_reg_4849[9]_i_66_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_53
   (S,
    p,
    Q,
    \add_ln700_19_reg_4844_reg[7]_i_3_0 ,
    \add_ln700_19_reg_4844_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_19_reg_4844_reg[7]_i_3_0 ;
  input [0:0]\add_ln700_19_reg_4844_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_19_reg_4844[3]_i_10_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_11_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_12_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_13_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_15_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_7_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_8_n_1 ;
  wire \add_ln700_19_reg_4844[3]_i_9_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_10_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_11_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_12_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_13_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_14_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_15_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_18_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_28_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_29_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_30_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_31_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_32_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_33_n_1 ;
  wire \add_ln700_19_reg_4844[7]_i_9_n_1 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_2_n_1 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_2_n_2 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_2_n_3 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_2_n_4 ;
  wire \add_ln700_19_reg_4844_reg[3]_i_2_n_5 ;
  wire [0:0]\add_ln700_19_reg_4844_reg[7] ;
  wire \add_ln700_19_reg_4844_reg[7]_i_19_n_1 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_19_n_3 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_19_n_4 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_19_n_6 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_19_n_7 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_19_n_8 ;
  wire [3:0]\add_ln700_19_reg_4844_reg[7]_i_3_0 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_3_n_1 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_3_n_2 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_3_n_3 ;
  wire \add_ln700_19_reg_4844_reg[7]_i_3_n_4 ;
  wire [7:0]p;
  wire [2:2]\NLW_add_ln700_19_reg_4844_reg[7]_i_19_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_19_reg_4844_reg[7]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_19_reg_4844_reg[7]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_19_reg_4844_reg[7]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_19_reg_4844[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_19_reg_4844[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_19_reg_4844_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_19_reg_4844_reg[7]_i_3_0 [2]),
        .O(\add_ln700_19_reg_4844[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_19_reg_4844[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_19_reg_4844_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_19_reg_4844_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_19_reg_4844[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_19_reg_4844[3]_i_12 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_19_reg_4844[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_19_reg_4844[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_3_0 [0]),
        .O(\add_ln700_19_reg_4844[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_19_reg_4844[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_3_0 [0]),
        .O(\add_ln700_19_reg_4844[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_19_reg_4844[3]_i_7 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_19_reg_4844_reg[7]_i_3_0 [0]),
        .O(\add_ln700_19_reg_4844[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_19_reg_4844[3]_i_8 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_19_reg_4844[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_19_reg_4844[3]_i_9 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_19_reg_4844[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_19_reg_4844[7]_i_10 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_19_n_8 ),
        .O(\add_ln700_19_reg_4844[7]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_19_reg_4844[7]_i_11 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_19_reg_4844_reg[3]_i_2_n_5 ),
        .O(\add_ln700_19_reg_4844[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_19_reg_4844[7]_i_12 
       (.I0(Q[2]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_19_n_7 ),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_19_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_19_reg_4844_reg[7]_i_3_0 [3]),
        .O(\add_ln700_19_reg_4844[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_19_reg_4844[7]_i_13 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_19_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_19_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_19_reg_4844_reg[7]_i_3_0 [3]),
        .O(\add_ln700_19_reg_4844[7]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_19_reg_4844[7]_i_14 
       (.I0(\add_ln700_19_reg_4844_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_19_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_19_reg_4844_reg[7]_i_3_0 [3]),
        .O(\add_ln700_19_reg_4844[7]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_19_reg_4844[7]_i_15 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_19_reg_4844_reg[3]_i_2_n_5 ),
        .O(\add_ln700_19_reg_4844[7]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_19_reg_4844[7]_i_18 
       (.I0(Q[3]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_19_n_6 ),
        .I3(\add_ln700_19_reg_4844_reg[7]_i_19_n_1 ),
        .O(\add_ln700_19_reg_4844[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_19_reg_4844[7]_i_28 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_19_reg_4844[7]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_19_reg_4844[7]_i_29 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_19_reg_4844[7]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_19_reg_4844[7]_i_30 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_19_reg_4844_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_19_reg_4844[7]_i_30_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_19_reg_4844[7]_i_31 
       (.I0(Q[3]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_3_0 [2]),
        .O(\add_ln700_19_reg_4844[7]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_19_reg_4844[7]_i_32 
       (.I0(Q[2]),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_19_reg_4844_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_19_reg_4844[7]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_19_reg_4844[7]_i_33 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_19_reg_4844_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_19_reg_4844_reg[7]_i_3_0 [1]),
        .O(\add_ln700_19_reg_4844[7]_i_33_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_19_reg_4844[7]_i_4 
       (.I0(p[7]),
        .I1(\add_ln700_19_reg_4844_reg[7] ),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_19_reg_4844[7]_i_9 
       (.I0(\add_ln700_19_reg_4844_reg[7]_i_19_n_7 ),
        .I1(\add_ln700_19_reg_4844_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_19_reg_4844[7]_i_9_n_1 ));
  CARRY4 \add_ln700_19_reg_4844_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_19_reg_4844_reg[3]_i_2_n_1 ,\add_ln700_19_reg_4844_reg[3]_i_2_n_2 ,\add_ln700_19_reg_4844_reg[3]_i_2_n_3 ,\add_ln700_19_reg_4844_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_19_reg_4844[3]_i_7_n_1 ,\add_ln700_19_reg_4844[3]_i_8_n_1 ,\add_ln700_19_reg_4844[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_19_reg_4844_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_19_reg_4844[3]_i_10_n_1 ,\add_ln700_19_reg_4844[3]_i_11_n_1 ,\add_ln700_19_reg_4844[3]_i_12_n_1 ,\add_ln700_19_reg_4844[3]_i_13_n_1 }));
  CARRY4 \add_ln700_19_reg_4844_reg[7]_i_19 
       (.CI(\add_ln700_19_reg_4844_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_19_reg_4844_reg[7]_i_19_n_1 ,\NLW_add_ln700_19_reg_4844_reg[7]_i_19_CO_UNCONNECTED [2],\add_ln700_19_reg_4844_reg[7]_i_19_n_3 ,\add_ln700_19_reg_4844_reg[7]_i_19_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_19_reg_4844[7]_i_28_n_1 ,\add_ln700_19_reg_4844[7]_i_29_n_1 ,\add_ln700_19_reg_4844[7]_i_30_n_1 }),
        .O({\NLW_add_ln700_19_reg_4844_reg[7]_i_19_O_UNCONNECTED [3],\add_ln700_19_reg_4844_reg[7]_i_19_n_6 ,\add_ln700_19_reg_4844_reg[7]_i_19_n_7 ,\add_ln700_19_reg_4844_reg[7]_i_19_n_8 }),
        .S({1'b1,\add_ln700_19_reg_4844[7]_i_31_n_1 ,\add_ln700_19_reg_4844[7]_i_32_n_1 ,\add_ln700_19_reg_4844[7]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_19_reg_4844_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_19_reg_4844_reg[7]_i_3_n_1 ,\add_ln700_19_reg_4844_reg[7]_i_3_n_2 ,\add_ln700_19_reg_4844_reg[7]_i_3_n_3 ,\add_ln700_19_reg_4844_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_19_reg_4844[7]_i_9_n_1 ,\add_ln700_19_reg_4844[7]_i_10_n_1 ,\add_ln700_19_reg_4844[7]_i_11_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_19_reg_4844[7]_i_12_n_1 ,\add_ln700_19_reg_4844[7]_i_13_n_1 ,\add_ln700_19_reg_4844[7]_i_14_n_1 ,\add_ln700_19_reg_4844[7]_i_15_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_19_reg_4844_reg[7]_i_8 
       (.CI(\add_ln700_19_reg_4844_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_19_reg_4844_reg[7]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_19_reg_4844_reg[7]_i_8_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_19_reg_4844[7]_i_18_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_54
   (S,
    p,
    Q,
    \add_ln700_13_reg_4829_reg[9]_i_6_0 ,
    \add_ln700_13_reg_4829_reg[9]_i_2 );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_13_reg_4829_reg[9]_i_6_0 ;
  input [0:0]\add_ln700_13_reg_4829_reg[9]_i_2 ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_13_reg_4829[9]_i_18_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_19_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_20_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_21_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_22_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_23_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_24_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_27_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_28_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_29_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_30_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_31_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_32_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_33_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_35_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_45_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_53_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_54_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_55_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_56_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_57_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_58_n_1 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_12_n_1 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_12_n_2 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_12_n_3 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_12_n_4 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_12_n_5 ;
  wire [0:0]\add_ln700_13_reg_4829_reg[9]_i_2 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_36_n_1 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_36_n_3 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_36_n_4 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_36_n_6 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_36_n_7 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_36_n_8 ;
  wire [3:0]\add_ln700_13_reg_4829_reg[9]_i_6_0 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_6_n_1 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_6_n_2 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_6_n_3 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_6_n_4 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_13_reg_4829_reg[9]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_13_reg_4829_reg[9]_i_17_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_13_reg_4829_reg[9]_i_36_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_13_reg_4829_reg[9]_i_36_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_13_reg_4829[9]_i_18 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_36_n_7 ),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_6_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_13_reg_4829[9]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_13_reg_4829[9]_i_19 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_6_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_36_n_8 ),
        .O(\add_ln700_13_reg_4829[9]_i_19_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_13_reg_4829[9]_i_20 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_6_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_12_n_5 ),
        .O(\add_ln700_13_reg_4829[9]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_13_reg_4829[9]_i_21 
       (.I0(Q[2]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_36_n_7 ),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_36_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_13_reg_4829_reg[9]_i_6_0 [3]),
        .O(\add_ln700_13_reg_4829[9]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_13_reg_4829[9]_i_22 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_36_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_36_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_13_reg_4829_reg[9]_i_6_0 [3]),
        .O(\add_ln700_13_reg_4829[9]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_13_reg_4829[9]_i_23 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_12_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_36_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_13_reg_4829_reg[9]_i_6_0 [3]),
        .O(\add_ln700_13_reg_4829[9]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_13_reg_4829[9]_i_24 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_6_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_12_n_5 ),
        .O(\add_ln700_13_reg_4829[9]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_13_reg_4829[9]_i_27 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_6_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_6_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_13_reg_4829_reg[9]_i_6_0 [0]),
        .O(\add_ln700_13_reg_4829[9]_i_27_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_13_reg_4829[9]_i_28 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_6_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_6_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_13_reg_4829[9]_i_28_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_13_reg_4829[9]_i_29 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_13_reg_4829[9]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_13_reg_4829[9]_i_30 
       (.I0(Q[2]),
        .I1(\add_ln700_13_reg_4829[9]_i_45_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_13_reg_4829_reg[9]_i_6_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_13_reg_4829_reg[9]_i_6_0 [2]),
        .O(\add_ln700_13_reg_4829[9]_i_30_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_13_reg_4829[9]_i_31 
       (.I0(Q[0]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_6_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_13_reg_4829_reg[9]_i_6_0 [1]),
        .I4(\add_ln700_13_reg_4829_reg[9]_i_6_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_13_reg_4829[9]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_13_reg_4829[9]_i_32 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_6_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_13_reg_4829[9]_i_32_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_13_reg_4829[9]_i_33 
       (.I0(Q[0]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_6_0 [0]),
        .O(\add_ln700_13_reg_4829[9]_i_33_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_13_reg_4829[9]_i_35 
       (.I0(Q[3]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_6_0 [3]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_36_n_6 ),
        .I3(\add_ln700_13_reg_4829_reg[9]_i_36_n_1 ),
        .O(\add_ln700_13_reg_4829[9]_i_35_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_13_reg_4829[9]_i_45 
       (.I0(Q[3]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_6_0 [0]),
        .O(\add_ln700_13_reg_4829[9]_i_45_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_13_reg_4829[9]_i_53 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_6_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_13_reg_4829[9]_i_53_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_13_reg_4829[9]_i_54 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_6_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_6_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_13_reg_4829[9]_i_54_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_13_reg_4829[9]_i_55 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_6_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_6_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_13_reg_4829_reg[9]_i_6_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_13_reg_4829[9]_i_55_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_13_reg_4829[9]_i_56 
       (.I0(Q[3]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_6_0 [2]),
        .O(\add_ln700_13_reg_4829[9]_i_56_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_13_reg_4829[9]_i_57 
       (.I0(Q[2]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_6_0 [1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_6_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_13_reg_4829[9]_i_57_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_13_reg_4829[9]_i_58 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_6_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_13_reg_4829_reg[9]_i_6_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_13_reg_4829_reg[9]_i_6_0 [1]),
        .O(\add_ln700_13_reg_4829[9]_i_58_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[9]_i_7 
       (.I0(p[7]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_2 ),
        .O(S));
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_12 
       (.CI(1'b0),
        .CO({\add_ln700_13_reg_4829_reg[9]_i_12_n_1 ,\add_ln700_13_reg_4829_reg[9]_i_12_n_2 ,\add_ln700_13_reg_4829_reg[9]_i_12_n_3 ,\add_ln700_13_reg_4829_reg[9]_i_12_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_13_reg_4829[9]_i_27_n_1 ,\add_ln700_13_reg_4829[9]_i_28_n_1 ,\add_ln700_13_reg_4829[9]_i_29_n_1 ,1'b0}),
        .O({\add_ln700_13_reg_4829_reg[9]_i_12_n_5 ,p[2:0]}),
        .S({\add_ln700_13_reg_4829[9]_i_30_n_1 ,\add_ln700_13_reg_4829[9]_i_31_n_1 ,\add_ln700_13_reg_4829[9]_i_32_n_1 ,\add_ln700_13_reg_4829[9]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_17 
       (.CI(\add_ln700_13_reg_4829_reg[9]_i_6_n_1 ),
        .CO(\NLW_add_ln700_13_reg_4829_reg[9]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_13_reg_4829_reg[9]_i_17_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_13_reg_4829[9]_i_35_n_1 }));
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_36 
       (.CI(\add_ln700_13_reg_4829_reg[9]_i_12_n_1 ),
        .CO({\add_ln700_13_reg_4829_reg[9]_i_36_n_1 ,\NLW_add_ln700_13_reg_4829_reg[9]_i_36_CO_UNCONNECTED [2],\add_ln700_13_reg_4829_reg[9]_i_36_n_3 ,\add_ln700_13_reg_4829_reg[9]_i_36_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_13_reg_4829[9]_i_53_n_1 ,\add_ln700_13_reg_4829[9]_i_54_n_1 ,\add_ln700_13_reg_4829[9]_i_55_n_1 }),
        .O({\NLW_add_ln700_13_reg_4829_reg[9]_i_36_O_UNCONNECTED [3],\add_ln700_13_reg_4829_reg[9]_i_36_n_6 ,\add_ln700_13_reg_4829_reg[9]_i_36_n_7 ,\add_ln700_13_reg_4829_reg[9]_i_36_n_8 }),
        .S({1'b1,\add_ln700_13_reg_4829[9]_i_56_n_1 ,\add_ln700_13_reg_4829[9]_i_57_n_1 ,\add_ln700_13_reg_4829[9]_i_58_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_6 
       (.CI(1'b0),
        .CO({\add_ln700_13_reg_4829_reg[9]_i_6_n_1 ,\add_ln700_13_reg_4829_reg[9]_i_6_n_2 ,\add_ln700_13_reg_4829_reg[9]_i_6_n_3 ,\add_ln700_13_reg_4829_reg[9]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_13_reg_4829[9]_i_18_n_1 ,\add_ln700_13_reg_4829[9]_i_19_n_1 ,\add_ln700_13_reg_4829[9]_i_20_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_13_reg_4829[9]_i_21_n_1 ,\add_ln700_13_reg_4829[9]_i_22_n_1 ,\add_ln700_13_reg_4829[9]_i_23_n_1 ,\add_ln700_13_reg_4829[9]_i_24_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_55
   (p,
    Q,
    \add_ln700_9_reg_4819_reg[7]_i_17_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_9_reg_4819_reg[7]_i_17_0 ;

  wire [3:0]Q;
  wire \add_ln700_9_reg_4819[3]_i_16_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_17_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_18_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_19_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_20_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_21_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_22_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_23_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_20_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_21_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_22_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_23_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_24_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_25_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_26_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_27_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_35_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_36_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_37_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_38_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_39_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_40_n_1 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_14_n_1 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_14_n_2 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_14_n_3 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_14_n_4 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_9_reg_4819_reg[7]_i_17_0 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_17_n_1 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_17_n_2 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_17_n_3 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_17_n_4 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_34_n_1 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_34_n_3 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_34_n_4 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_34_n_6 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_34_n_7 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_34_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_9_reg_4819_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_9_reg_4819_reg[7]_i_16_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_9_reg_4819_reg[7]_i_34_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_9_reg_4819_reg[7]_i_34_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_9_reg_4819[3]_i_16 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_17_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_17_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_9_reg_4819_reg[7]_i_17_0 [0]),
        .O(\add_ln700_9_reg_4819[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_9_reg_4819[3]_i_17 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_17_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_17_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_9_reg_4819[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_9_reg_4819[3]_i_18 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_9_reg_4819[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_9_reg_4819[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_9_reg_4819[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_9_reg_4819_reg[7]_i_17_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_9_reg_4819_reg[7]_i_17_0 [2]),
        .O(\add_ln700_9_reg_4819[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_9_reg_4819[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_17_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_9_reg_4819_reg[7]_i_17_0 [1]),
        .I4(\add_ln700_9_reg_4819_reg[7]_i_17_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_9_reg_4819[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_9_reg_4819[3]_i_21 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_17_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_9_reg_4819[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_9_reg_4819[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_17_0 [0]),
        .O(\add_ln700_9_reg_4819[3]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_9_reg_4819[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_17_0 [0]),
        .O(\add_ln700_9_reg_4819[3]_i_23_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_9_reg_4819[7]_i_20 
       (.I0(Q[3]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_17_0 [3]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_34_n_6 ),
        .I3(\add_ln700_9_reg_4819_reg[7]_i_34_n_1 ),
        .O(\add_ln700_9_reg_4819[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_9_reg_4819[7]_i_21 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_34_n_7 ),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_17_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_9_reg_4819[7]_i_21_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_9_reg_4819[7]_i_22 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_17_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_34_n_8 ),
        .O(\add_ln700_9_reg_4819[7]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_9_reg_4819[7]_i_23 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_9_reg_4819_reg[3]_i_14_n_5 ),
        .O(\add_ln700_9_reg_4819[7]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_9_reg_4819[7]_i_24 
       (.I0(Q[2]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_34_n_7 ),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_34_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_9_reg_4819_reg[7]_i_17_0 [3]),
        .O(\add_ln700_9_reg_4819[7]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_9_reg_4819[7]_i_25 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_34_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_34_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_9_reg_4819_reg[7]_i_17_0 [3]),
        .O(\add_ln700_9_reg_4819[7]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_9_reg_4819[7]_i_26 
       (.I0(\add_ln700_9_reg_4819_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_34_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_9_reg_4819_reg[7]_i_17_0 [3]),
        .O(\add_ln700_9_reg_4819[7]_i_26_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_9_reg_4819[7]_i_27 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_9_reg_4819_reg[3]_i_14_n_5 ),
        .O(\add_ln700_9_reg_4819[7]_i_27_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_9_reg_4819[7]_i_35 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_17_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_9_reg_4819[7]_i_35_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_9_reg_4819[7]_i_36 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_17_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_17_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_9_reg_4819[7]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_9_reg_4819[7]_i_37 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_17_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_17_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_9_reg_4819_reg[7]_i_17_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_9_reg_4819[7]_i_37_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_9_reg_4819[7]_i_38 
       (.I0(Q[3]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_17_0 [2]),
        .O(\add_ln700_9_reg_4819[7]_i_38_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_9_reg_4819[7]_i_39 
       (.I0(Q[2]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_17_0 [1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_17_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_9_reg_4819[7]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_9_reg_4819[7]_i_40 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_9_reg_4819_reg[7]_i_17_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_9_reg_4819_reg[7]_i_17_0 [1]),
        .O(\add_ln700_9_reg_4819[7]_i_40_n_1 ));
  CARRY4 \add_ln700_9_reg_4819_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_9_reg_4819_reg[3]_i_14_n_1 ,\add_ln700_9_reg_4819_reg[3]_i_14_n_2 ,\add_ln700_9_reg_4819_reg[3]_i_14_n_3 ,\add_ln700_9_reg_4819_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_9_reg_4819[3]_i_16_n_1 ,\add_ln700_9_reg_4819[3]_i_17_n_1 ,\add_ln700_9_reg_4819[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_9_reg_4819_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_9_reg_4819[3]_i_19_n_1 ,\add_ln700_9_reg_4819[3]_i_20_n_1 ,\add_ln700_9_reg_4819[3]_i_21_n_1 ,\add_ln700_9_reg_4819[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_9_reg_4819_reg[7]_i_16 
       (.CI(\add_ln700_9_reg_4819_reg[7]_i_17_n_1 ),
        .CO(\NLW_add_ln700_9_reg_4819_reg[7]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_9_reg_4819_reg[7]_i_16_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_9_reg_4819[7]_i_20_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_9_reg_4819_reg[7]_i_17 
       (.CI(1'b0),
        .CO({\add_ln700_9_reg_4819_reg[7]_i_17_n_1 ,\add_ln700_9_reg_4819_reg[7]_i_17_n_2 ,\add_ln700_9_reg_4819_reg[7]_i_17_n_3 ,\add_ln700_9_reg_4819_reg[7]_i_17_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_9_reg_4819[7]_i_21_n_1 ,\add_ln700_9_reg_4819[7]_i_22_n_1 ,\add_ln700_9_reg_4819[7]_i_23_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_9_reg_4819[7]_i_24_n_1 ,\add_ln700_9_reg_4819[7]_i_25_n_1 ,\add_ln700_9_reg_4819[7]_i_26_n_1 ,\add_ln700_9_reg_4819[7]_i_27_n_1 }));
  CARRY4 \add_ln700_9_reg_4819_reg[7]_i_34 
       (.CI(\add_ln700_9_reg_4819_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_9_reg_4819_reg[7]_i_34_n_1 ,\NLW_add_ln700_9_reg_4819_reg[7]_i_34_CO_UNCONNECTED [2],\add_ln700_9_reg_4819_reg[7]_i_34_n_3 ,\add_ln700_9_reg_4819_reg[7]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_9_reg_4819[7]_i_35_n_1 ,\add_ln700_9_reg_4819[7]_i_36_n_1 ,\add_ln700_9_reg_4819[7]_i_37_n_1 }),
        .O({\NLW_add_ln700_9_reg_4819_reg[7]_i_34_O_UNCONNECTED [3],\add_ln700_9_reg_4819_reg[7]_i_34_n_6 ,\add_ln700_9_reg_4819_reg[7]_i_34_n_7 ,\add_ln700_9_reg_4819_reg[7]_i_34_n_8 }),
        .S({1'b1,\add_ln700_9_reg_4819[7]_i_38_n_1 ,\add_ln700_9_reg_4819[7]_i_39_n_1 ,\add_ln700_9_reg_4819[7]_i_40_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_56
   (p,
    Q,
    \mul_ln1352_13_reg_4814_reg[7] );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\mul_ln1352_13_reg_4814_reg[7] ;

  wire [3:0]Q;
  wire \mul_ln1352_13_reg_4814[2]_i_2_n_1 ;
  wire \mul_ln1352_13_reg_4814[2]_i_3_n_1 ;
  wire \mul_ln1352_13_reg_4814[2]_i_4_n_1 ;
  wire \mul_ln1352_13_reg_4814[2]_i_5_n_1 ;
  wire \mul_ln1352_13_reg_4814[2]_i_6_n_1 ;
  wire \mul_ln1352_13_reg_4814[2]_i_7_n_1 ;
  wire \mul_ln1352_13_reg_4814[2]_i_8_n_1 ;
  wire \mul_ln1352_13_reg_4814[2]_i_9_n_1 ;
  wire \mul_ln1352_13_reg_4814[6]_i_2_n_1 ;
  wire \mul_ln1352_13_reg_4814[6]_i_3_n_1 ;
  wire \mul_ln1352_13_reg_4814[6]_i_4_n_1 ;
  wire \mul_ln1352_13_reg_4814[6]_i_5_n_1 ;
  wire \mul_ln1352_13_reg_4814[6]_i_6_n_1 ;
  wire \mul_ln1352_13_reg_4814[6]_i_7_n_1 ;
  wire \mul_ln1352_13_reg_4814[6]_i_8_n_1 ;
  wire \mul_ln1352_13_reg_4814[7]_i_2_n_1 ;
  wire \mul_ln1352_13_reg_4814[7]_i_4_n_1 ;
  wire \mul_ln1352_13_reg_4814[7]_i_5_n_1 ;
  wire \mul_ln1352_13_reg_4814[7]_i_6_n_1 ;
  wire \mul_ln1352_13_reg_4814[7]_i_7_n_1 ;
  wire \mul_ln1352_13_reg_4814[7]_i_8_n_1 ;
  wire \mul_ln1352_13_reg_4814[7]_i_9_n_1 ;
  wire \mul_ln1352_13_reg_4814_reg[2]_i_1_n_1 ;
  wire \mul_ln1352_13_reg_4814_reg[2]_i_1_n_2 ;
  wire \mul_ln1352_13_reg_4814_reg[2]_i_1_n_3 ;
  wire \mul_ln1352_13_reg_4814_reg[2]_i_1_n_4 ;
  wire \mul_ln1352_13_reg_4814_reg[2]_i_1_n_5 ;
  wire \mul_ln1352_13_reg_4814_reg[6]_i_1_n_1 ;
  wire \mul_ln1352_13_reg_4814_reg[6]_i_1_n_2 ;
  wire \mul_ln1352_13_reg_4814_reg[6]_i_1_n_3 ;
  wire \mul_ln1352_13_reg_4814_reg[6]_i_1_n_4 ;
  wire [3:0]\mul_ln1352_13_reg_4814_reg[7] ;
  wire \mul_ln1352_13_reg_4814_reg[7]_i_3_n_1 ;
  wire \mul_ln1352_13_reg_4814_reg[7]_i_3_n_3 ;
  wire \mul_ln1352_13_reg_4814_reg[7]_i_3_n_4 ;
  wire \mul_ln1352_13_reg_4814_reg[7]_i_3_n_6 ;
  wire \mul_ln1352_13_reg_4814_reg[7]_i_3_n_7 ;
  wire \mul_ln1352_13_reg_4814_reg[7]_i_3_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_mul_ln1352_13_reg_4814_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_13_reg_4814_reg[7]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln1352_13_reg_4814_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln1352_13_reg_4814_reg[7]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_13_reg_4814[2]_i_2 
       (.I0(\mul_ln1352_13_reg_4814_reg[7] [1]),
        .I1(Q[2]),
        .I2(\mul_ln1352_13_reg_4814_reg[7] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\mul_ln1352_13_reg_4814_reg[7] [0]),
        .O(\mul_ln1352_13_reg_4814[2]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_13_reg_4814[2]_i_3 
       (.I0(\mul_ln1352_13_reg_4814_reg[7] [1]),
        .I1(Q[1]),
        .I2(\mul_ln1352_13_reg_4814_reg[7] [2]),
        .I3(Q[0]),
        .O(\mul_ln1352_13_reg_4814[2]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_13_reg_4814[2]_i_4 
       (.I0(\mul_ln1352_13_reg_4814_reg[7] [0]),
        .I1(Q[1]),
        .O(\mul_ln1352_13_reg_4814[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \mul_ln1352_13_reg_4814[2]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_13_reg_4814[2]_i_9_n_1 ),
        .I2(Q[1]),
        .I3(\mul_ln1352_13_reg_4814_reg[7] [1]),
        .I4(Q[0]),
        .I5(\mul_ln1352_13_reg_4814_reg[7] [2]),
        .O(\mul_ln1352_13_reg_4814[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_13_reg_4814[2]_i_6 
       (.I0(Q[0]),
        .I1(\mul_ln1352_13_reg_4814_reg[7] [2]),
        .I2(Q[1]),
        .I3(\mul_ln1352_13_reg_4814_reg[7] [1]),
        .I4(\mul_ln1352_13_reg_4814_reg[7] [0]),
        .I5(Q[2]),
        .O(\mul_ln1352_13_reg_4814[2]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_13_reg_4814[2]_i_7 
       (.I0(\mul_ln1352_13_reg_4814_reg[7] [0]),
        .I1(Q[1]),
        .I2(\mul_ln1352_13_reg_4814_reg[7] [1]),
        .I3(Q[0]),
        .O(\mul_ln1352_13_reg_4814[2]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_13_reg_4814[2]_i_8 
       (.I0(Q[0]),
        .I1(\mul_ln1352_13_reg_4814_reg[7] [0]),
        .O(\mul_ln1352_13_reg_4814[2]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_13_reg_4814[2]_i_9 
       (.I0(Q[3]),
        .I1(\mul_ln1352_13_reg_4814_reg[7] [0]),
        .O(\mul_ln1352_13_reg_4814[2]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_13_reg_4814[6]_i_2 
       (.I0(\mul_ln1352_13_reg_4814_reg[7]_i_3_n_7 ),
        .I1(\mul_ln1352_13_reg_4814_reg[7] [3]),
        .I2(Q[2]),
        .O(\mul_ln1352_13_reg_4814[6]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_13_reg_4814[6]_i_3 
       (.I0(\mul_ln1352_13_reg_4814_reg[7] [3]),
        .I1(Q[1]),
        .I2(\mul_ln1352_13_reg_4814_reg[7]_i_3_n_8 ),
        .O(\mul_ln1352_13_reg_4814[6]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_13_reg_4814[6]_i_4 
       (.I0(\mul_ln1352_13_reg_4814_reg[7] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_13_reg_4814_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_13_reg_4814[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_13_reg_4814[6]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_13_reg_4814_reg[7]_i_3_n_7 ),
        .I2(\mul_ln1352_13_reg_4814_reg[7]_i_3_n_6 ),
        .I3(Q[3]),
        .I4(\mul_ln1352_13_reg_4814_reg[7] [3]),
        .O(\mul_ln1352_13_reg_4814[6]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_13_reg_4814[6]_i_6 
       (.I0(\mul_ln1352_13_reg_4814_reg[7]_i_3_n_8 ),
        .I1(Q[1]),
        .I2(\mul_ln1352_13_reg_4814_reg[7]_i_3_n_7 ),
        .I3(Q[2]),
        .I4(\mul_ln1352_13_reg_4814_reg[7] [3]),
        .O(\mul_ln1352_13_reg_4814[6]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \mul_ln1352_13_reg_4814[6]_i_7 
       (.I0(\mul_ln1352_13_reg_4814_reg[2]_i_1_n_5 ),
        .I1(Q[0]),
        .I2(\mul_ln1352_13_reg_4814_reg[7]_i_3_n_8 ),
        .I3(Q[1]),
        .I4(\mul_ln1352_13_reg_4814_reg[7] [3]),
        .O(\mul_ln1352_13_reg_4814[6]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln1352_13_reg_4814[6]_i_8 
       (.I0(\mul_ln1352_13_reg_4814_reg[7] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_13_reg_4814_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_13_reg_4814[6]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \mul_ln1352_13_reg_4814[7]_i_2 
       (.I0(Q[3]),
        .I1(\mul_ln1352_13_reg_4814_reg[7] [3]),
        .I2(\mul_ln1352_13_reg_4814_reg[7]_i_3_n_6 ),
        .I3(\mul_ln1352_13_reg_4814_reg[7]_i_3_n_1 ),
        .O(\mul_ln1352_13_reg_4814[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_13_reg_4814[7]_i_4 
       (.I0(\mul_ln1352_13_reg_4814_reg[7] [2]),
        .I1(Q[3]),
        .O(\mul_ln1352_13_reg_4814[7]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mul_ln1352_13_reg_4814[7]_i_5 
       (.I0(\mul_ln1352_13_reg_4814_reg[7] [1]),
        .I1(Q[3]),
        .I2(\mul_ln1352_13_reg_4814_reg[7] [2]),
        .I3(Q[2]),
        .O(\mul_ln1352_13_reg_4814[7]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_13_reg_4814[7]_i_6 
       (.I0(\mul_ln1352_13_reg_4814_reg[7] [2]),
        .I1(Q[1]),
        .I2(\mul_ln1352_13_reg_4814_reg[7] [1]),
        .I3(Q[2]),
        .I4(\mul_ln1352_13_reg_4814_reg[7] [0]),
        .I5(Q[3]),
        .O(\mul_ln1352_13_reg_4814[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_13_reg_4814[7]_i_7 
       (.I0(Q[3]),
        .I1(\mul_ln1352_13_reg_4814_reg[7] [2]),
        .O(\mul_ln1352_13_reg_4814[7]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \mul_ln1352_13_reg_4814[7]_i_8 
       (.I0(Q[2]),
        .I1(\mul_ln1352_13_reg_4814_reg[7] [1]),
        .I2(\mul_ln1352_13_reg_4814_reg[7] [2]),
        .I3(Q[3]),
        .O(\mul_ln1352_13_reg_4814[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \mul_ln1352_13_reg_4814[7]_i_9 
       (.I0(\mul_ln1352_13_reg_4814_reg[7] [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\mul_ln1352_13_reg_4814_reg[7] [2]),
        .I4(Q[3]),
        .I5(\mul_ln1352_13_reg_4814_reg[7] [1]),
        .O(\mul_ln1352_13_reg_4814[7]_i_9_n_1 ));
  CARRY4 \mul_ln1352_13_reg_4814_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_13_reg_4814_reg[2]_i_1_n_1 ,\mul_ln1352_13_reg_4814_reg[2]_i_1_n_2 ,\mul_ln1352_13_reg_4814_reg[2]_i_1_n_3 ,\mul_ln1352_13_reg_4814_reg[2]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_13_reg_4814[2]_i_2_n_1 ,\mul_ln1352_13_reg_4814[2]_i_3_n_1 ,\mul_ln1352_13_reg_4814[2]_i_4_n_1 ,1'b0}),
        .O({\mul_ln1352_13_reg_4814_reg[2]_i_1_n_5 ,p[2:0]}),
        .S({\mul_ln1352_13_reg_4814[2]_i_5_n_1 ,\mul_ln1352_13_reg_4814[2]_i_6_n_1 ,\mul_ln1352_13_reg_4814[2]_i_7_n_1 ,\mul_ln1352_13_reg_4814[2]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_13_reg_4814_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_13_reg_4814_reg[6]_i_1_n_1 ,\mul_ln1352_13_reg_4814_reg[6]_i_1_n_2 ,\mul_ln1352_13_reg_4814_reg[6]_i_1_n_3 ,\mul_ln1352_13_reg_4814_reg[6]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_13_reg_4814[6]_i_2_n_1 ,\mul_ln1352_13_reg_4814[6]_i_3_n_1 ,\mul_ln1352_13_reg_4814[6]_i_4_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\mul_ln1352_13_reg_4814[6]_i_5_n_1 ,\mul_ln1352_13_reg_4814[6]_i_6_n_1 ,\mul_ln1352_13_reg_4814[6]_i_7_n_1 ,\mul_ln1352_13_reg_4814[6]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_13_reg_4814_reg[7]_i_1 
       (.CI(\mul_ln1352_13_reg_4814_reg[6]_i_1_n_1 ),
        .CO(\NLW_mul_ln1352_13_reg_4814_reg[7]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln1352_13_reg_4814_reg[7]_i_1_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\mul_ln1352_13_reg_4814[7]_i_2_n_1 }));
  CARRY4 \mul_ln1352_13_reg_4814_reg[7]_i_3 
       (.CI(\mul_ln1352_13_reg_4814_reg[2]_i_1_n_1 ),
        .CO({\mul_ln1352_13_reg_4814_reg[7]_i_3_n_1 ,\NLW_mul_ln1352_13_reg_4814_reg[7]_i_3_CO_UNCONNECTED [2],\mul_ln1352_13_reg_4814_reg[7]_i_3_n_3 ,\mul_ln1352_13_reg_4814_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln1352_13_reg_4814[7]_i_4_n_1 ,\mul_ln1352_13_reg_4814[7]_i_5_n_1 ,\mul_ln1352_13_reg_4814[7]_i_6_n_1 }),
        .O({\NLW_mul_ln1352_13_reg_4814_reg[7]_i_3_O_UNCONNECTED [3],\mul_ln1352_13_reg_4814_reg[7]_i_3_n_6 ,\mul_ln1352_13_reg_4814_reg[7]_i_3_n_7 ,\mul_ln1352_13_reg_4814_reg[7]_i_3_n_8 }),
        .S({1'b1,\mul_ln1352_13_reg_4814[7]_i_7_n_1 ,\mul_ln1352_13_reg_4814[7]_i_8_n_1 ,\mul_ln1352_13_reg_4814[7]_i_9_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_57
   (S,
    p,
    Q,
    \add_ln700_9_reg_4819_reg[7]_i_3_0 ,
    \add_ln700_9_reg_4819_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_9_reg_4819_reg[7]_i_3_0 ;
  input [0:0]\add_ln700_9_reg_4819_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_9_reg_4819[3]_i_10_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_11_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_12_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_13_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_15_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_7_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_8_n_1 ;
  wire \add_ln700_9_reg_4819[3]_i_9_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_10_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_11_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_12_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_13_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_14_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_15_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_18_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_28_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_29_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_30_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_31_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_32_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_33_n_1 ;
  wire \add_ln700_9_reg_4819[7]_i_9_n_1 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_2_n_1 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_2_n_2 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_2_n_3 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_2_n_4 ;
  wire \add_ln700_9_reg_4819_reg[3]_i_2_n_5 ;
  wire [0:0]\add_ln700_9_reg_4819_reg[7] ;
  wire \add_ln700_9_reg_4819_reg[7]_i_19_n_1 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_19_n_3 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_19_n_4 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_19_n_6 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_19_n_7 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_19_n_8 ;
  wire [3:0]\add_ln700_9_reg_4819_reg[7]_i_3_0 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_3_n_1 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_3_n_2 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_3_n_3 ;
  wire \add_ln700_9_reg_4819_reg[7]_i_3_n_4 ;
  wire [7:0]p;
  wire [2:2]\NLW_add_ln700_9_reg_4819_reg[7]_i_19_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_9_reg_4819_reg[7]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_9_reg_4819_reg[7]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_9_reg_4819_reg[7]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_9_reg_4819[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_9_reg_4819[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_9_reg_4819_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_9_reg_4819_reg[7]_i_3_0 [2]),
        .O(\add_ln700_9_reg_4819[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_9_reg_4819[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_9_reg_4819_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_9_reg_4819_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_9_reg_4819[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_9_reg_4819[3]_i_12 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_9_reg_4819[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_9_reg_4819[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_3_0 [0]),
        .O(\add_ln700_9_reg_4819[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_9_reg_4819[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_3_0 [0]),
        .O(\add_ln700_9_reg_4819[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_9_reg_4819[3]_i_7 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_9_reg_4819_reg[7]_i_3_0 [0]),
        .O(\add_ln700_9_reg_4819[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_9_reg_4819[3]_i_8 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_9_reg_4819[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_9_reg_4819[3]_i_9 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_9_reg_4819[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_9_reg_4819[7]_i_10 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_19_n_8 ),
        .O(\add_ln700_9_reg_4819[7]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_9_reg_4819[7]_i_11 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_9_reg_4819_reg[3]_i_2_n_5 ),
        .O(\add_ln700_9_reg_4819[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_9_reg_4819[7]_i_12 
       (.I0(Q[2]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_19_n_7 ),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_19_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_9_reg_4819_reg[7]_i_3_0 [3]),
        .O(\add_ln700_9_reg_4819[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_9_reg_4819[7]_i_13 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_19_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_19_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_9_reg_4819_reg[7]_i_3_0 [3]),
        .O(\add_ln700_9_reg_4819[7]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_9_reg_4819[7]_i_14 
       (.I0(\add_ln700_9_reg_4819_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_19_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_9_reg_4819_reg[7]_i_3_0 [3]),
        .O(\add_ln700_9_reg_4819[7]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_9_reg_4819[7]_i_15 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_9_reg_4819_reg[3]_i_2_n_5 ),
        .O(\add_ln700_9_reg_4819[7]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_9_reg_4819[7]_i_18 
       (.I0(Q[3]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_19_n_6 ),
        .I3(\add_ln700_9_reg_4819_reg[7]_i_19_n_1 ),
        .O(\add_ln700_9_reg_4819[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_9_reg_4819[7]_i_28 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_9_reg_4819[7]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_9_reg_4819[7]_i_29 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_9_reg_4819[7]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_9_reg_4819[7]_i_30 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_9_reg_4819_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_9_reg_4819[7]_i_30_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_9_reg_4819[7]_i_31 
       (.I0(Q[3]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_3_0 [2]),
        .O(\add_ln700_9_reg_4819[7]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_9_reg_4819[7]_i_32 
       (.I0(Q[2]),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_9_reg_4819_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_9_reg_4819[7]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_9_reg_4819[7]_i_33 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_9_reg_4819_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_9_reg_4819_reg[7]_i_3_0 [1]),
        .O(\add_ln700_9_reg_4819[7]_i_33_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_9_reg_4819[7]_i_4 
       (.I0(p[7]),
        .I1(\add_ln700_9_reg_4819_reg[7] ),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_9_reg_4819[7]_i_9 
       (.I0(\add_ln700_9_reg_4819_reg[7]_i_19_n_7 ),
        .I1(\add_ln700_9_reg_4819_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_9_reg_4819[7]_i_9_n_1 ));
  CARRY4 \add_ln700_9_reg_4819_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_9_reg_4819_reg[3]_i_2_n_1 ,\add_ln700_9_reg_4819_reg[3]_i_2_n_2 ,\add_ln700_9_reg_4819_reg[3]_i_2_n_3 ,\add_ln700_9_reg_4819_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_9_reg_4819[3]_i_7_n_1 ,\add_ln700_9_reg_4819[3]_i_8_n_1 ,\add_ln700_9_reg_4819[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_9_reg_4819_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_9_reg_4819[3]_i_10_n_1 ,\add_ln700_9_reg_4819[3]_i_11_n_1 ,\add_ln700_9_reg_4819[3]_i_12_n_1 ,\add_ln700_9_reg_4819[3]_i_13_n_1 }));
  CARRY4 \add_ln700_9_reg_4819_reg[7]_i_19 
       (.CI(\add_ln700_9_reg_4819_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_9_reg_4819_reg[7]_i_19_n_1 ,\NLW_add_ln700_9_reg_4819_reg[7]_i_19_CO_UNCONNECTED [2],\add_ln700_9_reg_4819_reg[7]_i_19_n_3 ,\add_ln700_9_reg_4819_reg[7]_i_19_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_9_reg_4819[7]_i_28_n_1 ,\add_ln700_9_reg_4819[7]_i_29_n_1 ,\add_ln700_9_reg_4819[7]_i_30_n_1 }),
        .O({\NLW_add_ln700_9_reg_4819_reg[7]_i_19_O_UNCONNECTED [3],\add_ln700_9_reg_4819_reg[7]_i_19_n_6 ,\add_ln700_9_reg_4819_reg[7]_i_19_n_7 ,\add_ln700_9_reg_4819_reg[7]_i_19_n_8 }),
        .S({1'b1,\add_ln700_9_reg_4819[7]_i_31_n_1 ,\add_ln700_9_reg_4819[7]_i_32_n_1 ,\add_ln700_9_reg_4819[7]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_9_reg_4819_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_9_reg_4819_reg[7]_i_3_n_1 ,\add_ln700_9_reg_4819_reg[7]_i_3_n_2 ,\add_ln700_9_reg_4819_reg[7]_i_3_n_3 ,\add_ln700_9_reg_4819_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_9_reg_4819[7]_i_9_n_1 ,\add_ln700_9_reg_4819[7]_i_10_n_1 ,\add_ln700_9_reg_4819[7]_i_11_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_9_reg_4819[7]_i_12_n_1 ,\add_ln700_9_reg_4819[7]_i_13_n_1 ,\add_ln700_9_reg_4819[7]_i_14_n_1 ,\add_ln700_9_reg_4819[7]_i_15_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_9_reg_4819_reg[7]_i_8 
       (.CI(\add_ln700_9_reg_4819_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_9_reg_4819_reg[7]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_9_reg_4819_reg[7]_i_8_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_9_reg_4819[7]_i_18_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_58
   (p,
    Q,
    \add_ln700_11_reg_4824_reg[7]_i_17_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_11_reg_4824_reg[7]_i_17_0 ;

  wire [3:0]Q;
  wire \add_ln700_11_reg_4824[3]_i_16_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_17_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_18_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_19_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_20_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_21_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_22_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_23_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_20_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_21_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_22_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_23_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_24_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_25_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_26_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_27_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_35_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_36_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_37_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_38_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_39_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_40_n_1 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_14_n_1 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_14_n_2 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_14_n_3 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_14_n_4 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_11_reg_4824_reg[7]_i_17_0 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_17_n_1 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_17_n_2 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_17_n_3 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_17_n_4 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_34_n_1 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_34_n_3 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_34_n_4 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_34_n_6 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_34_n_7 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_34_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_11_reg_4824_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_11_reg_4824_reg[7]_i_16_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_11_reg_4824_reg[7]_i_34_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_11_reg_4824_reg[7]_i_34_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_11_reg_4824[3]_i_16 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_17_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_17_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_11_reg_4824_reg[7]_i_17_0 [0]),
        .O(\add_ln700_11_reg_4824[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_11_reg_4824[3]_i_17 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_17_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_17_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_11_reg_4824[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_11_reg_4824[3]_i_18 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_11_reg_4824[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_11_reg_4824[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_11_reg_4824[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_11_reg_4824_reg[7]_i_17_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_11_reg_4824_reg[7]_i_17_0 [2]),
        .O(\add_ln700_11_reg_4824[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_11_reg_4824[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_17_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_11_reg_4824_reg[7]_i_17_0 [1]),
        .I4(\add_ln700_11_reg_4824_reg[7]_i_17_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_11_reg_4824[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_11_reg_4824[3]_i_21 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_17_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_11_reg_4824[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_11_reg_4824[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_17_0 [0]),
        .O(\add_ln700_11_reg_4824[3]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_11_reg_4824[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_17_0 [0]),
        .O(\add_ln700_11_reg_4824[3]_i_23_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_11_reg_4824[7]_i_20 
       (.I0(Q[3]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_17_0 [3]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_34_n_6 ),
        .I3(\add_ln700_11_reg_4824_reg[7]_i_34_n_1 ),
        .O(\add_ln700_11_reg_4824[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_11_reg_4824[7]_i_21 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_34_n_7 ),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_17_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_11_reg_4824[7]_i_21_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_11_reg_4824[7]_i_22 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_17_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_34_n_8 ),
        .O(\add_ln700_11_reg_4824[7]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_11_reg_4824[7]_i_23 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_11_reg_4824_reg[3]_i_14_n_5 ),
        .O(\add_ln700_11_reg_4824[7]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_11_reg_4824[7]_i_24 
       (.I0(Q[2]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_34_n_7 ),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_34_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_11_reg_4824_reg[7]_i_17_0 [3]),
        .O(\add_ln700_11_reg_4824[7]_i_24_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_11_reg_4824[7]_i_25 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_34_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_34_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_11_reg_4824_reg[7]_i_17_0 [3]),
        .O(\add_ln700_11_reg_4824[7]_i_25_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_11_reg_4824[7]_i_26 
       (.I0(\add_ln700_11_reg_4824_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_34_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_11_reg_4824_reg[7]_i_17_0 [3]),
        .O(\add_ln700_11_reg_4824[7]_i_26_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_11_reg_4824[7]_i_27 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_17_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_11_reg_4824_reg[3]_i_14_n_5 ),
        .O(\add_ln700_11_reg_4824[7]_i_27_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_11_reg_4824[7]_i_35 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_17_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_11_reg_4824[7]_i_35_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_11_reg_4824[7]_i_36 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_17_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_17_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_11_reg_4824[7]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_11_reg_4824[7]_i_37 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_17_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_17_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_11_reg_4824_reg[7]_i_17_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_11_reg_4824[7]_i_37_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_11_reg_4824[7]_i_38 
       (.I0(Q[3]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_17_0 [2]),
        .O(\add_ln700_11_reg_4824[7]_i_38_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_11_reg_4824[7]_i_39 
       (.I0(Q[2]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_17_0 [1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_17_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_11_reg_4824[7]_i_39_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_11_reg_4824[7]_i_40 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_17_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_11_reg_4824_reg[7]_i_17_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_11_reg_4824_reg[7]_i_17_0 [1]),
        .O(\add_ln700_11_reg_4824[7]_i_40_n_1 ));
  CARRY4 \add_ln700_11_reg_4824_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_11_reg_4824_reg[3]_i_14_n_1 ,\add_ln700_11_reg_4824_reg[3]_i_14_n_2 ,\add_ln700_11_reg_4824_reg[3]_i_14_n_3 ,\add_ln700_11_reg_4824_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_11_reg_4824[3]_i_16_n_1 ,\add_ln700_11_reg_4824[3]_i_17_n_1 ,\add_ln700_11_reg_4824[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_11_reg_4824_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_11_reg_4824[3]_i_19_n_1 ,\add_ln700_11_reg_4824[3]_i_20_n_1 ,\add_ln700_11_reg_4824[3]_i_21_n_1 ,\add_ln700_11_reg_4824[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_11_reg_4824_reg[7]_i_16 
       (.CI(\add_ln700_11_reg_4824_reg[7]_i_17_n_1 ),
        .CO(\NLW_add_ln700_11_reg_4824_reg[7]_i_16_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_11_reg_4824_reg[7]_i_16_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_11_reg_4824[7]_i_20_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_11_reg_4824_reg[7]_i_17 
       (.CI(1'b0),
        .CO({\add_ln700_11_reg_4824_reg[7]_i_17_n_1 ,\add_ln700_11_reg_4824_reg[7]_i_17_n_2 ,\add_ln700_11_reg_4824_reg[7]_i_17_n_3 ,\add_ln700_11_reg_4824_reg[7]_i_17_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_11_reg_4824[7]_i_21_n_1 ,\add_ln700_11_reg_4824[7]_i_22_n_1 ,\add_ln700_11_reg_4824[7]_i_23_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_11_reg_4824[7]_i_24_n_1 ,\add_ln700_11_reg_4824[7]_i_25_n_1 ,\add_ln700_11_reg_4824[7]_i_26_n_1 ,\add_ln700_11_reg_4824[7]_i_27_n_1 }));
  CARRY4 \add_ln700_11_reg_4824_reg[7]_i_34 
       (.CI(\add_ln700_11_reg_4824_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_11_reg_4824_reg[7]_i_34_n_1 ,\NLW_add_ln700_11_reg_4824_reg[7]_i_34_CO_UNCONNECTED [2],\add_ln700_11_reg_4824_reg[7]_i_34_n_3 ,\add_ln700_11_reg_4824_reg[7]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_11_reg_4824[7]_i_35_n_1 ,\add_ln700_11_reg_4824[7]_i_36_n_1 ,\add_ln700_11_reg_4824[7]_i_37_n_1 }),
        .O({\NLW_add_ln700_11_reg_4824_reg[7]_i_34_O_UNCONNECTED [3],\add_ln700_11_reg_4824_reg[7]_i_34_n_6 ,\add_ln700_11_reg_4824_reg[7]_i_34_n_7 ,\add_ln700_11_reg_4824_reg[7]_i_34_n_8 }),
        .S({1'b1,\add_ln700_11_reg_4824[7]_i_38_n_1 ,\add_ln700_11_reg_4824[7]_i_39_n_1 ,\add_ln700_11_reg_4824[7]_i_40_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_59
   (S,
    p,
    Q,
    \add_ln700_13_reg_4829_reg[7]_i_3_0 ,
    O);
  output [0:0]S;
  output [6:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_13_reg_4829_reg[7]_i_3_0 ;
  input [0:0]O;

  wire [0:0]O;
  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_13_reg_4829[3]_i_10_n_1 ;
  wire \add_ln700_13_reg_4829[3]_i_11_n_1 ;
  wire \add_ln700_13_reg_4829[3]_i_12_n_1 ;
  wire \add_ln700_13_reg_4829[3]_i_13_n_1 ;
  wire \add_ln700_13_reg_4829[3]_i_14_n_1 ;
  wire \add_ln700_13_reg_4829[3]_i_7_n_1 ;
  wire \add_ln700_13_reg_4829[3]_i_8_n_1 ;
  wire \add_ln700_13_reg_4829[3]_i_9_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_10_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_11_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_12_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_13_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_14_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_17_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_18_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_19_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_20_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_21_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_22_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_23_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_8_n_1 ;
  wire \add_ln700_13_reg_4829[7]_i_9_n_1 ;
  wire \add_ln700_13_reg_4829_reg[3]_i_2_n_1 ;
  wire \add_ln700_13_reg_4829_reg[3]_i_2_n_2 ;
  wire \add_ln700_13_reg_4829_reg[3]_i_2_n_3 ;
  wire \add_ln700_13_reg_4829_reg[3]_i_2_n_4 ;
  wire \add_ln700_13_reg_4829_reg[3]_i_2_n_5 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_16_n_1 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_16_n_3 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_16_n_4 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_16_n_6 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_16_n_7 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_16_n_8 ;
  wire [3:0]\add_ln700_13_reg_4829_reg[7]_i_3_0 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_3_n_1 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_3_n_2 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_3_n_3 ;
  wire \add_ln700_13_reg_4829_reg[7]_i_3_n_4 ;
  wire [7:7]mul_ln1352_10_fu_2320_p2;
  wire [6:0]p;
  wire [3:0]\NLW_add_ln700_13_reg_4829_reg[7]_i_15_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_13_reg_4829_reg[7]_i_15_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_13_reg_4829_reg[7]_i_16_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_13_reg_4829_reg[7]_i_16_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_13_reg_4829[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_13_reg_4829[3]_i_14_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_13_reg_4829_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_13_reg_4829_reg[7]_i_3_0 [2]),
        .O(\add_ln700_13_reg_4829[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_13_reg_4829[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_13_reg_4829_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_13_reg_4829_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_13_reg_4829_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_13_reg_4829[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_13_reg_4829[3]_i_12 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_13_reg_4829[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_13_reg_4829[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_13_reg_4829_reg[7]_i_3_0 [0]),
        .O(\add_ln700_13_reg_4829[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_13_reg_4829[3]_i_14 
       (.I0(Q[3]),
        .I1(\add_ln700_13_reg_4829_reg[7]_i_3_0 [0]),
        .O(\add_ln700_13_reg_4829[3]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_13_reg_4829[3]_i_7 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_13_reg_4829_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_13_reg_4829_reg[7]_i_3_0 [0]),
        .O(\add_ln700_13_reg_4829[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_13_reg_4829[3]_i_8 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_13_reg_4829[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_13_reg_4829[3]_i_9 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_13_reg_4829[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_13_reg_4829[7]_i_10 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_13_reg_4829_reg[3]_i_2_n_5 ),
        .O(\add_ln700_13_reg_4829[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_13_reg_4829[7]_i_11 
       (.I0(Q[2]),
        .I1(\add_ln700_13_reg_4829_reg[7]_i_16_n_7 ),
        .I2(\add_ln700_13_reg_4829_reg[7]_i_16_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_13_reg_4829_reg[7]_i_3_0 [3]),
        .O(\add_ln700_13_reg_4829[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_13_reg_4829[7]_i_12 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_16_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[7]_i_16_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_13_reg_4829_reg[7]_i_3_0 [3]),
        .O(\add_ln700_13_reg_4829[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_13_reg_4829[7]_i_13 
       (.I0(\add_ln700_13_reg_4829_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_13_reg_4829_reg[7]_i_16_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_13_reg_4829_reg[7]_i_3_0 [3]),
        .O(\add_ln700_13_reg_4829[7]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_13_reg_4829[7]_i_14 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_13_reg_4829_reg[3]_i_2_n_5 ),
        .O(\add_ln700_13_reg_4829[7]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_13_reg_4829[7]_i_17 
       (.I0(Q[3]),
        .I1(\add_ln700_13_reg_4829_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_13_reg_4829_reg[7]_i_16_n_6 ),
        .I3(\add_ln700_13_reg_4829_reg[7]_i_16_n_1 ),
        .O(\add_ln700_13_reg_4829[7]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_13_reg_4829[7]_i_18 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_13_reg_4829[7]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_13_reg_4829[7]_i_19 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_13_reg_4829_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_13_reg_4829[7]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_13_reg_4829[7]_i_20 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_13_reg_4829_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_13_reg_4829[7]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_13_reg_4829[7]_i_21 
       (.I0(Q[3]),
        .I1(\add_ln700_13_reg_4829_reg[7]_i_3_0 [2]),
        .O(\add_ln700_13_reg_4829[7]_i_21_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_13_reg_4829[7]_i_22 
       (.I0(Q[2]),
        .I1(\add_ln700_13_reg_4829_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_13_reg_4829_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_13_reg_4829[7]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_13_reg_4829[7]_i_23 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_13_reg_4829_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_13_reg_4829_reg[7]_i_3_0 [1]),
        .O(\add_ln700_13_reg_4829[7]_i_23_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_13_reg_4829[7]_i_4 
       (.I0(O),
        .I1(mul_ln1352_10_fu_2320_p2),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_13_reg_4829[7]_i_8 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_16_n_7 ),
        .I1(\add_ln700_13_reg_4829_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_13_reg_4829[7]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_13_reg_4829[7]_i_9 
       (.I0(\add_ln700_13_reg_4829_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[7]_i_16_n_8 ),
        .O(\add_ln700_13_reg_4829[7]_i_9_n_1 ));
  CARRY4 \add_ln700_13_reg_4829_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_13_reg_4829_reg[3]_i_2_n_1 ,\add_ln700_13_reg_4829_reg[3]_i_2_n_2 ,\add_ln700_13_reg_4829_reg[3]_i_2_n_3 ,\add_ln700_13_reg_4829_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_13_reg_4829[3]_i_7_n_1 ,\add_ln700_13_reg_4829[3]_i_8_n_1 ,\add_ln700_13_reg_4829[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_13_reg_4829_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_13_reg_4829[3]_i_10_n_1 ,\add_ln700_13_reg_4829[3]_i_11_n_1 ,\add_ln700_13_reg_4829[3]_i_12_n_1 ,\add_ln700_13_reg_4829[3]_i_13_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_13_reg_4829_reg[7]_i_15 
       (.CI(\add_ln700_13_reg_4829_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_13_reg_4829_reg[7]_i_15_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_13_reg_4829_reg[7]_i_15_O_UNCONNECTED [3:1],mul_ln1352_10_fu_2320_p2}),
        .S({1'b0,1'b0,1'b0,\add_ln700_13_reg_4829[7]_i_17_n_1 }));
  CARRY4 \add_ln700_13_reg_4829_reg[7]_i_16 
       (.CI(\add_ln700_13_reg_4829_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_13_reg_4829_reg[7]_i_16_n_1 ,\NLW_add_ln700_13_reg_4829_reg[7]_i_16_CO_UNCONNECTED [2],\add_ln700_13_reg_4829_reg[7]_i_16_n_3 ,\add_ln700_13_reg_4829_reg[7]_i_16_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_13_reg_4829[7]_i_18_n_1 ,\add_ln700_13_reg_4829[7]_i_19_n_1 ,\add_ln700_13_reg_4829[7]_i_20_n_1 }),
        .O({\NLW_add_ln700_13_reg_4829_reg[7]_i_16_O_UNCONNECTED [3],\add_ln700_13_reg_4829_reg[7]_i_16_n_6 ,\add_ln700_13_reg_4829_reg[7]_i_16_n_7 ,\add_ln700_13_reg_4829_reg[7]_i_16_n_8 }),
        .S({1'b1,\add_ln700_13_reg_4829[7]_i_21_n_1 ,\add_ln700_13_reg_4829[7]_i_22_n_1 ,\add_ln700_13_reg_4829[7]_i_23_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_13_reg_4829_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_13_reg_4829_reg[7]_i_3_n_1 ,\add_ln700_13_reg_4829_reg[7]_i_3_n_2 ,\add_ln700_13_reg_4829_reg[7]_i_3_n_3 ,\add_ln700_13_reg_4829_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_13_reg_4829[7]_i_8_n_1 ,\add_ln700_13_reg_4829[7]_i_9_n_1 ,\add_ln700_13_reg_4829[7]_i_10_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_13_reg_4829[7]_i_11_n_1 ,\add_ln700_13_reg_4829[7]_i_12_n_1 ,\add_ln700_13_reg_4829[7]_i_13_n_1 ,\add_ln700_13_reg_4829[7]_i_14_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_60
   (p,
    Q,
    \add_ln700_13_reg_4829_reg[9]_i_26_0 );
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_13_reg_4829_reg[9]_i_26_0 ;

  wire [3:0]Q;
  wire \add_ln700_13_reg_4829[9]_i_37_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_38_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_39_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_40_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_41_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_42_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_43_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_44_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_46_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_47_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_48_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_49_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_50_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_51_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_52_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_60_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_61_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_62_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_63_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_64_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_65_n_1 ;
  wire \add_ln700_13_reg_4829[9]_i_66_n_1 ;
  wire [3:0]\add_ln700_13_reg_4829_reg[9]_i_26_0 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_26_n_1 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_26_n_2 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_26_n_3 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_26_n_4 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_34_n_1 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_34_n_2 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_34_n_3 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_34_n_4 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_34_n_5 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_59_n_1 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_59_n_3 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_59_n_4 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_59_n_6 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_59_n_7 ;
  wire \add_ln700_13_reg_4829_reg[9]_i_59_n_8 ;
  wire [7:0]p;
  wire [3:0]\NLW_add_ln700_13_reg_4829_reg[9]_i_25_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_13_reg_4829_reg[9]_i_25_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln700_13_reg_4829_reg[9]_i_59_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_13_reg_4829_reg[9]_i_59_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_13_reg_4829[9]_i_37 
       (.I0(Q[3]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_26_0 [3]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_59_n_6 ),
        .I3(\add_ln700_13_reg_4829_reg[9]_i_59_n_1 ),
        .O(\add_ln700_13_reg_4829[9]_i_37_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_13_reg_4829[9]_i_38 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_59_n_7 ),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_26_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_13_reg_4829[9]_i_38_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_13_reg_4829[9]_i_39 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_26_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_59_n_8 ),
        .O(\add_ln700_13_reg_4829[9]_i_39_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_13_reg_4829[9]_i_40 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_26_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_34_n_5 ),
        .O(\add_ln700_13_reg_4829[9]_i_40_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_13_reg_4829[9]_i_41 
       (.I0(Q[2]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_59_n_7 ),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_59_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_13_reg_4829_reg[9]_i_26_0 [3]),
        .O(\add_ln700_13_reg_4829[9]_i_41_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_13_reg_4829[9]_i_42 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_59_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_59_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_13_reg_4829_reg[9]_i_26_0 [3]),
        .O(\add_ln700_13_reg_4829[9]_i_42_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_13_reg_4829[9]_i_43 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_34_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_59_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_13_reg_4829_reg[9]_i_26_0 [3]),
        .O(\add_ln700_13_reg_4829[9]_i_43_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_13_reg_4829[9]_i_44 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_26_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_34_n_5 ),
        .O(\add_ln700_13_reg_4829[9]_i_44_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_13_reg_4829[9]_i_46 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_26_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_26_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_13_reg_4829_reg[9]_i_26_0 [0]),
        .O(\add_ln700_13_reg_4829[9]_i_46_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_13_reg_4829[9]_i_47 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_26_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_26_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_13_reg_4829[9]_i_47_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_13_reg_4829[9]_i_48 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_13_reg_4829[9]_i_48_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_13_reg_4829[9]_i_49 
       (.I0(Q[2]),
        .I1(\add_ln700_13_reg_4829[9]_i_60_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_13_reg_4829_reg[9]_i_26_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_13_reg_4829_reg[9]_i_26_0 [2]),
        .O(\add_ln700_13_reg_4829[9]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_13_reg_4829[9]_i_50 
       (.I0(Q[0]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_26_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_13_reg_4829_reg[9]_i_26_0 [1]),
        .I4(\add_ln700_13_reg_4829_reg[9]_i_26_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_13_reg_4829[9]_i_50_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_13_reg_4829[9]_i_51 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_26_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_13_reg_4829[9]_i_51_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_13_reg_4829[9]_i_52 
       (.I0(Q[0]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_26_0 [0]),
        .O(\add_ln700_13_reg_4829[9]_i_52_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_13_reg_4829[9]_i_60 
       (.I0(Q[3]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_26_0 [0]),
        .O(\add_ln700_13_reg_4829[9]_i_60_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_13_reg_4829[9]_i_61 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_26_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_13_reg_4829[9]_i_61_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_13_reg_4829[9]_i_62 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_26_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_26_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_13_reg_4829[9]_i_62_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_13_reg_4829[9]_i_63 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_26_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_26_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_13_reg_4829_reg[9]_i_26_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_13_reg_4829[9]_i_63_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_13_reg_4829[9]_i_64 
       (.I0(Q[3]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_26_0 [2]),
        .O(\add_ln700_13_reg_4829[9]_i_64_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_13_reg_4829[9]_i_65 
       (.I0(Q[2]),
        .I1(\add_ln700_13_reg_4829_reg[9]_i_26_0 [1]),
        .I2(\add_ln700_13_reg_4829_reg[9]_i_26_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_13_reg_4829[9]_i_65_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_13_reg_4829[9]_i_66 
       (.I0(\add_ln700_13_reg_4829_reg[9]_i_26_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_13_reg_4829_reg[9]_i_26_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_13_reg_4829_reg[9]_i_26_0 [1]),
        .O(\add_ln700_13_reg_4829[9]_i_66_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_25 
       (.CI(\add_ln700_13_reg_4829_reg[9]_i_26_n_1 ),
        .CO(\NLW_add_ln700_13_reg_4829_reg[9]_i_25_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_13_reg_4829_reg[9]_i_25_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_13_reg_4829[9]_i_37_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_26 
       (.CI(1'b0),
        .CO({\add_ln700_13_reg_4829_reg[9]_i_26_n_1 ,\add_ln700_13_reg_4829_reg[9]_i_26_n_2 ,\add_ln700_13_reg_4829_reg[9]_i_26_n_3 ,\add_ln700_13_reg_4829_reg[9]_i_26_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_13_reg_4829[9]_i_38_n_1 ,\add_ln700_13_reg_4829[9]_i_39_n_1 ,\add_ln700_13_reg_4829[9]_i_40_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_13_reg_4829[9]_i_41_n_1 ,\add_ln700_13_reg_4829[9]_i_42_n_1 ,\add_ln700_13_reg_4829[9]_i_43_n_1 ,\add_ln700_13_reg_4829[9]_i_44_n_1 }));
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_34 
       (.CI(1'b0),
        .CO({\add_ln700_13_reg_4829_reg[9]_i_34_n_1 ,\add_ln700_13_reg_4829_reg[9]_i_34_n_2 ,\add_ln700_13_reg_4829_reg[9]_i_34_n_3 ,\add_ln700_13_reg_4829_reg[9]_i_34_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_13_reg_4829[9]_i_46_n_1 ,\add_ln700_13_reg_4829[9]_i_47_n_1 ,\add_ln700_13_reg_4829[9]_i_48_n_1 ,1'b0}),
        .O({\add_ln700_13_reg_4829_reg[9]_i_34_n_5 ,p[2:0]}),
        .S({\add_ln700_13_reg_4829[9]_i_49_n_1 ,\add_ln700_13_reg_4829[9]_i_50_n_1 ,\add_ln700_13_reg_4829[9]_i_51_n_1 ,\add_ln700_13_reg_4829[9]_i_52_n_1 }));
  CARRY4 \add_ln700_13_reg_4829_reg[9]_i_59 
       (.CI(\add_ln700_13_reg_4829_reg[9]_i_34_n_1 ),
        .CO({\add_ln700_13_reg_4829_reg[9]_i_59_n_1 ,\NLW_add_ln700_13_reg_4829_reg[9]_i_59_CO_UNCONNECTED [2],\add_ln700_13_reg_4829_reg[9]_i_59_n_3 ,\add_ln700_13_reg_4829_reg[9]_i_59_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_13_reg_4829[9]_i_61_n_1 ,\add_ln700_13_reg_4829[9]_i_62_n_1 ,\add_ln700_13_reg_4829[9]_i_63_n_1 }),
        .O({\NLW_add_ln700_13_reg_4829_reg[9]_i_59_O_UNCONNECTED [3],\add_ln700_13_reg_4829_reg[9]_i_59_n_6 ,\add_ln700_13_reg_4829_reg[9]_i_59_n_7 ,\add_ln700_13_reg_4829_reg[9]_i_59_n_8 }),
        .S({1'b1,\add_ln700_13_reg_4829[9]_i_64_n_1 ,\add_ln700_13_reg_4829[9]_i_65_n_1 ,\add_ln700_13_reg_4829[9]_i_66_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_6jw_Mul_LUT_0_61
   (S,
    p,
    Q,
    \add_ln700_11_reg_4824_reg[7]_i_3_0 ,
    \add_ln700_11_reg_4824_reg[7] );
  output [0:0]S;
  output [7:0]p;
  input [3:0]Q;
  input [3:0]\add_ln700_11_reg_4824_reg[7]_i_3_0 ;
  input [0:0]\add_ln700_11_reg_4824_reg[7] ;

  wire [3:0]Q;
  wire [0:0]S;
  wire \add_ln700_11_reg_4824[3]_i_10_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_11_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_12_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_13_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_15_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_7_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_8_n_1 ;
  wire \add_ln700_11_reg_4824[3]_i_9_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_10_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_11_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_12_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_13_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_14_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_15_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_18_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_28_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_29_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_30_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_31_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_32_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_33_n_1 ;
  wire \add_ln700_11_reg_4824[7]_i_9_n_1 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_2_n_1 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_2_n_2 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_2_n_3 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_2_n_4 ;
  wire \add_ln700_11_reg_4824_reg[3]_i_2_n_5 ;
  wire [0:0]\add_ln700_11_reg_4824_reg[7] ;
  wire \add_ln700_11_reg_4824_reg[7]_i_19_n_1 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_19_n_3 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_19_n_4 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_19_n_6 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_19_n_7 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_19_n_8 ;
  wire [3:0]\add_ln700_11_reg_4824_reg[7]_i_3_0 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_3_n_1 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_3_n_2 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_3_n_3 ;
  wire \add_ln700_11_reg_4824_reg[7]_i_3_n_4 ;
  wire [7:0]p;
  wire [2:2]\NLW_add_ln700_11_reg_4824_reg[7]_i_19_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln700_11_reg_4824_reg[7]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_11_reg_4824_reg[7]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_11_reg_4824_reg[7]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_11_reg_4824[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_11_reg_4824[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_11_reg_4824_reg[7]_i_3_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_11_reg_4824_reg[7]_i_3_0 [2]),
        .O(\add_ln700_11_reg_4824[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_11_reg_4824[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_11_reg_4824_reg[7]_i_3_0 [1]),
        .I4(\add_ln700_11_reg_4824_reg[7]_i_3_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_11_reg_4824[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_11_reg_4824[3]_i_12 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_3_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_11_reg_4824[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_11_reg_4824[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_3_0 [0]),
        .O(\add_ln700_11_reg_4824[3]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_11_reg_4824[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_3_0 [0]),
        .O(\add_ln700_11_reg_4824[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_11_reg_4824[3]_i_7 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_3_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_3_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_11_reg_4824_reg[7]_i_3_0 [0]),
        .O(\add_ln700_11_reg_4824[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_11_reg_4824[3]_i_8 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_3_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_11_reg_4824[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_11_reg_4824[3]_i_9 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_11_reg_4824[3]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_11_reg_4824[7]_i_10 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_19_n_8 ),
        .O(\add_ln700_11_reg_4824[7]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_11_reg_4824[7]_i_11 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_11_reg_4824_reg[3]_i_2_n_5 ),
        .O(\add_ln700_11_reg_4824[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_11_reg_4824[7]_i_12 
       (.I0(Q[2]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_19_n_7 ),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_19_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_11_reg_4824_reg[7]_i_3_0 [3]),
        .O(\add_ln700_11_reg_4824[7]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_11_reg_4824[7]_i_13 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_19_n_8 ),
        .I1(Q[1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_19_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_11_reg_4824_reg[7]_i_3_0 [3]),
        .O(\add_ln700_11_reg_4824[7]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44B0F0F)) 
    \add_ln700_11_reg_4824[7]_i_14 
       (.I0(\add_ln700_11_reg_4824_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_19_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_11_reg_4824_reg[7]_i_3_0 [3]),
        .O(\add_ln700_11_reg_4824[7]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_11_reg_4824[7]_i_15 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_3_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_11_reg_4824_reg[3]_i_2_n_5 ),
        .O(\add_ln700_11_reg_4824[7]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h8F70)) 
    \add_ln700_11_reg_4824[7]_i_18 
       (.I0(Q[3]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_3_0 [3]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_19_n_6 ),
        .I3(\add_ln700_11_reg_4824_reg[7]_i_19_n_1 ),
        .O(\add_ln700_11_reg_4824[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_11_reg_4824[7]_i_28 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_3_0 [2]),
        .I1(Q[3]),
        .O(\add_ln700_11_reg_4824[7]_i_28_n_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \add_ln700_11_reg_4824[7]_i_29 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_3_0 [1]),
        .I1(Q[3]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_3_0 [2]),
        .I3(Q[2]),
        .O(\add_ln700_11_reg_4824[7]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_11_reg_4824[7]_i_30 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_3_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_11_reg_4824_reg[7]_i_3_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_11_reg_4824[7]_i_30_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_11_reg_4824[7]_i_31 
       (.I0(Q[3]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_3_0 [2]),
        .O(\add_ln700_11_reg_4824[7]_i_31_n_1 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \add_ln700_11_reg_4824[7]_i_32 
       (.I0(Q[2]),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_3_0 [1]),
        .I2(\add_ln700_11_reg_4824_reg[7]_i_3_0 [2]),
        .I3(Q[3]),
        .O(\add_ln700_11_reg_4824[7]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'h18A0CFFF87FF0FFF)) 
    \add_ln700_11_reg_4824[7]_i_33 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\add_ln700_11_reg_4824_reg[7]_i_3_0 [2]),
        .I4(Q[3]),
        .I5(\add_ln700_11_reg_4824_reg[7]_i_3_0 [1]),
        .O(\add_ln700_11_reg_4824[7]_i_33_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_11_reg_4824[7]_i_4 
       (.I0(p[7]),
        .I1(\add_ln700_11_reg_4824_reg[7] ),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_11_reg_4824[7]_i_9 
       (.I0(\add_ln700_11_reg_4824_reg[7]_i_19_n_7 ),
        .I1(\add_ln700_11_reg_4824_reg[7]_i_3_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_11_reg_4824[7]_i_9_n_1 ));
  CARRY4 \add_ln700_11_reg_4824_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_11_reg_4824_reg[3]_i_2_n_1 ,\add_ln700_11_reg_4824_reg[3]_i_2_n_2 ,\add_ln700_11_reg_4824_reg[3]_i_2_n_3 ,\add_ln700_11_reg_4824_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_11_reg_4824[3]_i_7_n_1 ,\add_ln700_11_reg_4824[3]_i_8_n_1 ,\add_ln700_11_reg_4824[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_11_reg_4824_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_11_reg_4824[3]_i_10_n_1 ,\add_ln700_11_reg_4824[3]_i_11_n_1 ,\add_ln700_11_reg_4824[3]_i_12_n_1 ,\add_ln700_11_reg_4824[3]_i_13_n_1 }));
  CARRY4 \add_ln700_11_reg_4824_reg[7]_i_19 
       (.CI(\add_ln700_11_reg_4824_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_11_reg_4824_reg[7]_i_19_n_1 ,\NLW_add_ln700_11_reg_4824_reg[7]_i_19_CO_UNCONNECTED [2],\add_ln700_11_reg_4824_reg[7]_i_19_n_3 ,\add_ln700_11_reg_4824_reg[7]_i_19_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln700_11_reg_4824[7]_i_28_n_1 ,\add_ln700_11_reg_4824[7]_i_29_n_1 ,\add_ln700_11_reg_4824[7]_i_30_n_1 }),
        .O({\NLW_add_ln700_11_reg_4824_reg[7]_i_19_O_UNCONNECTED [3],\add_ln700_11_reg_4824_reg[7]_i_19_n_6 ,\add_ln700_11_reg_4824_reg[7]_i_19_n_7 ,\add_ln700_11_reg_4824_reg[7]_i_19_n_8 }),
        .S({1'b1,\add_ln700_11_reg_4824[7]_i_31_n_1 ,\add_ln700_11_reg_4824[7]_i_32_n_1 ,\add_ln700_11_reg_4824[7]_i_33_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_11_reg_4824_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\add_ln700_11_reg_4824_reg[7]_i_3_n_1 ,\add_ln700_11_reg_4824_reg[7]_i_3_n_2 ,\add_ln700_11_reg_4824_reg[7]_i_3_n_3 ,\add_ln700_11_reg_4824_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_11_reg_4824[7]_i_9_n_1 ,\add_ln700_11_reg_4824[7]_i_10_n_1 ,\add_ln700_11_reg_4824[7]_i_11_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_11_reg_4824[7]_i_12_n_1 ,\add_ln700_11_reg_4824[7]_i_13_n_1 ,\add_ln700_11_reg_4824[7]_i_14_n_1 ,\add_ln700_11_reg_4824[7]_i_15_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_11_reg_4824_reg[7]_i_8 
       (.CI(\add_ln700_11_reg_4824_reg[7]_i_3_n_1 ),
        .CO(\NLW_add_ln700_11_reg_4824_reg[7]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_11_reg_4824_reg[7]_i_8_O_UNCONNECTED [3:1],p[7]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_11_reg_4824[7]_i_18_n_1 }));
endmodule

(* ap_ST_fsm_state1 = "4'b0001" *) (* ap_ST_fsm_state2 = "4'b0010" *) (* ap_ST_fsm_state3 = "4'b0100" *) 
(* ap_ST_fsm_state4 = "4'b1000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3
   (ap_clk,
    ap_rst_n,
    in0_V_V_TDATA,
    in0_V_V_TVALID,
    in0_V_V_TREADY,
    weights_V_V_TDATA,
    weights_V_V_TVALID,
    weights_V_V_TREADY,
    out_V_V_TDATA,
    out_V_V_TVALID,
    out_V_V_TREADY);
  input ap_clk;
  input ap_rst_n;
  input [31:0]in0_V_V_TDATA;
  input in0_V_V_TVALID;
  output in0_V_V_TREADY;
  input [127:0]weights_V_V_TDATA;
  input weights_V_V_TVALID;
  output weights_V_V_TREADY;
  output [15:0]out_V_V_TDATA;
  output out_V_V_TVALID;
  input out_V_V_TREADY;

  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Matrix_Vector_Activa_fu_140_ap_start_reg;
  wire grp_Matrix_Vector_Activa_fu_140_n_10;
  wire grp_Matrix_Vector_Activa_fu_140_n_11;
  wire grp_Matrix_Vector_Activa_fu_140_n_12;
  wire grp_Matrix_Vector_Activa_fu_140_n_13;
  wire grp_Matrix_Vector_Activa_fu_140_n_15;
  wire grp_Matrix_Vector_Activa_fu_140_n_16;
  wire grp_Matrix_Vector_Activa_fu_140_n_34;
  wire grp_Matrix_Vector_Activa_fu_140_n_35;
  wire grp_Matrix_Vector_Activa_fu_140_n_36;
  wire grp_Matrix_Vector_Activa_fu_140_n_37;
  wire grp_Matrix_Vector_Activa_fu_140_n_5;
  wire grp_Matrix_Vector_Activa_fu_140_n_6;
  wire grp_Matrix_Vector_Activa_fu_140_n_7;
  wire grp_Matrix_Vector_Activa_fu_140_n_8;
  wire grp_Matrix_Vector_Activa_fu_140_n_9;
  wire [15:0]grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA;
  wire grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID;
  wire grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY;
  wire \ibuf_inst/ireg01_out ;
  wire \ibuf_inst/p_0_in ;
  wire \ibuf_inst/p_0_in_0 ;
  wire [31:0]in0_V_V_TDATA;
  wire [31:0]in0_V_V_TDATA_int;
  wire in0_V_V_TREADY;
  wire in0_V_V_TVALID;
  wire in0_V_V_TVALID_int;
  wire [15:0]out_V_V_TDATA;
  wire out_V_V_TREADY;
  wire out_V_V_TVALID;
  wire p_0_in;
  wire regslice_both_out_V_V_U_n_10;
  wire regslice_both_out_V_V_U_n_11;
  wire regslice_both_out_V_V_U_n_4;
  wire regslice_both_out_V_V_U_n_5;
  wire regslice_both_out_V_V_U_n_6;
  wire regslice_both_out_V_V_U_n_7;
  wire regslice_both_out_V_V_U_n_8;
  wire regslice_both_out_V_V_U_n_9;
  wire [127:0]weights_V_V_TDATA;
  wire [127:0]weights_V_V_TDATA_int;
  wire weights_V_V_TREADY;
  wire weights_V_V_TVALID;
  wire weights_V_V_TVALID_int;

  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_3_Matrix_Vector_Activa grp_Matrix_Vector_Activa_fu_140
       (.D(ap_NS_fsm[3:2]),
        .E(\ibuf_inst/ireg01_out ),
        .Q(\ibuf_inst/p_0_in ),
        .SR(grp_Matrix_Vector_Activa_fu_140_n_15),
        .\add_ln700_75_reg_5464_reg[2]_0 (grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA),
        .\ap_CS_fsm_reg[1]_0 (grp_Matrix_Vector_Activa_fu_140_n_16),
        .\ap_CS_fsm_reg[2]_0 (p_0_in),
        .\ap_CS_fsm_reg[3] ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(ap_rst_n_inv),
        .ap_rst_n(ap_rst_n),
        .grp_Matrix_Vector_Activa_fu_140_ap_start_reg(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID(grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID),
        .grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .\icmp_ln899_14_reg_5224_pp0_iter3_reg_reg[0]_0 (grp_Matrix_Vector_Activa_fu_140_n_35),
        .\icmp_ln899_28_reg_5294_pp0_iter3_reg_reg[0]_0 (grp_Matrix_Vector_Activa_fu_140_n_36),
        .\icmp_ln899_42_reg_5364_pp0_iter3_reg_reg[0]_0 (grp_Matrix_Vector_Activa_fu_140_n_37),
        .\icmp_ln899_reg_5154_pp0_iter3_reg_reg[0]_0 (grp_Matrix_Vector_Activa_fu_140_n_34),
        .\ireg_reg[16] ({grp_Matrix_Vector_Activa_fu_140_n_5,grp_Matrix_Vector_Activa_fu_140_n_6,grp_Matrix_Vector_Activa_fu_140_n_7,grp_Matrix_Vector_Activa_fu_140_n_8,grp_Matrix_Vector_Activa_fu_140_n_9,grp_Matrix_Vector_Activa_fu_140_n_10,grp_Matrix_Vector_Activa_fu_140_n_11,grp_Matrix_Vector_Activa_fu_140_n_12,grp_Matrix_Vector_Activa_fu_140_n_13}),
        .\nf_assign_fu_516_reg[0]_0 ({weights_V_V_TVALID_int,weights_V_V_TDATA_int}),
        .\odata_reg[0] ({in0_V_V_TVALID_int,in0_V_V_TDATA_int}),
        .\odata_reg[16] ({\ibuf_inst/p_0_in_0 ,regslice_both_out_V_V_U_n_4,regslice_both_out_V_V_U_n_5,regslice_both_out_V_V_U_n_6,regslice_both_out_V_V_U_n_7,regslice_both_out_V_V_U_n_8,regslice_both_out_V_V_U_n_9,regslice_both_out_V_V_U_n_10,regslice_both_out_V_V_U_n_11}));
  FDRE #(
    .INIT(1'b0)) 
    grp_Matrix_Vector_Activa_fu_140_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Matrix_Vector_Activa_fu_140_n_16),
        .Q(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_in0_V_V_U
       (.D({in0_V_V_TVALID,in0_V_V_TDATA}),
        .E(\ibuf_inst/ireg01_out ),
        .Q(\ibuf_inst/p_0_in ),
        .SR(grp_Matrix_Vector_Activa_fu_140_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_V_TREADY(in0_V_V_TREADY),
        .\odata_reg[0] (ap_rst_n_inv),
        .\odata_reg[0]_0 (p_0_in),
        .\odata_reg[32] ({in0_V_V_TVALID_int,in0_V_V_TDATA_int}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_out_V_V_U
       (.D({grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID,grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA}),
        .Q(ap_CS_fsm_state4),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[16] ({\ibuf_inst/p_0_in_0 ,regslice_both_out_V_V_U_n_4,regslice_both_out_V_V_U_n_5,regslice_both_out_V_V_U_n_6,regslice_both_out_V_V_U_n_7,regslice_both_out_V_V_U_n_8,regslice_both_out_V_V_U_n_9,regslice_both_out_V_V_U_n_10,regslice_both_out_V_V_U_n_11}),
        .\odata_reg[0] (ap_rst_n_inv),
        .\odata_reg[11] (grp_Matrix_Vector_Activa_fu_140_n_36),
        .\odata_reg[15] (grp_Matrix_Vector_Activa_fu_140_n_37),
        .\odata_reg[16] ({out_V_V_TVALID,out_V_V_TDATA}),
        .\odata_reg[16]_0 ({grp_Matrix_Vector_Activa_fu_140_n_5,grp_Matrix_Vector_Activa_fu_140_n_6,grp_Matrix_Vector_Activa_fu_140_n_7,grp_Matrix_Vector_Activa_fu_140_n_8,grp_Matrix_Vector_Activa_fu_140_n_9,grp_Matrix_Vector_Activa_fu_140_n_10,grp_Matrix_Vector_Activa_fu_140_n_11,grp_Matrix_Vector_Activa_fu_140_n_12,grp_Matrix_Vector_Activa_fu_140_n_13}),
        .\odata_reg[3] (grp_Matrix_Vector_Activa_fu_140_n_34),
        .\odata_reg[7] (grp_Matrix_Vector_Activa_fu_140_n_35),
        .out_V_V_TREADY(out_V_V_TREADY),
        .out_V_V_TREADY_0(ap_NS_fsm[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0 regslice_both_weights_V_V_U
       (.D({weights_V_V_TVALID,weights_V_V_TDATA}),
        .Q({weights_V_V_TVALID_int,weights_V_V_TDATA_int}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .\ireg_reg[128] (ap_CS_fsm_state3),
        .weights_V_V_TREADY(weights_V_V_TREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf
   (D,
    Q,
    in0_V_V_TREADY,
    \ireg_reg[32]_0 ,
    ap_rst_n,
    SR,
    E,
    ap_clk);
  output [32:0]D;
  output [0:0]Q;
  output in0_V_V_TREADY;
  input [32:0]\ireg_reg[32]_0 ;
  input ap_rst_n;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire in0_V_V_TREADY;
  wire [32:0]\ireg_reg[32]_0 ;
  wire \ireg_reg_n_1_[0] ;
  wire \ireg_reg_n_1_[10] ;
  wire \ireg_reg_n_1_[11] ;
  wire \ireg_reg_n_1_[12] ;
  wire \ireg_reg_n_1_[13] ;
  wire \ireg_reg_n_1_[14] ;
  wire \ireg_reg_n_1_[15] ;
  wire \ireg_reg_n_1_[16] ;
  wire \ireg_reg_n_1_[17] ;
  wire \ireg_reg_n_1_[18] ;
  wire \ireg_reg_n_1_[19] ;
  wire \ireg_reg_n_1_[1] ;
  wire \ireg_reg_n_1_[20] ;
  wire \ireg_reg_n_1_[21] ;
  wire \ireg_reg_n_1_[22] ;
  wire \ireg_reg_n_1_[23] ;
  wire \ireg_reg_n_1_[24] ;
  wire \ireg_reg_n_1_[25] ;
  wire \ireg_reg_n_1_[26] ;
  wire \ireg_reg_n_1_[27] ;
  wire \ireg_reg_n_1_[28] ;
  wire \ireg_reg_n_1_[29] ;
  wire \ireg_reg_n_1_[2] ;
  wire \ireg_reg_n_1_[30] ;
  wire \ireg_reg_n_1_[31] ;
  wire \ireg_reg_n_1_[3] ;
  wire \ireg_reg_n_1_[4] ;
  wire \ireg_reg_n_1_[5] ;
  wire \ireg_reg_n_1_[6] ;
  wire \ireg_reg_n_1_[7] ;
  wire \ireg_reg_n_1_[8] ;
  wire \ireg_reg_n_1_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h08)) 
    in0_V_V_TREADY_INST_0
       (.I0(\ireg_reg[32]_0 [32]),
        .I1(ap_rst_n),
        .I2(Q),
        .O(in0_V_V_TREADY));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [0]),
        .Q(\ireg_reg_n_1_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [10]),
        .Q(\ireg_reg_n_1_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [11]),
        .Q(\ireg_reg_n_1_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [12]),
        .Q(\ireg_reg_n_1_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [13]),
        .Q(\ireg_reg_n_1_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [14]),
        .Q(\ireg_reg_n_1_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [15]),
        .Q(\ireg_reg_n_1_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [16]),
        .Q(\ireg_reg_n_1_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [17]),
        .Q(\ireg_reg_n_1_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [18]),
        .Q(\ireg_reg_n_1_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [19]),
        .Q(\ireg_reg_n_1_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [1]),
        .Q(\ireg_reg_n_1_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [20]),
        .Q(\ireg_reg_n_1_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [21]),
        .Q(\ireg_reg_n_1_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [22]),
        .Q(\ireg_reg_n_1_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [23]),
        .Q(\ireg_reg_n_1_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [24]),
        .Q(\ireg_reg_n_1_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [25]),
        .Q(\ireg_reg_n_1_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [26]),
        .Q(\ireg_reg_n_1_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [27]),
        .Q(\ireg_reg_n_1_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [28]),
        .Q(\ireg_reg_n_1_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [29]),
        .Q(\ireg_reg_n_1_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [2]),
        .Q(\ireg_reg_n_1_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [30]),
        .Q(\ireg_reg_n_1_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [31]),
        .Q(\ireg_reg_n_1_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [32]),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [3]),
        .Q(\ireg_reg_n_1_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [4]),
        .Q(\ireg_reg_n_1_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [5]),
        .Q(\ireg_reg_n_1_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [6]),
        .Q(\ireg_reg_n_1_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [7]),
        .Q(\ireg_reg_n_1_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [8]),
        .Q(\ireg_reg_n_1_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[32]_0 [9]),
        .Q(\ireg_reg_n_1_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[0]_i_1__0 
       (.I0(\ireg_reg_n_1_[0] ),
        .I1(\ireg_reg[32]_0 [0]),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[10]_i_1__0 
       (.I0(\ireg_reg_n_1_[10] ),
        .I1(\ireg_reg[32]_0 [10]),
        .I2(Q),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[11]_i_1__0 
       (.I0(\ireg_reg_n_1_[11] ),
        .I1(\ireg_reg[32]_0 [11]),
        .I2(Q),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[12]_i_1__0 
       (.I0(\ireg_reg_n_1_[12] ),
        .I1(\ireg_reg[32]_0 [12]),
        .I2(Q),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[13]_i_1__0 
       (.I0(\ireg_reg_n_1_[13] ),
        .I1(\ireg_reg[32]_0 [13]),
        .I2(Q),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[14]_i_1__0 
       (.I0(\ireg_reg_n_1_[14] ),
        .I1(\ireg_reg[32]_0 [14]),
        .I2(Q),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[15]_i_1__0 
       (.I0(\ireg_reg_n_1_[15] ),
        .I1(\ireg_reg[32]_0 [15]),
        .I2(Q),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[16]_i_1__0 
       (.I0(\ireg_reg_n_1_[16] ),
        .I1(\ireg_reg[32]_0 [16]),
        .I2(Q),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[17]_i_1 
       (.I0(\ireg_reg_n_1_[17] ),
        .I1(\ireg_reg[32]_0 [17]),
        .I2(Q),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[18]_i_1 
       (.I0(\ireg_reg_n_1_[18] ),
        .I1(\ireg_reg[32]_0 [18]),
        .I2(Q),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[19]_i_1 
       (.I0(\ireg_reg_n_1_[19] ),
        .I1(\ireg_reg[32]_0 [19]),
        .I2(Q),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[1]_i_1__0 
       (.I0(\ireg_reg_n_1_[1] ),
        .I1(\ireg_reg[32]_0 [1]),
        .I2(Q),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[20]_i_1 
       (.I0(\ireg_reg_n_1_[20] ),
        .I1(\ireg_reg[32]_0 [20]),
        .I2(Q),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[21]_i_1 
       (.I0(\ireg_reg_n_1_[21] ),
        .I1(\ireg_reg[32]_0 [21]),
        .I2(Q),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[22]_i_1 
       (.I0(\ireg_reg_n_1_[22] ),
        .I1(\ireg_reg[32]_0 [22]),
        .I2(Q),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[23]_i_1 
       (.I0(\ireg_reg_n_1_[23] ),
        .I1(\ireg_reg[32]_0 [23]),
        .I2(Q),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[24]_i_1 
       (.I0(\ireg_reg_n_1_[24] ),
        .I1(\ireg_reg[32]_0 [24]),
        .I2(Q),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[25]_i_1 
       (.I0(\ireg_reg_n_1_[25] ),
        .I1(\ireg_reg[32]_0 [25]),
        .I2(Q),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[26]_i_1 
       (.I0(\ireg_reg_n_1_[26] ),
        .I1(\ireg_reg[32]_0 [26]),
        .I2(Q),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[27]_i_1 
       (.I0(\ireg_reg_n_1_[27] ),
        .I1(\ireg_reg[32]_0 [27]),
        .I2(Q),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[28]_i_1 
       (.I0(\ireg_reg_n_1_[28] ),
        .I1(\ireg_reg[32]_0 [28]),
        .I2(Q),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[29]_i_1 
       (.I0(\ireg_reg_n_1_[29] ),
        .I1(\ireg_reg[32]_0 [29]),
        .I2(Q),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[2]_i_1__0 
       (.I0(\ireg_reg_n_1_[2] ),
        .I1(\ireg_reg[32]_0 [2]),
        .I2(Q),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[30]_i_1 
       (.I0(\ireg_reg_n_1_[30] ),
        .I1(\ireg_reg[32]_0 [30]),
        .I2(Q),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[31]_i_1 
       (.I0(\ireg_reg_n_1_[31] ),
        .I1(\ireg_reg[32]_0 [31]),
        .I2(Q),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata[32]_i_2 
       (.I0(\ireg_reg[32]_0 [32]),
        .I1(Q),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[3]_i_1__0 
       (.I0(\ireg_reg_n_1_[3] ),
        .I1(\ireg_reg[32]_0 [3]),
        .I2(Q),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[4]_i_1__0 
       (.I0(\ireg_reg_n_1_[4] ),
        .I1(\ireg_reg[32]_0 [4]),
        .I2(Q),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[5]_i_1__0 
       (.I0(\ireg_reg_n_1_[5] ),
        .I1(\ireg_reg[32]_0 [5]),
        .I2(Q),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[6]_i_1__0 
       (.I0(\ireg_reg_n_1_[6] ),
        .I1(\ireg_reg[32]_0 [6]),
        .I2(Q),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[7]_i_1__0 
       (.I0(\ireg_reg_n_1_[7] ),
        .I1(\ireg_reg[32]_0 [7]),
        .I2(Q),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[8]_i_1__0 
       (.I0(\ireg_reg_n_1_[8] ),
        .I1(\ireg_reg[32]_0 [8]),
        .I2(Q),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[9]_i_1__0 
       (.I0(\ireg_reg_n_1_[9] ),
        .I1(\ireg_reg[32]_0 [9]),
        .I2(Q),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0
   (weights_V_V_TREADY,
    Q,
    \ireg_reg[128]_0 ,
    ap_rst_n,
    D,
    SR,
    E,
    ap_clk);
  output weights_V_V_TREADY;
  output [0:0]Q;
  output [128:0]\ireg_reg[128]_0 ;
  input ap_rst_n;
  input [128:0]D;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [128:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [128:0]\ireg_reg[128]_0 ;
  wire \ireg_reg_n_1_[0] ;
  wire \ireg_reg_n_1_[100] ;
  wire \ireg_reg_n_1_[101] ;
  wire \ireg_reg_n_1_[102] ;
  wire \ireg_reg_n_1_[103] ;
  wire \ireg_reg_n_1_[104] ;
  wire \ireg_reg_n_1_[105] ;
  wire \ireg_reg_n_1_[106] ;
  wire \ireg_reg_n_1_[107] ;
  wire \ireg_reg_n_1_[108] ;
  wire \ireg_reg_n_1_[109] ;
  wire \ireg_reg_n_1_[10] ;
  wire \ireg_reg_n_1_[110] ;
  wire \ireg_reg_n_1_[111] ;
  wire \ireg_reg_n_1_[112] ;
  wire \ireg_reg_n_1_[113] ;
  wire \ireg_reg_n_1_[114] ;
  wire \ireg_reg_n_1_[115] ;
  wire \ireg_reg_n_1_[116] ;
  wire \ireg_reg_n_1_[117] ;
  wire \ireg_reg_n_1_[118] ;
  wire \ireg_reg_n_1_[119] ;
  wire \ireg_reg_n_1_[11] ;
  wire \ireg_reg_n_1_[120] ;
  wire \ireg_reg_n_1_[121] ;
  wire \ireg_reg_n_1_[122] ;
  wire \ireg_reg_n_1_[123] ;
  wire \ireg_reg_n_1_[124] ;
  wire \ireg_reg_n_1_[125] ;
  wire \ireg_reg_n_1_[126] ;
  wire \ireg_reg_n_1_[127] ;
  wire \ireg_reg_n_1_[12] ;
  wire \ireg_reg_n_1_[13] ;
  wire \ireg_reg_n_1_[14] ;
  wire \ireg_reg_n_1_[15] ;
  wire \ireg_reg_n_1_[16] ;
  wire \ireg_reg_n_1_[17] ;
  wire \ireg_reg_n_1_[18] ;
  wire \ireg_reg_n_1_[19] ;
  wire \ireg_reg_n_1_[1] ;
  wire \ireg_reg_n_1_[20] ;
  wire \ireg_reg_n_1_[21] ;
  wire \ireg_reg_n_1_[22] ;
  wire \ireg_reg_n_1_[23] ;
  wire \ireg_reg_n_1_[24] ;
  wire \ireg_reg_n_1_[25] ;
  wire \ireg_reg_n_1_[26] ;
  wire \ireg_reg_n_1_[27] ;
  wire \ireg_reg_n_1_[28] ;
  wire \ireg_reg_n_1_[29] ;
  wire \ireg_reg_n_1_[2] ;
  wire \ireg_reg_n_1_[30] ;
  wire \ireg_reg_n_1_[31] ;
  wire \ireg_reg_n_1_[32] ;
  wire \ireg_reg_n_1_[33] ;
  wire \ireg_reg_n_1_[34] ;
  wire \ireg_reg_n_1_[35] ;
  wire \ireg_reg_n_1_[36] ;
  wire \ireg_reg_n_1_[37] ;
  wire \ireg_reg_n_1_[38] ;
  wire \ireg_reg_n_1_[39] ;
  wire \ireg_reg_n_1_[3] ;
  wire \ireg_reg_n_1_[40] ;
  wire \ireg_reg_n_1_[41] ;
  wire \ireg_reg_n_1_[42] ;
  wire \ireg_reg_n_1_[43] ;
  wire \ireg_reg_n_1_[44] ;
  wire \ireg_reg_n_1_[45] ;
  wire \ireg_reg_n_1_[46] ;
  wire \ireg_reg_n_1_[47] ;
  wire \ireg_reg_n_1_[48] ;
  wire \ireg_reg_n_1_[49] ;
  wire \ireg_reg_n_1_[4] ;
  wire \ireg_reg_n_1_[50] ;
  wire \ireg_reg_n_1_[51] ;
  wire \ireg_reg_n_1_[52] ;
  wire \ireg_reg_n_1_[53] ;
  wire \ireg_reg_n_1_[54] ;
  wire \ireg_reg_n_1_[55] ;
  wire \ireg_reg_n_1_[56] ;
  wire \ireg_reg_n_1_[57] ;
  wire \ireg_reg_n_1_[58] ;
  wire \ireg_reg_n_1_[59] ;
  wire \ireg_reg_n_1_[5] ;
  wire \ireg_reg_n_1_[60] ;
  wire \ireg_reg_n_1_[61] ;
  wire \ireg_reg_n_1_[62] ;
  wire \ireg_reg_n_1_[63] ;
  wire \ireg_reg_n_1_[64] ;
  wire \ireg_reg_n_1_[65] ;
  wire \ireg_reg_n_1_[66] ;
  wire \ireg_reg_n_1_[67] ;
  wire \ireg_reg_n_1_[68] ;
  wire \ireg_reg_n_1_[69] ;
  wire \ireg_reg_n_1_[6] ;
  wire \ireg_reg_n_1_[70] ;
  wire \ireg_reg_n_1_[71] ;
  wire \ireg_reg_n_1_[72] ;
  wire \ireg_reg_n_1_[73] ;
  wire \ireg_reg_n_1_[74] ;
  wire \ireg_reg_n_1_[75] ;
  wire \ireg_reg_n_1_[76] ;
  wire \ireg_reg_n_1_[77] ;
  wire \ireg_reg_n_1_[78] ;
  wire \ireg_reg_n_1_[79] ;
  wire \ireg_reg_n_1_[7] ;
  wire \ireg_reg_n_1_[80] ;
  wire \ireg_reg_n_1_[81] ;
  wire \ireg_reg_n_1_[82] ;
  wire \ireg_reg_n_1_[83] ;
  wire \ireg_reg_n_1_[84] ;
  wire \ireg_reg_n_1_[85] ;
  wire \ireg_reg_n_1_[86] ;
  wire \ireg_reg_n_1_[87] ;
  wire \ireg_reg_n_1_[88] ;
  wire \ireg_reg_n_1_[89] ;
  wire \ireg_reg_n_1_[8] ;
  wire \ireg_reg_n_1_[90] ;
  wire \ireg_reg_n_1_[91] ;
  wire \ireg_reg_n_1_[92] ;
  wire \ireg_reg_n_1_[93] ;
  wire \ireg_reg_n_1_[94] ;
  wire \ireg_reg_n_1_[95] ;
  wire \ireg_reg_n_1_[96] ;
  wire \ireg_reg_n_1_[97] ;
  wire \ireg_reg_n_1_[98] ;
  wire \ireg_reg_n_1_[99] ;
  wire \ireg_reg_n_1_[9] ;
  wire weights_V_V_TREADY;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\ireg_reg_n_1_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[100] 
       (.C(ap_clk),
        .CE(E),
        .D(D[100]),
        .Q(\ireg_reg_n_1_[100] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[101] 
       (.C(ap_clk),
        .CE(E),
        .D(D[101]),
        .Q(\ireg_reg_n_1_[101] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[102] 
       (.C(ap_clk),
        .CE(E),
        .D(D[102]),
        .Q(\ireg_reg_n_1_[102] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[103] 
       (.C(ap_clk),
        .CE(E),
        .D(D[103]),
        .Q(\ireg_reg_n_1_[103] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[104] 
       (.C(ap_clk),
        .CE(E),
        .D(D[104]),
        .Q(\ireg_reg_n_1_[104] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[105] 
       (.C(ap_clk),
        .CE(E),
        .D(D[105]),
        .Q(\ireg_reg_n_1_[105] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[106] 
       (.C(ap_clk),
        .CE(E),
        .D(D[106]),
        .Q(\ireg_reg_n_1_[106] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[107] 
       (.C(ap_clk),
        .CE(E),
        .D(D[107]),
        .Q(\ireg_reg_n_1_[107] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[108] 
       (.C(ap_clk),
        .CE(E),
        .D(D[108]),
        .Q(\ireg_reg_n_1_[108] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[109] 
       (.C(ap_clk),
        .CE(E),
        .D(D[109]),
        .Q(\ireg_reg_n_1_[109] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\ireg_reg_n_1_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[110] 
       (.C(ap_clk),
        .CE(E),
        .D(D[110]),
        .Q(\ireg_reg_n_1_[110] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[111] 
       (.C(ap_clk),
        .CE(E),
        .D(D[111]),
        .Q(\ireg_reg_n_1_[111] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[112] 
       (.C(ap_clk),
        .CE(E),
        .D(D[112]),
        .Q(\ireg_reg_n_1_[112] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[113] 
       (.C(ap_clk),
        .CE(E),
        .D(D[113]),
        .Q(\ireg_reg_n_1_[113] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[114] 
       (.C(ap_clk),
        .CE(E),
        .D(D[114]),
        .Q(\ireg_reg_n_1_[114] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[115] 
       (.C(ap_clk),
        .CE(E),
        .D(D[115]),
        .Q(\ireg_reg_n_1_[115] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[116] 
       (.C(ap_clk),
        .CE(E),
        .D(D[116]),
        .Q(\ireg_reg_n_1_[116] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[117] 
       (.C(ap_clk),
        .CE(E),
        .D(D[117]),
        .Q(\ireg_reg_n_1_[117] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[118] 
       (.C(ap_clk),
        .CE(E),
        .D(D[118]),
        .Q(\ireg_reg_n_1_[118] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[119] 
       (.C(ap_clk),
        .CE(E),
        .D(D[119]),
        .Q(\ireg_reg_n_1_[119] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\ireg_reg_n_1_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[120] 
       (.C(ap_clk),
        .CE(E),
        .D(D[120]),
        .Q(\ireg_reg_n_1_[120] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[121] 
       (.C(ap_clk),
        .CE(E),
        .D(D[121]),
        .Q(\ireg_reg_n_1_[121] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[122] 
       (.C(ap_clk),
        .CE(E),
        .D(D[122]),
        .Q(\ireg_reg_n_1_[122] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[123] 
       (.C(ap_clk),
        .CE(E),
        .D(D[123]),
        .Q(\ireg_reg_n_1_[123] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[124] 
       (.C(ap_clk),
        .CE(E),
        .D(D[124]),
        .Q(\ireg_reg_n_1_[124] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[125] 
       (.C(ap_clk),
        .CE(E),
        .D(D[125]),
        .Q(\ireg_reg_n_1_[125] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[126] 
       (.C(ap_clk),
        .CE(E),
        .D(D[126]),
        .Q(\ireg_reg_n_1_[126] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[127] 
       (.C(ap_clk),
        .CE(E),
        .D(D[127]),
        .Q(\ireg_reg_n_1_[127] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[128] 
       (.C(ap_clk),
        .CE(E),
        .D(D[128]),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\ireg_reg_n_1_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\ireg_reg_n_1_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\ireg_reg_n_1_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\ireg_reg_n_1_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\ireg_reg_n_1_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\ireg_reg_n_1_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\ireg_reg_n_1_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\ireg_reg_n_1_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\ireg_reg_n_1_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\ireg_reg_n_1_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\ireg_reg_n_1_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\ireg_reg_n_1_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\ireg_reg_n_1_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\ireg_reg_n_1_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\ireg_reg_n_1_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\ireg_reg_n_1_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\ireg_reg_n_1_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\ireg_reg_n_1_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\ireg_reg_n_1_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\ireg_reg_n_1_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\ireg_reg_n_1_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\ireg_reg_n_1_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\ireg_reg_n_1_[32] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\ireg_reg_n_1_[33] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\ireg_reg_n_1_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\ireg_reg_n_1_[35] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\ireg_reg_n_1_[36] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\ireg_reg_n_1_[37] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\ireg_reg_n_1_[38] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\ireg_reg_n_1_[39] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\ireg_reg_n_1_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\ireg_reg_n_1_[40] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\ireg_reg_n_1_[41] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\ireg_reg_n_1_[42] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\ireg_reg_n_1_[43] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\ireg_reg_n_1_[44] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\ireg_reg_n_1_[45] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\ireg_reg_n_1_[46] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\ireg_reg_n_1_[47] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\ireg_reg_n_1_[48] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\ireg_reg_n_1_[49] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\ireg_reg_n_1_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\ireg_reg_n_1_[50] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\ireg_reg_n_1_[51] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\ireg_reg_n_1_[52] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\ireg_reg_n_1_[53] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\ireg_reg_n_1_[54] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\ireg_reg_n_1_[55] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\ireg_reg_n_1_[56] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\ireg_reg_n_1_[57] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\ireg_reg_n_1_[58] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\ireg_reg_n_1_[59] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\ireg_reg_n_1_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\ireg_reg_n_1_[60] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\ireg_reg_n_1_[61] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\ireg_reg_n_1_[62] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\ireg_reg_n_1_[63] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\ireg_reg_n_1_[64] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\ireg_reg_n_1_[65] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[66]),
        .Q(\ireg_reg_n_1_[66] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[67]),
        .Q(\ireg_reg_n_1_[67] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(D[68]),
        .Q(\ireg_reg_n_1_[68] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(D[69]),
        .Q(\ireg_reg_n_1_[69] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\ireg_reg_n_1_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(D[70]),
        .Q(\ireg_reg_n_1_[70] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(D[71]),
        .Q(\ireg_reg_n_1_[71] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(D[72]),
        .Q(\ireg_reg_n_1_[72] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(D[73]),
        .Q(\ireg_reg_n_1_[73] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(D[74]),
        .Q(\ireg_reg_n_1_[74] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(D[75]),
        .Q(\ireg_reg_n_1_[75] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(D[76]),
        .Q(\ireg_reg_n_1_[76] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(D[77]),
        .Q(\ireg_reg_n_1_[77] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(D[78]),
        .Q(\ireg_reg_n_1_[78] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(D[79]),
        .Q(\ireg_reg_n_1_[79] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\ireg_reg_n_1_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(D[80]),
        .Q(\ireg_reg_n_1_[80] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(D[81]),
        .Q(\ireg_reg_n_1_[81] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(D[82]),
        .Q(\ireg_reg_n_1_[82] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(D[83]),
        .Q(\ireg_reg_n_1_[83] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(D[84]),
        .Q(\ireg_reg_n_1_[84] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(D[85]),
        .Q(\ireg_reg_n_1_[85] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[86] 
       (.C(ap_clk),
        .CE(E),
        .D(D[86]),
        .Q(\ireg_reg_n_1_[86] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[87] 
       (.C(ap_clk),
        .CE(E),
        .D(D[87]),
        .Q(\ireg_reg_n_1_[87] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[88] 
       (.C(ap_clk),
        .CE(E),
        .D(D[88]),
        .Q(\ireg_reg_n_1_[88] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[89] 
       (.C(ap_clk),
        .CE(E),
        .D(D[89]),
        .Q(\ireg_reg_n_1_[89] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\ireg_reg_n_1_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[90] 
       (.C(ap_clk),
        .CE(E),
        .D(D[90]),
        .Q(\ireg_reg_n_1_[90] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[91] 
       (.C(ap_clk),
        .CE(E),
        .D(D[91]),
        .Q(\ireg_reg_n_1_[91] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[92] 
       (.C(ap_clk),
        .CE(E),
        .D(D[92]),
        .Q(\ireg_reg_n_1_[92] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[93] 
       (.C(ap_clk),
        .CE(E),
        .D(D[93]),
        .Q(\ireg_reg_n_1_[93] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[94] 
       (.C(ap_clk),
        .CE(E),
        .D(D[94]),
        .Q(\ireg_reg_n_1_[94] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[95] 
       (.C(ap_clk),
        .CE(E),
        .D(D[95]),
        .Q(\ireg_reg_n_1_[95] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[96] 
       (.C(ap_clk),
        .CE(E),
        .D(D[96]),
        .Q(\ireg_reg_n_1_[96] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[97] 
       (.C(ap_clk),
        .CE(E),
        .D(D[97]),
        .Q(\ireg_reg_n_1_[97] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[98] 
       (.C(ap_clk),
        .CE(E),
        .D(D[98]),
        .Q(\ireg_reg_n_1_[98] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[99] 
       (.C(ap_clk),
        .CE(E),
        .D(D[99]),
        .Q(\ireg_reg_n_1_[99] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\ireg_reg_n_1_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[0]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[0] ),
        .I3(D[0]),
        .O(\ireg_reg[128]_0 [0]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[100]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[100] ),
        .I3(D[100]),
        .O(\ireg_reg[128]_0 [100]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[101]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[101] ),
        .I3(D[101]),
        .O(\ireg_reg[128]_0 [101]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[102]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[102] ),
        .I3(D[102]),
        .O(\ireg_reg[128]_0 [102]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[103]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[103] ),
        .I3(D[103]),
        .O(\ireg_reg[128]_0 [103]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[104]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[104] ),
        .I3(D[104]),
        .O(\ireg_reg[128]_0 [104]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[105]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[105] ),
        .I3(D[105]),
        .O(\ireg_reg[128]_0 [105]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[106]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[106] ),
        .I3(D[106]),
        .O(\ireg_reg[128]_0 [106]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[107]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[107] ),
        .I3(D[107]),
        .O(\ireg_reg[128]_0 [107]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[108]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[108] ),
        .I3(D[108]),
        .O(\ireg_reg[128]_0 [108]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[109]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[109] ),
        .I3(D[109]),
        .O(\ireg_reg[128]_0 [109]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[10]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[10] ),
        .I3(D[10]),
        .O(\ireg_reg[128]_0 [10]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[110]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[110] ),
        .I3(D[110]),
        .O(\ireg_reg[128]_0 [110]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[111]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[111] ),
        .I3(D[111]),
        .O(\ireg_reg[128]_0 [111]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[112]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[112] ),
        .I3(D[112]),
        .O(\ireg_reg[128]_0 [112]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[113]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[113] ),
        .I3(D[113]),
        .O(\ireg_reg[128]_0 [113]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[114]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[114] ),
        .I3(D[114]),
        .O(\ireg_reg[128]_0 [114]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[115]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[115] ),
        .I3(D[115]),
        .O(\ireg_reg[128]_0 [115]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[116]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[116] ),
        .I3(D[116]),
        .O(\ireg_reg[128]_0 [116]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[117]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[117] ),
        .I3(D[117]),
        .O(\ireg_reg[128]_0 [117]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[118]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[118] ),
        .I3(D[118]),
        .O(\ireg_reg[128]_0 [118]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[119]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[119] ),
        .I3(D[119]),
        .O(\ireg_reg[128]_0 [119]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[11]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[11] ),
        .I3(D[11]),
        .O(\ireg_reg[128]_0 [11]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[120]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[120] ),
        .I3(D[120]),
        .O(\ireg_reg[128]_0 [120]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[121]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[121] ),
        .I3(D[121]),
        .O(\ireg_reg[128]_0 [121]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[122]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[122] ),
        .I3(D[122]),
        .O(\ireg_reg[128]_0 [122]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[123]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[123] ),
        .I3(D[123]),
        .O(\ireg_reg[128]_0 [123]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[124]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[124] ),
        .I3(D[124]),
        .O(\ireg_reg[128]_0 [124]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[125]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[125] ),
        .I3(D[125]),
        .O(\ireg_reg[128]_0 [125]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[126]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[126] ),
        .I3(D[126]),
        .O(\ireg_reg[128]_0 [126]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[127]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[127] ),
        .I3(D[127]),
        .O(\ireg_reg[128]_0 [127]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \odata[128]_i_2 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(D[128]),
        .O(\ireg_reg[128]_0 [128]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[12]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[12] ),
        .I3(D[12]),
        .O(\ireg_reg[128]_0 [12]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[13]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[13] ),
        .I3(D[13]),
        .O(\ireg_reg[128]_0 [13]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[14]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[14] ),
        .I3(D[14]),
        .O(\ireg_reg[128]_0 [14]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[15]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[15] ),
        .I3(D[15]),
        .O(\ireg_reg[128]_0 [15]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[16]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[16] ),
        .I3(D[16]),
        .O(\ireg_reg[128]_0 [16]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[17]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[17] ),
        .I3(D[17]),
        .O(\ireg_reg[128]_0 [17]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[18]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[18] ),
        .I3(D[18]),
        .O(\ireg_reg[128]_0 [18]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[19]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[19] ),
        .I3(D[19]),
        .O(\ireg_reg[128]_0 [19]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[1]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[1] ),
        .I3(D[1]),
        .O(\ireg_reg[128]_0 [1]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[20]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[20] ),
        .I3(D[20]),
        .O(\ireg_reg[128]_0 [20]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[21]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[21] ),
        .I3(D[21]),
        .O(\ireg_reg[128]_0 [21]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[22]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[22] ),
        .I3(D[22]),
        .O(\ireg_reg[128]_0 [22]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[23]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[23] ),
        .I3(D[23]),
        .O(\ireg_reg[128]_0 [23]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[24]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[24] ),
        .I3(D[24]),
        .O(\ireg_reg[128]_0 [24]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[25]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[25] ),
        .I3(D[25]),
        .O(\ireg_reg[128]_0 [25]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[26]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[26] ),
        .I3(D[26]),
        .O(\ireg_reg[128]_0 [26]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[27]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[27] ),
        .I3(D[27]),
        .O(\ireg_reg[128]_0 [27]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[28]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[28] ),
        .I3(D[28]),
        .O(\ireg_reg[128]_0 [28]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[29]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[29] ),
        .I3(D[29]),
        .O(\ireg_reg[128]_0 [29]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[2]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[2] ),
        .I3(D[2]),
        .O(\ireg_reg[128]_0 [2]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[30]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[30] ),
        .I3(D[30]),
        .O(\ireg_reg[128]_0 [30]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[31]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[31] ),
        .I3(D[31]),
        .O(\ireg_reg[128]_0 [31]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[32]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[32] ),
        .I3(D[32]),
        .O(\ireg_reg[128]_0 [32]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[33]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[33] ),
        .I3(D[33]),
        .O(\ireg_reg[128]_0 [33]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[34]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[34] ),
        .I3(D[34]),
        .O(\ireg_reg[128]_0 [34]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[35]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[35] ),
        .I3(D[35]),
        .O(\ireg_reg[128]_0 [35]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[36]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[36] ),
        .I3(D[36]),
        .O(\ireg_reg[128]_0 [36]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[37]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[37] ),
        .I3(D[37]),
        .O(\ireg_reg[128]_0 [37]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[38]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[38] ),
        .I3(D[38]),
        .O(\ireg_reg[128]_0 [38]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[39]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[39] ),
        .I3(D[39]),
        .O(\ireg_reg[128]_0 [39]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[3]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[3] ),
        .I3(D[3]),
        .O(\ireg_reg[128]_0 [3]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[40]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[40] ),
        .I3(D[40]),
        .O(\ireg_reg[128]_0 [40]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[41]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[41] ),
        .I3(D[41]),
        .O(\ireg_reg[128]_0 [41]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[42]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[42] ),
        .I3(D[42]),
        .O(\ireg_reg[128]_0 [42]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[43]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[43] ),
        .I3(D[43]),
        .O(\ireg_reg[128]_0 [43]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[44]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[44] ),
        .I3(D[44]),
        .O(\ireg_reg[128]_0 [44]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[45]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[45] ),
        .I3(D[45]),
        .O(\ireg_reg[128]_0 [45]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[46]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[46] ),
        .I3(D[46]),
        .O(\ireg_reg[128]_0 [46]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[47]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[47] ),
        .I3(D[47]),
        .O(\ireg_reg[128]_0 [47]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[48]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[48] ),
        .I3(D[48]),
        .O(\ireg_reg[128]_0 [48]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[49]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[49] ),
        .I3(D[49]),
        .O(\ireg_reg[128]_0 [49]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[4]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[4] ),
        .I3(D[4]),
        .O(\ireg_reg[128]_0 [4]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[50]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[50] ),
        .I3(D[50]),
        .O(\ireg_reg[128]_0 [50]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[51]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[51] ),
        .I3(D[51]),
        .O(\ireg_reg[128]_0 [51]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[52]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[52] ),
        .I3(D[52]),
        .O(\ireg_reg[128]_0 [52]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[53]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[53] ),
        .I3(D[53]),
        .O(\ireg_reg[128]_0 [53]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[54]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[54] ),
        .I3(D[54]),
        .O(\ireg_reg[128]_0 [54]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[55]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[55] ),
        .I3(D[55]),
        .O(\ireg_reg[128]_0 [55]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[56]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[56] ),
        .I3(D[56]),
        .O(\ireg_reg[128]_0 [56]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[57]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[57] ),
        .I3(D[57]),
        .O(\ireg_reg[128]_0 [57]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[58]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[58] ),
        .I3(D[58]),
        .O(\ireg_reg[128]_0 [58]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[59]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[59] ),
        .I3(D[59]),
        .O(\ireg_reg[128]_0 [59]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[5]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[5] ),
        .I3(D[5]),
        .O(\ireg_reg[128]_0 [5]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[60]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[60] ),
        .I3(D[60]),
        .O(\ireg_reg[128]_0 [60]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[61]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[61] ),
        .I3(D[61]),
        .O(\ireg_reg[128]_0 [61]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[62]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[62] ),
        .I3(D[62]),
        .O(\ireg_reg[128]_0 [62]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[63]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[63] ),
        .I3(D[63]),
        .O(\ireg_reg[128]_0 [63]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[64]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[64] ),
        .I3(D[64]),
        .O(\ireg_reg[128]_0 [64]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[65]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[65] ),
        .I3(D[65]),
        .O(\ireg_reg[128]_0 [65]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[66]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[66] ),
        .I3(D[66]),
        .O(\ireg_reg[128]_0 [66]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[67]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[67] ),
        .I3(D[67]),
        .O(\ireg_reg[128]_0 [67]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[68]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[68] ),
        .I3(D[68]),
        .O(\ireg_reg[128]_0 [68]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[69]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[69] ),
        .I3(D[69]),
        .O(\ireg_reg[128]_0 [69]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[6]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[6] ),
        .I3(D[6]),
        .O(\ireg_reg[128]_0 [6]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[70]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[70] ),
        .I3(D[70]),
        .O(\ireg_reg[128]_0 [70]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[71]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[71] ),
        .I3(D[71]),
        .O(\ireg_reg[128]_0 [71]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[72]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[72] ),
        .I3(D[72]),
        .O(\ireg_reg[128]_0 [72]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[73]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[73] ),
        .I3(D[73]),
        .O(\ireg_reg[128]_0 [73]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[74]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[74] ),
        .I3(D[74]),
        .O(\ireg_reg[128]_0 [74]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[75]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[75] ),
        .I3(D[75]),
        .O(\ireg_reg[128]_0 [75]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[76]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[76] ),
        .I3(D[76]),
        .O(\ireg_reg[128]_0 [76]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[77]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[77] ),
        .I3(D[77]),
        .O(\ireg_reg[128]_0 [77]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[78]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[78] ),
        .I3(D[78]),
        .O(\ireg_reg[128]_0 [78]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[79]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[79] ),
        .I3(D[79]),
        .O(\ireg_reg[128]_0 [79]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[7]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[7] ),
        .I3(D[7]),
        .O(\ireg_reg[128]_0 [7]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[80]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[80] ),
        .I3(D[80]),
        .O(\ireg_reg[128]_0 [80]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[81]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[81] ),
        .I3(D[81]),
        .O(\ireg_reg[128]_0 [81]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[82]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[82] ),
        .I3(D[82]),
        .O(\ireg_reg[128]_0 [82]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[83]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[83] ),
        .I3(D[83]),
        .O(\ireg_reg[128]_0 [83]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[84]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[84] ),
        .I3(D[84]),
        .O(\ireg_reg[128]_0 [84]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[85]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[85] ),
        .I3(D[85]),
        .O(\ireg_reg[128]_0 [85]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[86]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[86] ),
        .I3(D[86]),
        .O(\ireg_reg[128]_0 [86]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[87]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[87] ),
        .I3(D[87]),
        .O(\ireg_reg[128]_0 [87]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[88]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[88] ),
        .I3(D[88]),
        .O(\ireg_reg[128]_0 [88]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[89]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[89] ),
        .I3(D[89]),
        .O(\ireg_reg[128]_0 [89]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[8]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[8] ),
        .I3(D[8]),
        .O(\ireg_reg[128]_0 [8]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[90]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[90] ),
        .I3(D[90]),
        .O(\ireg_reg[128]_0 [90]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[91]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[91] ),
        .I3(D[91]),
        .O(\ireg_reg[128]_0 [91]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[92]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[92] ),
        .I3(D[92]),
        .O(\ireg_reg[128]_0 [92]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[93]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[93] ),
        .I3(D[93]),
        .O(\ireg_reg[128]_0 [93]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[94]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[94] ),
        .I3(D[94]),
        .O(\ireg_reg[128]_0 [94]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[95]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[95] ),
        .I3(D[95]),
        .O(\ireg_reg[128]_0 [95]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[96]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[96] ),
        .I3(D[96]),
        .O(\ireg_reg[128]_0 [96]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[97]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[97] ),
        .I3(D[97]),
        .O(\ireg_reg[128]_0 [97]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[98]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[98] ),
        .I3(D[98]),
        .O(\ireg_reg[128]_0 [98]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[99]_i_1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[99] ),
        .I3(D[99]),
        .O(\ireg_reg[128]_0 [99]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[9]_i_1__1 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[9] ),
        .I3(D[9]),
        .O(\ireg_reg[128]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h40)) 
    weights_V_V_TREADY_INST_0
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(D[128]),
        .O(weights_V_V_TREADY));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized1
   (D,
    Q,
    \odata_reg[15] ,
    \ireg_reg[16]_0 ,
    \odata_reg[11] ,
    \odata_reg[7] ,
    \odata_reg[3] ,
    SR,
    E,
    ap_clk);
  output [7:0]D;
  output [8:0]Q;
  input \odata_reg[15] ;
  input [16:0]\ireg_reg[16]_0 ;
  input \odata_reg[11] ;
  input \odata_reg[7] ;
  input \odata_reg[3] ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [16:0]\ireg_reg[16]_0 ;
  wire \ireg_reg_n_1_[10] ;
  wire \ireg_reg_n_1_[11] ;
  wire \ireg_reg_n_1_[14] ;
  wire \ireg_reg_n_1_[15] ;
  wire \ireg_reg_n_1_[2] ;
  wire \ireg_reg_n_1_[3] ;
  wire \ireg_reg_n_1_[6] ;
  wire \ireg_reg_n_1_[7] ;
  wire \odata_reg[11] ;
  wire \odata_reg[15] ;
  wire \odata_reg[3] ;
  wire \odata_reg[7] ;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [10]),
        .Q(\ireg_reg_n_1_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [11]),
        .Q(\ireg_reg_n_1_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [12]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [13]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [14]),
        .Q(\ireg_reg_n_1_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [15]),
        .Q(\ireg_reg_n_1_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [16]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [2]),
        .Q(\ireg_reg_n_1_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [3]),
        .Q(\ireg_reg_n_1_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [5]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [6]),
        .Q(\ireg_reg_n_1_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [7]),
        .Q(\ireg_reg_n_1_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [8]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_0 [9]),
        .Q(Q[5]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[10]_i_1 
       (.I0(\ireg_reg_n_1_[10] ),
        .I1(\ireg_reg[16]_0 [10]),
        .I2(Q[8]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \odata[11]_i_1 
       (.I0(\ireg_reg_n_1_[11] ),
        .I1(\odata_reg[11] ),
        .I2(Q[8]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[14]_i_1 
       (.I0(\ireg_reg_n_1_[14] ),
        .I1(\ireg_reg[16]_0 [14]),
        .I2(Q[8]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \odata[15]_i_3 
       (.I0(\ireg_reg_n_1_[15] ),
        .I1(\odata_reg[15] ),
        .I2(Q[8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[2]_i_1 
       (.I0(\ireg_reg_n_1_[2] ),
        .I1(\ireg_reg[16]_0 [2]),
        .I2(Q[8]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \odata[3]_i_1 
       (.I0(\ireg_reg_n_1_[3] ),
        .I1(\odata_reg[3] ),
        .I2(Q[8]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[6]_i_1 
       (.I0(\ireg_reg_n_1_[6] ),
        .I1(\ireg_reg[16]_0 [6]),
        .I2(Q[8]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \odata[7]_i_1 
       (.I0(\ireg_reg_n_1_[7] ),
        .I1(\odata_reg[7] ),
        .I2(Q[8]),
        .O(D[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf
   (\odata_reg[32]_0 ,
    \odata_reg[0]_0 ,
    \odata_reg[0]_1 ,
    D,
    ap_clk);
  output [32:0]\odata_reg[32]_0 ;
  input [0:0]\odata_reg[0]_0 ;
  input [0:0]\odata_reg[0]_1 ;
  input [32:0]D;
  input ap_clk;

  wire [32:0]D;
  wire ap_clk;
  wire [0:0]\odata_reg[0]_0 ;
  wire [0:0]\odata_reg[0]_1 ;
  wire [32:0]\odata_reg[32]_0 ;

  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[0]),
        .Q(\odata_reg[32]_0 [0]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[10]),
        .Q(\odata_reg[32]_0 [10]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[11]),
        .Q(\odata_reg[32]_0 [11]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[12]),
        .Q(\odata_reg[32]_0 [12]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[13]),
        .Q(\odata_reg[32]_0 [13]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[14]),
        .Q(\odata_reg[32]_0 [14]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[15]),
        .Q(\odata_reg[32]_0 [15]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[16]),
        .Q(\odata_reg[32]_0 [16]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[17] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[17]),
        .Q(\odata_reg[32]_0 [17]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[18] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[18]),
        .Q(\odata_reg[32]_0 [18]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[19] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[19]),
        .Q(\odata_reg[32]_0 [19]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[1]),
        .Q(\odata_reg[32]_0 [1]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[20] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[20]),
        .Q(\odata_reg[32]_0 [20]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[21] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[21]),
        .Q(\odata_reg[32]_0 [21]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[22] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[22]),
        .Q(\odata_reg[32]_0 [22]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[23] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[23]),
        .Q(\odata_reg[32]_0 [23]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[24] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[24]),
        .Q(\odata_reg[32]_0 [24]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[25] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[25]),
        .Q(\odata_reg[32]_0 [25]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[26] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[26]),
        .Q(\odata_reg[32]_0 [26]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[27] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[27]),
        .Q(\odata_reg[32]_0 [27]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[28] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[28]),
        .Q(\odata_reg[32]_0 [28]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[29] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[29]),
        .Q(\odata_reg[32]_0 [29]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[2]),
        .Q(\odata_reg[32]_0 [2]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[30] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[30]),
        .Q(\odata_reg[32]_0 [30]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[31] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[31]),
        .Q(\odata_reg[32]_0 [31]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[32] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[32]),
        .Q(\odata_reg[32]_0 [32]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[3]),
        .Q(\odata_reg[32]_0 [3]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[4]),
        .Q(\odata_reg[32]_0 [4]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[5]),
        .Q(\odata_reg[32]_0 [5]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[6]),
        .Q(\odata_reg[32]_0 [6]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[7]),
        .Q(\odata_reg[32]_0 [7]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[8]),
        .Q(\odata_reg[32]_0 [8]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_1 ),
        .D(D[9]),
        .Q(\odata_reg[32]_0 [9]),
        .R(\odata_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0
   (SR,
    Q,
    E,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n,
    grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
    \ireg_reg[128] ,
    \ireg_reg[0] ,
    D,
    ap_clk);
  output [0:0]SR;
  output [128:0]Q;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[2] ;
  input ap_rst_n;
  input grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY;
  input [0:0]\ireg_reg[128] ;
  input [0:0]\ireg_reg[0] ;
  input [128:0]D;
  input ap_clk;

  wire [128:0]D;
  wire [0:0]E;
  wire [128:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY;
  wire [0:0]\ireg_reg[0] ;
  wire [0:0]\ireg_reg[128] ;
  wire \odata[128]_i_1_n_1 ;

  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h8F00FFFF)) 
    \ireg[128]_i_1 
       (.I0(\ireg_reg[128] ),
        .I1(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .I2(Q[128]),
        .I3(\ireg_reg[0] ),
        .I4(ap_rst_n),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \ireg[128]_i_2 
       (.I0(Q[128]),
        .I1(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .I2(\ireg_reg[128] ),
        .I3(\ireg_reg[0] ),
        .O(E));
  LUT3 #(
    .INIT(8'hD5)) 
    \odata[128]_i_1 
       (.I0(Q[128]),
        .I1(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .I2(\ireg_reg[128] ),
        .O(\odata[128]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \odata[15]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \odata_reg[100] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[100]),
        .Q(Q[100]),
        .R(SR));
  FDRE \odata_reg[101] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[101]),
        .Q(Q[101]),
        .R(SR));
  FDRE \odata_reg[102] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[102]),
        .Q(Q[102]),
        .R(SR));
  FDRE \odata_reg[103] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[103]),
        .Q(Q[103]),
        .R(SR));
  FDRE \odata_reg[104] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[104]),
        .Q(Q[104]),
        .R(SR));
  FDRE \odata_reg[105] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[105]),
        .Q(Q[105]),
        .R(SR));
  FDRE \odata_reg[106] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[106]),
        .Q(Q[106]),
        .R(SR));
  FDRE \odata_reg[107] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[107]),
        .Q(Q[107]),
        .R(SR));
  FDRE \odata_reg[108] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[108]),
        .Q(Q[108]),
        .R(SR));
  FDRE \odata_reg[109] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[109]),
        .Q(Q[109]),
        .R(SR));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \odata_reg[110] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[110]),
        .Q(Q[110]),
        .R(SR));
  FDRE \odata_reg[111] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[111]),
        .Q(Q[111]),
        .R(SR));
  FDRE \odata_reg[112] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[112]),
        .Q(Q[112]),
        .R(SR));
  FDRE \odata_reg[113] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[113]),
        .Q(Q[113]),
        .R(SR));
  FDRE \odata_reg[114] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[114]),
        .Q(Q[114]),
        .R(SR));
  FDRE \odata_reg[115] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[115]),
        .Q(Q[115]),
        .R(SR));
  FDRE \odata_reg[116] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[116]),
        .Q(Q[116]),
        .R(SR));
  FDRE \odata_reg[117] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[117]),
        .Q(Q[117]),
        .R(SR));
  FDRE \odata_reg[118] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[118]),
        .Q(Q[118]),
        .R(SR));
  FDRE \odata_reg[119] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[119]),
        .Q(Q[119]),
        .R(SR));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \odata_reg[120] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[120]),
        .Q(Q[120]),
        .R(SR));
  FDRE \odata_reg[121] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[121]),
        .Q(Q[121]),
        .R(SR));
  FDRE \odata_reg[122] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[122]),
        .Q(Q[122]),
        .R(SR));
  FDRE \odata_reg[123] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[123]),
        .Q(Q[123]),
        .R(SR));
  FDRE \odata_reg[124] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[124]),
        .Q(Q[124]),
        .R(SR));
  FDRE \odata_reg[125] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[125]),
        .Q(Q[125]),
        .R(SR));
  FDRE \odata_reg[126] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[126]),
        .Q(Q[126]),
        .R(SR));
  FDRE \odata_reg[127] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[127]),
        .Q(Q[127]),
        .R(SR));
  FDRE \odata_reg[128] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[128]),
        .Q(Q[128]),
        .R(SR));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \odata_reg[17] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \odata_reg[18] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \odata_reg[19] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \odata_reg[20] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \odata_reg[21] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \odata_reg[22] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \odata_reg[23] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \odata_reg[24] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \odata_reg[25] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \odata_reg[26] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \odata_reg[27] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \odata_reg[28] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \odata_reg[29] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \odata_reg[30] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \odata_reg[31] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \odata_reg[32] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \odata_reg[33] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \odata_reg[34] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \odata_reg[35] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \odata_reg[36] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \odata_reg[37] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \odata_reg[38] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \odata_reg[39] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \odata_reg[40] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \odata_reg[41] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \odata_reg[42] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \odata_reg[43] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \odata_reg[44] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \odata_reg[45] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \odata_reg[46] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \odata_reg[47] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \odata_reg[48] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \odata_reg[49] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \odata_reg[50] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \odata_reg[51] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \odata_reg[52] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \odata_reg[53] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \odata_reg[54] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \odata_reg[55] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \odata_reg[56] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \odata_reg[57] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \odata_reg[58] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \odata_reg[59] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[59]),
        .Q(Q[59]),
        .R(SR));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \odata_reg[60] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[60]),
        .Q(Q[60]),
        .R(SR));
  FDRE \odata_reg[61] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[61]),
        .Q(Q[61]),
        .R(SR));
  FDRE \odata_reg[62] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[62]),
        .Q(Q[62]),
        .R(SR));
  FDRE \odata_reg[63] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[63]),
        .Q(Q[63]),
        .R(SR));
  FDRE \odata_reg[64] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[64]),
        .Q(Q[64]),
        .R(SR));
  FDRE \odata_reg[65] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[65]),
        .Q(Q[65]),
        .R(SR));
  FDRE \odata_reg[66] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[66]),
        .Q(Q[66]),
        .R(SR));
  FDRE \odata_reg[67] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[67]),
        .Q(Q[67]),
        .R(SR));
  FDRE \odata_reg[68] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[68]),
        .Q(Q[68]),
        .R(SR));
  FDRE \odata_reg[69] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[69]),
        .Q(Q[69]),
        .R(SR));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \odata_reg[70] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[70]),
        .Q(Q[70]),
        .R(SR));
  FDRE \odata_reg[71] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[71]),
        .Q(Q[71]),
        .R(SR));
  FDRE \odata_reg[72] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[72]),
        .Q(Q[72]),
        .R(SR));
  FDRE \odata_reg[73] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[73]),
        .Q(Q[73]),
        .R(SR));
  FDRE \odata_reg[74] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[74]),
        .Q(Q[74]),
        .R(SR));
  FDRE \odata_reg[75] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[75]),
        .Q(Q[75]),
        .R(SR));
  FDRE \odata_reg[76] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[76]),
        .Q(Q[76]),
        .R(SR));
  FDRE \odata_reg[77] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[77]),
        .Q(Q[77]),
        .R(SR));
  FDRE \odata_reg[78] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[78]),
        .Q(Q[78]),
        .R(SR));
  FDRE \odata_reg[79] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[79]),
        .Q(Q[79]),
        .R(SR));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \odata_reg[80] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[80]),
        .Q(Q[80]),
        .R(SR));
  FDRE \odata_reg[81] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[81]),
        .Q(Q[81]),
        .R(SR));
  FDRE \odata_reg[82] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[82]),
        .Q(Q[82]),
        .R(SR));
  FDRE \odata_reg[83] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[83]),
        .Q(Q[83]),
        .R(SR));
  FDRE \odata_reg[84] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[84]),
        .Q(Q[84]),
        .R(SR));
  FDRE \odata_reg[85] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[85]),
        .Q(Q[85]),
        .R(SR));
  FDRE \odata_reg[86] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[86]),
        .Q(Q[86]),
        .R(SR));
  FDRE \odata_reg[87] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[87]),
        .Q(Q[87]),
        .R(SR));
  FDRE \odata_reg[88] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[88]),
        .Q(Q[88]),
        .R(SR));
  FDRE \odata_reg[89] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[89]),
        .Q(Q[89]),
        .R(SR));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \odata_reg[90] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[90]),
        .Q(Q[90]),
        .R(SR));
  FDRE \odata_reg[91] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[91]),
        .Q(Q[91]),
        .R(SR));
  FDRE \odata_reg[92] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[92]),
        .Q(Q[92]),
        .R(SR));
  FDRE \odata_reg[93] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[93]),
        .Q(Q[93]),
        .R(SR));
  FDRE \odata_reg[94] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[94]),
        .Q(Q[94]),
        .R(SR));
  FDRE \odata_reg[95] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[95]),
        .Q(Q[95]),
        .R(SR));
  FDRE \odata_reg[96] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[96]),
        .Q(Q[96]),
        .R(SR));
  FDRE \odata_reg[97] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[97]),
        .Q(Q[97]),
        .R(SR));
  FDRE \odata_reg[98] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[98]),
        .Q(Q[98]),
        .R(SR));
  FDRE \odata_reg[99] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[99]),
        .Q(Q[99]),
        .R(SR));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(\odata[128]_i_1_n_1 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized1
   (Q,
    E,
    SR,
    out_V_V_TREADY,
    \ireg_reg[16] ,
    ap_rst_n,
    \odata_reg[0]_0 ,
    D,
    ap_clk);
  output [16:0]Q;
  output [0:0]E;
  output [0:0]SR;
  input out_V_V_TREADY;
  input [0:0]\ireg_reg[16] ;
  input ap_rst_n;
  input [0:0]\odata_reg[0]_0 ;
  input [16:0]D;
  input ap_clk;

  wire [16:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]\ireg_reg[16] ;
  wire \odata[15]_i_2_n_1 ;
  wire [0:0]\odata_reg[0]_0 ;
  wire out_V_V_TREADY;

  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hB0FF)) 
    \ireg[16]_i_1 
       (.I0(out_V_V_TREADY),
        .I1(Q[16]),
        .I2(\ireg_reg[16] ),
        .I3(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ireg[16]_i_2 
       (.I0(Q[16]),
        .I1(out_V_V_TREADY),
        .I2(\ireg_reg[16] ),
        .O(E));
  LUT2 #(
    .INIT(4'hD)) 
    \odata[15]_i_2 
       (.I0(Q[16]),
        .I1(out_V_V_TREADY),
        .O(\odata[15]_i_2_n_1 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(\odata_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (Q,
    in0_V_V_TREADY,
    \odata_reg[32] ,
    D,
    ap_rst_n,
    SR,
    E,
    ap_clk,
    \odata_reg[0] ,
    \odata_reg[0]_0 );
  output [0:0]Q;
  output in0_V_V_TREADY;
  output [32:0]\odata_reg[32] ;
  input [32:0]D;
  input ap_rst_n;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input [0:0]\odata_reg[0] ;
  input [0:0]\odata_reg[0]_0 ;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [32:0]cdata;
  wire in0_V_V_TREADY;
  wire [0:0]\odata_reg[0] ;
  wire [0:0]\odata_reg[0]_0 ;
  wire [32:0]\odata_reg[32] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf ibuf_inst
       (.D(cdata),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_V_TREADY(in0_V_V_TREADY),
        .\ireg_reg[32]_0 (D));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf obuf_inst
       (.D(cdata),
        .ap_clk(ap_clk),
        .\odata_reg[0]_0 (\odata_reg[0] ),
        .\odata_reg[0]_1 (\odata_reg[0]_0 ),
        .\odata_reg[32]_0 (\odata_reg[32] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0
   (ap_rst_n_0,
    Q,
    weights_V_V_TREADY,
    ap_rst_n,
    grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY,
    \ireg_reg[128] ,
    D,
    ap_clk);
  output [0:0]ap_rst_n_0;
  output [128:0]Q;
  output weights_V_V_TREADY;
  input ap_rst_n;
  input grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY;
  input [0:0]\ireg_reg[128] ;
  input [128:0]D;
  input ap_clk;

  wire [128:0]D;
  wire [128:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY;
  wire ibuf_inst_n_10;
  wire ibuf_inst_n_100;
  wire ibuf_inst_n_101;
  wire ibuf_inst_n_102;
  wire ibuf_inst_n_103;
  wire ibuf_inst_n_104;
  wire ibuf_inst_n_105;
  wire ibuf_inst_n_106;
  wire ibuf_inst_n_107;
  wire ibuf_inst_n_108;
  wire ibuf_inst_n_109;
  wire ibuf_inst_n_11;
  wire ibuf_inst_n_110;
  wire ibuf_inst_n_111;
  wire ibuf_inst_n_112;
  wire ibuf_inst_n_113;
  wire ibuf_inst_n_114;
  wire ibuf_inst_n_115;
  wire ibuf_inst_n_116;
  wire ibuf_inst_n_117;
  wire ibuf_inst_n_118;
  wire ibuf_inst_n_119;
  wire ibuf_inst_n_12;
  wire ibuf_inst_n_120;
  wire ibuf_inst_n_121;
  wire ibuf_inst_n_122;
  wire ibuf_inst_n_123;
  wire ibuf_inst_n_124;
  wire ibuf_inst_n_125;
  wire ibuf_inst_n_126;
  wire ibuf_inst_n_127;
  wire ibuf_inst_n_128;
  wire ibuf_inst_n_129;
  wire ibuf_inst_n_13;
  wire ibuf_inst_n_130;
  wire ibuf_inst_n_131;
  wire ibuf_inst_n_14;
  wire ibuf_inst_n_15;
  wire ibuf_inst_n_16;
  wire ibuf_inst_n_17;
  wire ibuf_inst_n_18;
  wire ibuf_inst_n_19;
  wire ibuf_inst_n_20;
  wire ibuf_inst_n_21;
  wire ibuf_inst_n_22;
  wire ibuf_inst_n_23;
  wire ibuf_inst_n_24;
  wire ibuf_inst_n_25;
  wire ibuf_inst_n_26;
  wire ibuf_inst_n_27;
  wire ibuf_inst_n_28;
  wire ibuf_inst_n_29;
  wire ibuf_inst_n_3;
  wire ibuf_inst_n_30;
  wire ibuf_inst_n_31;
  wire ibuf_inst_n_32;
  wire ibuf_inst_n_33;
  wire ibuf_inst_n_34;
  wire ibuf_inst_n_35;
  wire ibuf_inst_n_36;
  wire ibuf_inst_n_37;
  wire ibuf_inst_n_38;
  wire ibuf_inst_n_39;
  wire ibuf_inst_n_4;
  wire ibuf_inst_n_40;
  wire ibuf_inst_n_41;
  wire ibuf_inst_n_42;
  wire ibuf_inst_n_43;
  wire ibuf_inst_n_44;
  wire ibuf_inst_n_45;
  wire ibuf_inst_n_46;
  wire ibuf_inst_n_47;
  wire ibuf_inst_n_48;
  wire ibuf_inst_n_49;
  wire ibuf_inst_n_5;
  wire ibuf_inst_n_50;
  wire ibuf_inst_n_51;
  wire ibuf_inst_n_52;
  wire ibuf_inst_n_53;
  wire ibuf_inst_n_54;
  wire ibuf_inst_n_55;
  wire ibuf_inst_n_56;
  wire ibuf_inst_n_57;
  wire ibuf_inst_n_58;
  wire ibuf_inst_n_59;
  wire ibuf_inst_n_6;
  wire ibuf_inst_n_60;
  wire ibuf_inst_n_61;
  wire ibuf_inst_n_62;
  wire ibuf_inst_n_63;
  wire ibuf_inst_n_64;
  wire ibuf_inst_n_65;
  wire ibuf_inst_n_66;
  wire ibuf_inst_n_67;
  wire ibuf_inst_n_68;
  wire ibuf_inst_n_69;
  wire ibuf_inst_n_7;
  wire ibuf_inst_n_70;
  wire ibuf_inst_n_71;
  wire ibuf_inst_n_72;
  wire ibuf_inst_n_73;
  wire ibuf_inst_n_74;
  wire ibuf_inst_n_75;
  wire ibuf_inst_n_76;
  wire ibuf_inst_n_77;
  wire ibuf_inst_n_78;
  wire ibuf_inst_n_79;
  wire ibuf_inst_n_8;
  wire ibuf_inst_n_80;
  wire ibuf_inst_n_81;
  wire ibuf_inst_n_82;
  wire ibuf_inst_n_83;
  wire ibuf_inst_n_84;
  wire ibuf_inst_n_85;
  wire ibuf_inst_n_86;
  wire ibuf_inst_n_87;
  wire ibuf_inst_n_88;
  wire ibuf_inst_n_89;
  wire ibuf_inst_n_9;
  wire ibuf_inst_n_90;
  wire ibuf_inst_n_91;
  wire ibuf_inst_n_92;
  wire ibuf_inst_n_93;
  wire ibuf_inst_n_94;
  wire ibuf_inst_n_95;
  wire ibuf_inst_n_96;
  wire ibuf_inst_n_97;
  wire ibuf_inst_n_98;
  wire ibuf_inst_n_99;
  wire ireg01_out;
  wire [0:0]\ireg_reg[128] ;
  wire obuf_inst_n_132;
  wire p_0_in;
  wire weights_V_V_TREADY;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0 ibuf_inst
       (.D(D),
        .E(ireg01_out),
        .Q(p_0_in),
        .SR(obuf_inst_n_132),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[128]_0 ({ibuf_inst_n_3,ibuf_inst_n_4,ibuf_inst_n_5,ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48,ibuf_inst_n_49,ibuf_inst_n_50,ibuf_inst_n_51,ibuf_inst_n_52,ibuf_inst_n_53,ibuf_inst_n_54,ibuf_inst_n_55,ibuf_inst_n_56,ibuf_inst_n_57,ibuf_inst_n_58,ibuf_inst_n_59,ibuf_inst_n_60,ibuf_inst_n_61,ibuf_inst_n_62,ibuf_inst_n_63,ibuf_inst_n_64,ibuf_inst_n_65,ibuf_inst_n_66,ibuf_inst_n_67,ibuf_inst_n_68,ibuf_inst_n_69,ibuf_inst_n_70,ibuf_inst_n_71,ibuf_inst_n_72,ibuf_inst_n_73,ibuf_inst_n_74,ibuf_inst_n_75,ibuf_inst_n_76,ibuf_inst_n_77,ibuf_inst_n_78,ibuf_inst_n_79,ibuf_inst_n_80,ibuf_inst_n_81,ibuf_inst_n_82,ibuf_inst_n_83,ibuf_inst_n_84,ibuf_inst_n_85,ibuf_inst_n_86,ibuf_inst_n_87,ibuf_inst_n_88,ibuf_inst_n_89,ibuf_inst_n_90,ibuf_inst_n_91,ibuf_inst_n_92,ibuf_inst_n_93,ibuf_inst_n_94,ibuf_inst_n_95,ibuf_inst_n_96,ibuf_inst_n_97,ibuf_inst_n_98,ibuf_inst_n_99,ibuf_inst_n_100,ibuf_inst_n_101,ibuf_inst_n_102,ibuf_inst_n_103,ibuf_inst_n_104,ibuf_inst_n_105,ibuf_inst_n_106,ibuf_inst_n_107,ibuf_inst_n_108,ibuf_inst_n_109,ibuf_inst_n_110,ibuf_inst_n_111,ibuf_inst_n_112,ibuf_inst_n_113,ibuf_inst_n_114,ibuf_inst_n_115,ibuf_inst_n_116,ibuf_inst_n_117,ibuf_inst_n_118,ibuf_inst_n_119,ibuf_inst_n_120,ibuf_inst_n_121,ibuf_inst_n_122,ibuf_inst_n_123,ibuf_inst_n_124,ibuf_inst_n_125,ibuf_inst_n_126,ibuf_inst_n_127,ibuf_inst_n_128,ibuf_inst_n_129,ibuf_inst_n_130,ibuf_inst_n_131}),
        .weights_V_V_TREADY(weights_V_V_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0 obuf_inst
       (.D({ibuf_inst_n_3,ibuf_inst_n_4,ibuf_inst_n_5,ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48,ibuf_inst_n_49,ibuf_inst_n_50,ibuf_inst_n_51,ibuf_inst_n_52,ibuf_inst_n_53,ibuf_inst_n_54,ibuf_inst_n_55,ibuf_inst_n_56,ibuf_inst_n_57,ibuf_inst_n_58,ibuf_inst_n_59,ibuf_inst_n_60,ibuf_inst_n_61,ibuf_inst_n_62,ibuf_inst_n_63,ibuf_inst_n_64,ibuf_inst_n_65,ibuf_inst_n_66,ibuf_inst_n_67,ibuf_inst_n_68,ibuf_inst_n_69,ibuf_inst_n_70,ibuf_inst_n_71,ibuf_inst_n_72,ibuf_inst_n_73,ibuf_inst_n_74,ibuf_inst_n_75,ibuf_inst_n_76,ibuf_inst_n_77,ibuf_inst_n_78,ibuf_inst_n_79,ibuf_inst_n_80,ibuf_inst_n_81,ibuf_inst_n_82,ibuf_inst_n_83,ibuf_inst_n_84,ibuf_inst_n_85,ibuf_inst_n_86,ibuf_inst_n_87,ibuf_inst_n_88,ibuf_inst_n_89,ibuf_inst_n_90,ibuf_inst_n_91,ibuf_inst_n_92,ibuf_inst_n_93,ibuf_inst_n_94,ibuf_inst_n_95,ibuf_inst_n_96,ibuf_inst_n_97,ibuf_inst_n_98,ibuf_inst_n_99,ibuf_inst_n_100,ibuf_inst_n_101,ibuf_inst_n_102,ibuf_inst_n_103,ibuf_inst_n_104,ibuf_inst_n_105,ibuf_inst_n_106,ibuf_inst_n_107,ibuf_inst_n_108,ibuf_inst_n_109,ibuf_inst_n_110,ibuf_inst_n_111,ibuf_inst_n_112,ibuf_inst_n_113,ibuf_inst_n_114,ibuf_inst_n_115,ibuf_inst_n_116,ibuf_inst_n_117,ibuf_inst_n_118,ibuf_inst_n_119,ibuf_inst_n_120,ibuf_inst_n_121,ibuf_inst_n_122,ibuf_inst_n_123,ibuf_inst_n_124,ibuf_inst_n_125,ibuf_inst_n_126,ibuf_inst_n_127,ibuf_inst_n_128,ibuf_inst_n_129,ibuf_inst_n_130,ibuf_inst_n_131}),
        .E(ireg01_out),
        .Q(Q),
        .SR(ap_rst_n_0),
        .\ap_CS_fsm_reg[2] (obuf_inst_n_132),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .\ireg_reg[0] (p_0_in),
        .\ireg_reg[128] (\ireg_reg[128] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (out_V_V_TREADY_0,
    ap_NS_fsm10_out,
    \ireg_reg[16] ,
    \odata_reg[16] ,
    \odata_reg[0] ,
    ap_clk,
    ap_rst_n,
    out_V_V_TREADY,
    D,
    Q,
    \odata_reg[15] ,
    \odata_reg[11] ,
    \odata_reg[7] ,
    \odata_reg[3] ,
    \odata_reg[16]_0 );
  output [0:0]out_V_V_TREADY_0;
  output ap_NS_fsm10_out;
  output [8:0]\ireg_reg[16] ;
  output [16:0]\odata_reg[16] ;
  input [0:0]\odata_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input out_V_V_TREADY;
  input [16:0]D;
  input [0:0]Q;
  input \odata_reg[15] ;
  input \odata_reg[11] ;
  input \odata_reg[7] ;
  input \odata_reg[3] ;
  input [8:0]\odata_reg[16]_0 ;

  wire [16:0]D;
  wire [0:0]Q;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire \count[0]_i_1_n_1 ;
  wire \count[1]_i_1_n_1 ;
  wire \count_reg_n_1_[0] ;
  wire \count_reg_n_1_[1] ;
  wire ibuf_inst_n_1;
  wire ibuf_inst_n_2;
  wire ibuf_inst_n_3;
  wire ibuf_inst_n_4;
  wire ibuf_inst_n_5;
  wire ibuf_inst_n_6;
  wire ibuf_inst_n_7;
  wire ibuf_inst_n_8;
  wire ireg01_out;
  wire [8:0]\ireg_reg[16] ;
  wire obuf_inst_n_19;
  wire [0:0]\odata_reg[0] ;
  wire \odata_reg[11] ;
  wire \odata_reg[15] ;
  wire [16:0]\odata_reg[16] ;
  wire [8:0]\odata_reg[16]_0 ;
  wire \odata_reg[3] ;
  wire \odata_reg[7] ;
  wire out_V_V_TREADY;
  wire [0:0]out_V_V_TREADY_0;

  LUT4 #(
    .INIT(16'h8F00)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(out_V_V_TREADY),
        .I1(\count_reg_n_1_[1] ),
        .I2(\count_reg_n_1_[0] ),
        .I3(Q),
        .O(out_V_V_TREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(Q),
        .I1(\count_reg_n_1_[0] ),
        .I2(\count_reg_n_1_[1] ),
        .I3(out_V_V_TREADY),
        .O(ap_NS_fsm10_out));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \count[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\count_reg_n_1_[0] ),
        .I2(\count_reg_n_1_[1] ),
        .I3(out_V_V_TREADY),
        .I4(D[16]),
        .O(\count[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \count[1]_i_1 
       (.I0(out_V_V_TREADY),
        .I1(\count_reg_n_1_[0] ),
        .I2(\count_reg_n_1_[1] ),
        .I3(D[16]),
        .O(\count[1]_i_1_n_1 ));
  FDRE \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_1 ),
        .Q(\count_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_1 ),
        .Q(\count_reg_n_1_[1] ),
        .R(\odata_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized1 ibuf_inst
       (.D({ibuf_inst_n_1,ibuf_inst_n_2,ibuf_inst_n_3,ibuf_inst_n_4,ibuf_inst_n_5,ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8}),
        .E(ireg01_out),
        .Q(\ireg_reg[16] ),
        .SR(obuf_inst_n_19),
        .ap_clk(ap_clk),
        .\ireg_reg[16]_0 (D),
        .\odata_reg[11] (\odata_reg[11] ),
        .\odata_reg[15] (\odata_reg[15] ),
        .\odata_reg[3] (\odata_reg[3] ),
        .\odata_reg[7] (\odata_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized1 obuf_inst
       (.D({\odata_reg[16]_0 [8],ibuf_inst_n_1,ibuf_inst_n_2,\odata_reg[16]_0 [7:6],ibuf_inst_n_3,ibuf_inst_n_4,\odata_reg[16]_0 [5:4],ibuf_inst_n_5,ibuf_inst_n_6,\odata_reg[16]_0 [3:2],ibuf_inst_n_7,ibuf_inst_n_8,\odata_reg[16]_0 [1:0]}),
        .E(ireg01_out),
        .Q(\odata_reg[16] ),
        .SR(obuf_inst_n_19),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[16] (\ireg_reg[16] [8]),
        .\odata_reg[0]_0 (\odata_reg[0] ),
        .out_V_V_TREADY(out_V_V_TREADY));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
