

================================================================
== Vitis HLS Report for 'greedy_potential_reduce'
================================================================
* Date:           Sun Feb 22 21:56:55 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.117 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_find_best_move_fu_202                                     |find_best_move                                     |        ?|        ?|         ?|         ?|    ?|    ?|                                              no|
        |grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224  |greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_232_1  |        ?|        ?|         ?|          -|          -|  1 ~ 5000|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     415|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    3|    4063|    7484|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|     389|    -|
|Register         |        -|    -|     303|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    3|    4366|    8288|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|       1|       6|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |grp_find_best_move_fu_202                                     |find_best_move                                     |        0|   3|  3720|  6865|    0|
    |grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224  |greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1  |        0|   0|   343|   619|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Total                                                         |                                                   |        0|   3|  4063|  7484|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln121_1_fu_366_p2            |         +|   0|  0|  22|          15|          15|
    |add_ln121_fu_372_p2              |         +|   0|  0|  22|          15|          15|
    |add_ln122_1_fu_421_p2            |         +|   0|  0|  22|          15|          15|
    |add_ln122_fu_427_p2              |         +|   0|  0|  22|          15|          15|
    |add_ln124_fu_485_p2              |         +|   0|  0|  22|          15|          15|
    |add_ln136_fu_456_p2              |         +|   0|  0|  39|          32|           1|
    |iter_3_fu_282_p2                 |         +|   0|  0|  20|          13|           1|
    |new_col_fu_310_p2                |         +|   0|  0|  39|          32|          32|
    |new_row_fu_338_p2                |         +|   0|  0|  16|           9|           9|
    |ap_block_state7_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op87_call_state7    |       and|   0|  0|   2|           1|           1|
    |or_cond13_fu_497_p2              |       and|   0|  0|   2|           1|           1|
    |cmp34_i_fu_451_p2                |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln118_fu_300_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln122_fu_386_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln232_fu_492_p2             |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln236_fu_273_p2             |      icmp|   0|  0|  38|          31|           1|
    |M_e_0_we0                        |        or|   0|  0|   2|           1|           1|
    |M_e_1_we0                        |        or|   0|  0|   2|           1|           1|
    |M_e_2_we0                        |        or|   0|  0|   2|           1|           1|
    |M_e_3_we0                        |        or|   0|  0|   2|           1|           1|
    |select_ln122_fu_391_p3           |    select|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 415|         309|         175|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |M_e_0_address0                                |  13|          3|   15|         45|
    |M_e_0_address0_local                          |  13|          3|   15|         45|
    |M_e_0_ce0                                     |  13|          3|    1|          3|
    |M_e_0_d0                                      |  13|          3|   32|         96|
    |M_e_0_d0_local                                |  13|          3|   32|         96|
    |M_e_0_we0                                     |  13|          3|    1|          3|
    |M_e_1_address0                                |  13|          3|   15|         45|
    |M_e_1_address0_local                          |  13|          3|   15|         45|
    |M_e_1_ce0                                     |  13|          3|    1|          3|
    |M_e_1_d0                                      |  13|          3|   32|         96|
    |M_e_1_d0_local                                |  13|          3|   32|         96|
    |M_e_1_we0                                     |  13|          3|    1|          3|
    |M_e_2_address0                                |  13|          3|   15|         45|
    |M_e_2_address0_local                          |  13|          3|   15|         45|
    |M_e_2_ce0                                     |  13|          3|    1|          3|
    |M_e_2_d0                                      |  13|          3|   32|         96|
    |M_e_2_d0_local                                |  13|          3|   32|         96|
    |M_e_2_we0                                     |  13|          3|    1|          3|
    |M_e_3_address0                                |  13|          3|   15|         45|
    |M_e_3_address0_local                          |  13|          3|   15|         45|
    |M_e_3_ce0                                     |  13|          3|    1|          3|
    |M_e_3_d0                                      |  13|          3|   32|         96|
    |M_e_3_d0_local                                |  13|          3|   32|         96|
    |M_e_3_we0                                     |  13|          3|    1|          3|
    |M_t_o                                         |  13|          3|   32|         96|
    |M_t_o_ap_vld                                  |  13|          3|    1|          3|
    |ap_NS_fsm                                     |  33|          8|    1|          8|
    |ap_phi_mux_cleanup_dest_slot_0_phi_fu_194_p4  |   9|          2|    1|          2|
    |iter_fu_90                                    |   9|          2|   13|         26|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 389|         90|  432|       1287|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |M_e_0_addr_2_reg_597                                                       |  15|   0|   15|          0|
    |M_e_1_addr_2_reg_602                                                       |  15|   0|   15|          0|
    |M_e_2_addr_2_reg_607                                                       |  15|   0|   15|          0|
    |M_e_3_addr_2_reg_612                                                       |  15|   0|   15|          0|
    |add_ln121_1_reg_574                                                        |  11|   0|   15|          4|
    |add_ln122_1_reg_592                                                        |  11|   0|   15|          4|
    |add_ln124_reg_622                                                          |  11|   0|   15|          4|
    |ap_CS_fsm                                                                  |   7|   0|    7|          0|
    |cleanup_dest_slot_0_reg_190                                                |   1|   0|    1|          0|
    |cmp34_i_reg_617                                                            |   1|   0|    1|          0|
    |grp_find_best_move_fu_202_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln118_reg_555                                                         |   1|   0|    1|          0|
    |icmp_ln122_reg_579                                                         |   1|   0|    1|          0|
    |icmp_ln236_reg_542                                                         |   1|   0|    1|          0|
    |iter_3_reg_546                                                             |  13|   0|   13|          0|
    |iter_fu_90                                                                 |  13|   0|   13|          0|
    |new_col_reg_559                                                            |  32|   0|   32|          0|
    |new_row_reg_568                                                            |   9|   0|    9|          0|
    |r1_reg_524                                                                 |  32|   0|   32|          0|
    |r2_reg_530                                                                 |  32|   0|   32|          0|
    |select_ln122_reg_584                                                       |  31|   0|   32|          1|
    |sign_reg_536                                                               |  32|   0|   32|          0|
    |trunc_ln119_reg_564                                                        |   2|   0|    2|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 303|   0|  316|         13|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------+-----+-----+------------+-------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce|  return value|
|k1              |   in|   32|     ap_none|                       k1|        scalar|
|k2              |   in|   32|     ap_none|                       k2|        scalar|
|M_rows          |   in|   32|     ap_none|                   M_rows|       pointer|
|M_t_i           |   in|   32|     ap_ovld|                      M_t|       pointer|
|M_t_o           |  out|   32|     ap_ovld|                      M_t|       pointer|
|M_t_o_ap_vld    |  out|    1|     ap_ovld|                      M_t|       pointer|
|M_cols          |   in|   32|     ap_none|                   M_cols|       pointer|
|M_e_0_address0  |  out|   15|   ap_memory|                    M_e_0|         array|
|M_e_0_ce0       |  out|    1|   ap_memory|                    M_e_0|         array|
|M_e_0_we0       |  out|    1|   ap_memory|                    M_e_0|         array|
|M_e_0_d0        |  out|   32|   ap_memory|                    M_e_0|         array|
|M_e_0_q0        |   in|   32|   ap_memory|                    M_e_0|         array|
|M_e_1_address0  |  out|   15|   ap_memory|                    M_e_1|         array|
|M_e_1_ce0       |  out|    1|   ap_memory|                    M_e_1|         array|
|M_e_1_we0       |  out|    1|   ap_memory|                    M_e_1|         array|
|M_e_1_d0        |  out|   32|   ap_memory|                    M_e_1|         array|
|M_e_1_q0        |   in|   32|   ap_memory|                    M_e_1|         array|
|M_e_2_address0  |  out|   15|   ap_memory|                    M_e_2|         array|
|M_e_2_ce0       |  out|    1|   ap_memory|                    M_e_2|         array|
|M_e_2_we0       |  out|    1|   ap_memory|                    M_e_2|         array|
|M_e_2_d0        |  out|   32|   ap_memory|                    M_e_2|         array|
|M_e_2_q0        |   in|   32|   ap_memory|                    M_e_2|         array|
|M_e_3_address0  |  out|   15|   ap_memory|                    M_e_3|         array|
|M_e_3_ce0       |  out|    1|   ap_memory|                    M_e_3|         array|
|M_e_3_we0       |  out|    1|   ap_memory|                    M_e_3|         array|
|M_e_3_d0        |  out|   32|   ap_memory|                    M_e_3|         array|
|M_e_3_q0        |   in|   32|   ap_memory|                    M_e_3|         array|
|M_t_capacity    |   in|   32|     ap_none|             M_t_capacity|       pointer|
+----------------+-----+-----+------------+-------------------------+--------------+

