cell 1 BUFX2:BUFX2_insert276
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[1] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_1_bF$buf0\ layer 1 170 0
cell 2 BUFX2:BUFX2_insert275
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[1] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_1_bF$buf1\ layer 1 170 0
cell 3 BUFX2:BUFX2_insert274
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[1] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_1_bF$buf2\ layer 1 170 0
cell 4 BUFX2:BUFX2_insert273
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[1] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_1_bF$buf3\ layer 1 170 0
cell 5 BUFX2:BUFX2_insert272
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal reset layer 1 -160 -140
pin name Y signal reset_bF$buf0 layer 1 170 0
cell 6 BUFX2:BUFX2_insert271
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal reset layer 1 -160 -140
pin name Y signal reset_bF$buf1 layer 1 170 0
cell 7 BUFX2:BUFX2_insert270
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal reset layer 1 -160 -140
pin name Y signal reset_bF$buf2 layer 1 170 0
cell 8 BUFX2:BUFX2_insert269
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal reset layer 1 -160 -140
pin name Y signal reset_bF$buf3 layer 1 170 0
cell 9 BUFX2:BUFX2_insert268
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal reset layer 1 -160 -140
pin name Y signal reset_bF$buf4 layer 1 170 0
cell 10 BUFX2:BUFX2_insert267
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal reset layer 1 -160 -140
pin name Y signal reset_bF$buf5 layer 1 170 0
cell 11 BUFX2:BUFX2_insert266
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[4] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_4_bF$buf0\ layer 1 170 0
cell 12 BUFX2:BUFX2_insert265
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[4] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_4_bF$buf1\ layer 1 170 0
cell 13 BUFX2:BUFX2_insert264
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[4] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_4_bF$buf2\ layer 1 170 0
cell 14 BUFX2:BUFX2_insert263
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[4] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_4_bF$buf3\ layer 1 170 0
cell 15 BUFX2:BUFX2_insert262
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[4] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_4_bF$buf4\ layer 1 170 0
cell 16 BUFX2:BUFX2_insert261
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_1_bF$buf0\ layer 1 170 0
cell 17 BUFX2:BUFX2_insert260
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_1_bF$buf1\ layer 1 170 0
cell 18 BUFX2:BUFX2_insert259
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_1_bF$buf2\ layer 1 170 0
cell 19 BUFX2:BUFX2_insert258
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_1_bF$buf3\ layer 1 170 0
cell 20 BUFX2:BUFX2_insert257
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_1_bF$buf4\ layer 1 170 0
cell 21 BUFX2:BUFX2_insert256
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_1_bF$buf5\ layer 1 170 0
cell 22 BUFX2:BUFX2_insert255
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_1_bF$buf6\ layer 1 170 0
cell 23 BUFX2:BUFX2_insert254
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_1_bF$buf7\ layer 1 170 0
cell 24 BUFX2:BUFX2_insert253
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[7] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_7_bF$buf0\ layer 1 170 0
cell 25 BUFX2:BUFX2_insert252
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[7] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_7_bF$buf1\ layer 1 170 0
cell 26 BUFX2:BUFX2_insert251
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[7] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_7_bF$buf2\ layer 1 170 0
cell 27 BUFX2:BUFX2_insert250
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[7] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_7_bF$buf3\ layer 1 170 0
cell 28 BUFX2:BUFX2_insert249
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[7] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_7_bF$buf4\ layer 1 170 0
cell 29 BUFX2:BUFX2_insert248
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[0] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_0_bF$buf0\ layer 1 170 0
cell 30 BUFX2:BUFX2_insert247
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[0] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_0_bF$buf1\ layer 1 170 0
cell 31 BUFX2:BUFX2_insert246
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[0] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_0_bF$buf2\ layer 1 170 0
cell 32 BUFX2:BUFX2_insert245
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[0] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_0_bF$buf3\ layer 1 170 0
cell 33 BUFX2:BUFX2_insert244
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[10] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_10_bF$buf0\ layer 1 170 0
cell 34 BUFX2:BUFX2_insert243
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[10] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_10_bF$buf1\ layer 1 170 0
cell 35 BUFX2:BUFX2_insert242
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[10] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_10_bF$buf2\ layer 1 170 0
cell 36 BUFX2:BUFX2_insert241
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[10] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_10_bF$buf3\ layer 1 170 0
cell 37 BUFX2:BUFX2_insert240
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[3] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_3_bF$buf0\ layer 1 170 0
cell 38 BUFX2:BUFX2_insert239
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[3] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_3_bF$buf1\ layer 1 170 0
cell 39 BUFX2:BUFX2_insert238
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[3] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_3_bF$buf2\ layer 1 170 0
cell 40 BUFX2:BUFX2_insert237
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[3] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_3_bF$buf3\ layer 1 170 0
cell 41 BUFX2:BUFX2_insert236
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[3] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_3_bF$buf4\ layer 1 170 0
cell 42 BUFX2:BUFX2_insert235
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1498_ layer 1 -160 -140
pin name Y signal _1498__bF$buf0 layer 1 170 0
cell 43 BUFX2:BUFX2_insert234
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1498_ layer 1 -160 -140
pin name Y signal _1498__bF$buf1 layer 1 170 0
cell 44 BUFX2:BUFX2_insert233
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1498_ layer 1 -160 -140
pin name Y signal _1498__bF$buf2 layer 1 170 0
cell 45 BUFX2:BUFX2_insert232
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1498_ layer 1 -160 -140
pin name Y signal _1498__bF$buf3 layer 1 170 0
cell 46 BUFX2:BUFX2_insert231
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1498_ layer 1 -160 -140
pin name Y signal _1498__bF$buf4 layer 1 170 0
cell 47 BUFX2:BUFX2_insert230
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1463_ layer 1 -160 -140
pin name Y signal _1463__bF$buf0 layer 1 170 0
cell 48 BUFX2:BUFX2_insert229
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1463_ layer 1 -160 -140
pin name Y signal _1463__bF$buf1 layer 1 170 0
cell 49 BUFX2:BUFX2_insert228
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1463_ layer 1 -160 -140
pin name Y signal _1463__bF$buf2 layer 1 170 0
cell 50 BUFX2:BUFX2_insert227
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1463_ layer 1 -160 -140
pin name Y signal _1463__bF$buf3 layer 1 170 0
cell 51 BUFX2:BUFX2_insert226
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1463_ layer 1 -160 -140
pin name Y signal _1463__bF$buf4 layer 1 170 0
cell 52 BUFX2:BUFX2_insert225
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[13] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_13_bF$buf0\ layer 1 170 0
cell 53 BUFX2:BUFX2_insert224
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[13] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_13_bF$buf1\ layer 1 170 0
cell 54 BUFX2:BUFX2_insert223
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[13] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_13_bF$buf2\ layer 1 170 0
cell 55 BUFX2:BUFX2_insert222
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[13] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_13_bF$buf3\ layer 1 170 0
cell 56 BUFX2:BUFX2_insert221
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[6] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_6_bF$buf0\ layer 1 170 0
cell 57 BUFX2:BUFX2_insert220
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[6] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_6_bF$buf1\ layer 1 170 0
cell 58 BUFX2:BUFX2_insert219
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[6] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_6_bF$buf2\ layer 1 170 0
cell 59 BUFX2:BUFX2_insert218
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[6] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_6_bF$buf3\ layer 1 170 0
cell 60 BUFX2:BUFX2_insert217
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[9] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_9_bF$buf0\ layer 1 170 0
cell 61 BUFX2:BUFX2_insert216
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[9] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_9_bF$buf1\ layer 1 170 0
cell 62 BUFX2:BUFX2_insert215
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[9] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_9_bF$buf2\ layer 1 170 0
cell 63 BUFX2:BUFX2_insert214
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[9] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_9_bF$buf3\ layer 1 170 0
cell 64 BUFX2:BUFX2_insert213
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1716_ layer 1 -160 -140
pin name Y signal _1716__bF$buf0 layer 1 170 0
cell 65 BUFX2:BUFX2_insert212
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1716_ layer 1 -160 -140
pin name Y signal _1716__bF$buf1 layer 1 170 0
cell 66 BUFX2:BUFX2_insert211
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1716_ layer 1 -160 -140
pin name Y signal _1716__bF$buf2 layer 1 170 0
cell 67 BUFX2:BUFX2_insert210
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1716_ layer 1 -160 -140
pin name Y signal _1716__bF$buf3 layer 1 170 0
cell 68 BUFX2:BUFX2_insert209
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1716_ layer 1 -160 -140
pin name Y signal _1716__bF$buf4 layer 1 170 0
cell 69 BUFX2:BUFX2_insert208
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1534_ layer 1 -160 -140
pin name Y signal _1534__bF$buf0 layer 1 170 0
cell 70 BUFX2:BUFX2_insert207
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1534_ layer 1 -160 -140
pin name Y signal _1534__bF$buf1 layer 1 170 0
cell 71 BUFX2:BUFX2_insert206
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1534_ layer 1 -160 -140
pin name Y signal _1534__bF$buf2 layer 1 170 0
cell 72 BUFX2:BUFX2_insert205
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1534_ layer 1 -160 -140
pin name Y signal _1534__bF$buf3 layer 1 170 0
cell 73 BUFX2:BUFX2_insert204
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1534_ layer 1 -160 -140
pin name Y signal _1534__bF$buf4 layer 1 170 0
cell 74 BUFX2:BUFX2_insert203
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1249_ layer 1 -160 -140
pin name Y signal _1249__bF$buf0 layer 1 170 0
cell 75 BUFX2:BUFX2_insert202
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1249_ layer 1 -160 -140
pin name Y signal _1249__bF$buf1 layer 1 170 0
cell 76 BUFX2:BUFX2_insert201
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1249_ layer 1 -160 -140
pin name Y signal _1249__bF$buf2 layer 1 170 0
cell 77 BUFX2:BUFX2_insert200
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1249_ layer 1 -160 -140
pin name Y signal _1249__bF$buf3 layer 1 170 0
cell 78 BUFX2:BUFX2_insert199
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_0_bF$buf0\ layer 1 170 0
cell 79 BUFX2:BUFX2_insert198
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_0_bF$buf1\ layer 1 170 0
cell 80 BUFX2:BUFX2_insert197
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_0_bF$buf2\ layer 1 170 0
cell 81 BUFX2:BUFX2_insert196
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_0_bF$buf3\ layer 1 170 0
cell 82 BUFX2:BUFX2_insert195
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_0_bF$buf4\ layer 1 170 0
cell 83 BUFX2:BUFX2_insert194
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_0_bF$buf5\ layer 1 170 0
cell 84 BUFX2:BUFX2_insert193
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_0_bF$buf6\ layer 1 170 0
cell 85 BUFX2:BUFX2_insert192
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_0_bF$buf7\ layer 1 170 0
cell 86 BUFX2:BUFX2_insert191
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[11] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_11_bF$buf0\ layer 1 170 0
cell 87 BUFX2:BUFX2_insert190
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[11] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_11_bF$buf1\ layer 1 170 0
cell 88 BUFX2:BUFX2_insert189
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[11] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_11_bF$buf2\ layer 1 170 0
cell 89 BUFX2:BUFX2_insert188
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[11] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_11_bF$buf3\ layer 1 170 0
cell 90 BUFX2:BUFX2_insert187
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \address_mux_inst_05.adrs_ctrl\ layer 1 -160 -140
pin name Y signal \address_mux_inst_05.adrs_ctrl_bF$buf0\ layer 1 170 0
cell 91 BUFX2:BUFX2_insert186
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \address_mux_inst_05.adrs_ctrl\ layer 1 -160 -140
pin name Y signal \address_mux_inst_05.adrs_ctrl_bF$buf1\ layer 1 170 0
cell 92 BUFX2:BUFX2_insert185
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \address_mux_inst_05.adrs_ctrl\ layer 1 -160 -140
pin name Y signal \address_mux_inst_05.adrs_ctrl_bF$buf2\ layer 1 170 0
cell 93 BUFX2:BUFX2_insert184
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \address_mux_inst_05.adrs_ctrl\ layer 1 -160 -140
pin name Y signal \address_mux_inst_05.adrs_ctrl_bF$buf3\ layer 1 170 0
cell 94 BUFX2:BUFX2_insert183
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \address_mux_inst_05.adrs_ctrl\ layer 1 -160 -140
pin name Y signal \address_mux_inst_05.adrs_ctrl_bF$buf4\ layer 1 170 0
cell 95 BUFX2:BUFX2_insert182
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[14] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_14_bF$buf0\ layer 1 170 0
cell 96 BUFX2:BUFX2_insert181
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[14] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_14_bF$buf1\ layer 1 170 0
cell 97 BUFX2:BUFX2_insert180
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[14] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_14_bF$buf2\ layer 1 170 0
cell 98 BUFX2:BUFX2_insert179
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[14] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_14_bF$buf3\ layer 1 170 0
cell 99 BUFX2:BUFX2_insert178
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[2] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_2_bF$buf0\ layer 1 170 0
cell 100 BUFX2:BUFX2_insert177
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[2] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_2_bF$buf1\ layer 1 170 0
cell 101 BUFX2:BUFX2_insert176
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[2] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_2_bF$buf2\ layer 1 170 0
cell 102 BUFX2:BUFX2_insert175
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[2] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_2_bF$buf3\ layer 1 170 0
cell 103 BUFX2:BUFX2_insert174
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[2] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_2_bF$buf4\ layer 1 170 0
cell 104 BUFX2:BUFX2_insert173
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[5] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_5_bF$buf0\ layer 1 170 0
cell 105 BUFX2:BUFX2_insert172
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[5] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_5_bF$buf1\ layer 1 170 0
cell 106 BUFX2:BUFX2_insert171
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[5] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_5_bF$buf2\ layer 1 170 0
cell 107 BUFX2:BUFX2_insert170
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[5] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_5_bF$buf3\ layer 1 170 0
cell 108 BUFX2:BUFX2_insert169
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[5] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_5_bF$buf4\ layer 1 170 0
cell 109 BUFX2:BUFX2_insert168
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.flag\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.flag_bF$buf0\ layer 1 170 0
cell 110 BUFX2:BUFX2_insert167
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.flag\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.flag_bF$buf1\ layer 1 170 0
cell 111 BUFX2:BUFX2_insert166
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.flag\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.flag_bF$buf2\ layer 1 170 0
cell 112 BUFX2:BUFX2_insert165
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.flag\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.flag_bF$buf3\ layer 1 170 0
cell 113 BUFX2:BUFX2_insert164
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.flag\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.flag_bF$buf4\ layer 1 170 0
cell 114 BUFX2:BUFX2_insert163
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.flag\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.flag_bF$buf5\ layer 1 170 0
cell 115 BUFX2:BUFX2_insert162
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.flag\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.flag_bF$buf6\ layer 1 170 0
cell 116 BUFX2:BUFX2_insert161
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[8] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_8_bF$buf0\ layer 1 170 0
cell 117 BUFX2:BUFX2_insert160
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[8] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_8_bF$buf1\ layer 1 170 0
cell 118 BUFX2:BUFX2_insert159
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[8] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_8_bF$buf2\ layer 1 170 0
cell 119 BUFX2:BUFX2_insert158
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[8] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_8_bF$buf3\ layer 1 170 0
cell 120 BUFX2:BUFX2_insert157
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[1] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_1_bF$buf0\ layer 1 170 0
cell 121 BUFX2:BUFX2_insert156
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[1] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_1_bF$buf1\ layer 1 170 0
cell 122 BUFX2:BUFX2_insert155
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[1] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_1_bF$buf2\ layer 1 170 0
cell 123 BUFX2:BUFX2_insert154
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[1] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_1_bF$buf3\ layer 1 170 0
cell 124 BUFX2:BUFX2_insert153
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[11] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_11_bF$buf0\ layer 1 170 0
cell 125 BUFX2:BUFX2_insert152
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[11] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_11_bF$buf1\ layer 1 170 0
cell 126 BUFX2:BUFX2_insert151
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[11] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_11_bF$buf2\ layer 1 170 0
cell 127 BUFX2:BUFX2_insert150
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[11] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_11_bF$buf3\ layer 1 170 0
cell 128 BUFX2:BUFX2_insert149
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[11] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_11_bF$buf4\ layer 1 170 0
cell 129 BUFX2:BUFX2_insert148
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[4] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_4_bF$buf0\ layer 1 170 0
cell 130 BUFX2:BUFX2_insert147
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[4] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_4_bF$buf1\ layer 1 170 0
cell 131 BUFX2:BUFX2_insert146
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[4] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_4_bF$buf2\ layer 1 170 0
cell 132 BUFX2:BUFX2_insert145
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[4] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_4_bF$buf3\ layer 1 170 0
cell 133 BUFX2:BUFX2_insert144
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[4] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_4_bF$buf4\ layer 1 170 0
cell 134 BUFX2:BUFX2_insert143
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[14] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_14_bF$buf0\ layer 1 170 0
cell 135 BUFX2:BUFX2_insert142
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[14] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_14_bF$buf1\ layer 1 170 0
cell 136 BUFX2:BUFX2_insert141
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[14] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_14_bF$buf2\ layer 1 170 0
cell 137 BUFX2:BUFX2_insert140
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[14] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_14_bF$buf3\ layer 1 170 0
cell 138 BUFX2:BUFX2_insert139
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[7] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_7_bF$buf0\ layer 1 170 0
cell 139 BUFX2:BUFX2_insert138
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[7] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_7_bF$buf1\ layer 1 170 0
cell 140 BUFX2:BUFX2_insert137
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[7] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_7_bF$buf2\ layer 1 170 0
cell 141 BUFX2:BUFX2_insert136
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[7] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_7_bF$buf3\ layer 1 170 0
cell 142 BUFX2:BUFX2_insert135
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[7] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_7_bF$buf4\ layer 1 170 0
cell 143 BUFX2:BUFX2_insert134
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.inst_wr\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.inst_wr_bF$buf0\ layer 1 170 0
cell 144 BUFX2:BUFX2_insert133
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.inst_wr\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.inst_wr_bF$buf1\ layer 1 170 0
cell 145 BUFX2:BUFX2_insert132
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.inst_wr\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.inst_wr_bF$buf2\ layer 1 170 0
cell 146 BUFX2:BUFX2_insert131
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.inst_wr\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.inst_wr_bF$buf3\ layer 1 170 0
cell 147 BUFX2:BUFX2_insert130
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.imm_en\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.imm_en_bF$buf0\ layer 1 170 0
cell 148 BUFX2:BUFX2_insert129
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.imm_en\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.imm_en_bF$buf1\ layer 1 170 0
cell 149 BUFX2:BUFX2_insert128
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.imm_en\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.imm_en_bF$buf2\ layer 1 170 0
cell 150 BUFX2:BUFX2_insert127
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.imm_en\ layer 1 -160 -140
pin name Y signal \control_unit_ints_09.imm_en_bF$buf3\ layer 1 170 0
cell 151 BUFX2:BUFX2_insert126
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_1_bF$buf0\ layer 1 170 0
cell 152 BUFX2:BUFX2_insert125
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_1_bF$buf1\ layer 1 170 0
cell 153 BUFX2:BUFX2_insert124
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_1_bF$buf2\ layer 1 170 0
cell 154 BUFX2:BUFX2_insert123
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_1_bF$buf3\ layer 1 170 0
cell 155 BUFX2:BUFX2_insert122
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_1_bF$buf4\ layer 1 170 0
cell 156 BUFX2:BUFX2_insert121
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_1_bF$buf5\ layer 1 170 0
cell 157 BUFX2:BUFX2_insert120
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_1_bF$buf6\ layer 1 170 0
cell 158 BUFX2:BUFX2_insert119
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[1] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rAadrs_1_bF$buf7\ layer 1 170 0
cell 159 BUFX2:BUFX2_insert118
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[12] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_12_bF$buf0\ layer 1 170 0
cell 160 BUFX2:BUFX2_insert117
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[12] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_12_bF$buf1\ layer 1 170 0
cell 161 BUFX2:BUFX2_insert116
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[12] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_12_bF$buf2\ layer 1 170 0
cell 162 BUFX2:BUFX2_insert115
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[12] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_12_bF$buf3\ layer 1 170 0
cell 163 BUFX2:BUFX2_insert114
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[0] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_0_bF$buf0\ layer 1 170 0
cell 164 BUFX2:BUFX2_insert113
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[0] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_0_bF$buf1\ layer 1 170 0
cell 165 BUFX2:BUFX2_insert112
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[0] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_0_bF$buf2\ layer 1 170 0
cell 166 BUFX2:BUFX2_insert111
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[0] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_0_bF$buf3\ layer 1 170 0
cell 167 BUFX2:BUFX2_insert110
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1409_ layer 1 -160 -140
pin name Y signal _1409__bF$buf0 layer 1 170 0
cell 168 BUFX2:BUFX2_insert109
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1409_ layer 1 -160 -140
pin name Y signal _1409__bF$buf1 layer 1 170 0
cell 169 BUFX2:BUFX2_insert108
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1409_ layer 1 -160 -140
pin name Y signal _1409__bF$buf2 layer 1 170 0
cell 170 BUFX2:BUFX2_insert107
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1409_ layer 1 -160 -140
pin name Y signal _1409__bF$buf3 layer 1 170 0
cell 171 BUFX2:BUFX2_insert106
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1544_ layer 1 -160 -140
pin name Y signal _1544__bF$buf0 layer 1 170 0
cell 172 BUFX2:BUFX2_insert105
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1544_ layer 1 -160 -140
pin name Y signal _1544__bF$buf1 layer 1 170 0
cell 173 BUFX2:BUFX2_insert104
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1544_ layer 1 -160 -140
pin name Y signal _1544__bF$buf2 layer 1 170 0
cell 174 BUFX2:BUFX2_insert103
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1544_ layer 1 -160 -140
pin name Y signal _1544__bF$buf3 layer 1 170 0
cell 175 BUFX2:BUFX2_insert102
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1544_ layer 1 -160 -140
pin name Y signal _1544__bF$buf4 layer 1 170 0
cell 176 BUFX2:BUFX2_insert101
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1544_ layer 1 -160 -140
pin name Y signal _1544__bF$buf5 layer 1 170 0
cell 177 BUFX2:BUFX2_insert100
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1544_ layer 1 -160 -140
pin name Y signal _1544__bF$buf6 layer 1 170 0
cell 178 BUFX2:BUFX2_insert99
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1544_ layer 1 -160 -140
pin name Y signal _1544__bF$buf7 layer 1 170 0
cell 179 BUFX2:BUFX2_insert98
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[15] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_15_bF$buf0\ layer 1 170 0
cell 180 BUFX2:BUFX2_insert97
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[15] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_15_bF$buf1\ layer 1 170 0
cell 181 BUFX2:BUFX2_insert96
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[15] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_15_bF$buf2\ layer 1 170 0
cell 182 BUFX2:BUFX2_insert95
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[15] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_15_bF$buf3\ layer 1 170 0
cell 183 BUFX2:BUFX2_insert94
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[3] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_3_bF$buf0\ layer 1 170 0
cell 184 BUFX2:BUFX2_insert93
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[3] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_3_bF$buf1\ layer 1 170 0
cell 185 BUFX2:BUFX2_insert92
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[3] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_3_bF$buf2\ layer 1 170 0
cell 186 BUFX2:BUFX2_insert91
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[3] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_3_bF$buf3\ layer 1 170 0
cell 187 BUFX2:BUFX2_insert90
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[3] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_3_bF$buf4\ layer 1 170 0
cell 188 BUFX2:BUFX2_insert89
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_0_bF$buf0\ layer 1 170 0
cell 189 BUFX2:BUFX2_insert88
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_0_bF$buf1\ layer 1 170 0
cell 190 BUFX2:BUFX2_insert87
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_0_bF$buf2\ layer 1 170 0
cell 191 BUFX2:BUFX2_insert86
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_0_bF$buf3\ layer 1 170 0
cell 192 BUFX2:BUFX2_insert85
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_0_bF$buf4\ layer 1 170 0
cell 193 BUFX2:BUFX2_insert84
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_0_bF$buf5\ layer 1 170 0
cell 194 BUFX2:BUFX2_insert83
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_0_bF$buf6\ layer 1 170 0
cell 195 BUFX2:BUFX2_insert82
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[0] layer 1 -160 -140
pin name Y signal \instruction_decoder_inst_08.rBadrs_0_bF$buf7\ layer 1 170 0
cell 196 BUFX2:BUFX2_insert81
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[6] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_6_bF$buf0\ layer 1 170 0
cell 197 BUFX2:BUFX2_insert80
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[6] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_6_bF$buf1\ layer 1 170 0
cell 198 BUFX2:BUFX2_insert79
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[6] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_6_bF$buf2\ layer 1 170 0
cell 199 BUFX2:BUFX2_insert78
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[6] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_6_bF$buf3\ layer 1 170 0
cell 200 BUFX2:BUFX2_insert77
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[6] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_6_bF$buf4\ layer 1 170 0
cell 201 BUFX2:BUFX2_insert76
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1876_ layer 1 -160 -140
pin name Y signal _1876__bF$buf0 layer 1 170 0
cell 202 BUFX2:BUFX2_insert75
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1876_ layer 1 -160 -140
pin name Y signal _1876__bF$buf1 layer 1 170 0
cell 203 BUFX2:BUFX2_insert74
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1876_ layer 1 -160 -140
pin name Y signal _1876__bF$buf2 layer 1 170 0
cell 204 BUFX2:BUFX2_insert73
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1876_ layer 1 -160 -140
pin name Y signal _1876__bF$buf3 layer 1 170 0
cell 205 BUFX2:BUFX2_insert72
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1876_ layer 1 -160 -140
pin name Y signal _1876__bF$buf4 layer 1 170 0
cell 206 BUFX2:BUFX2_insert71
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1515_ layer 1 -160 -140
pin name Y signal _1515__bF$buf0 layer 1 170 0
cell 207 BUFX2:BUFX2_insert70
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1515_ layer 1 -160 -140
pin name Y signal _1515__bF$buf1 layer 1 170 0
cell 208 BUFX2:BUFX2_insert69
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1515_ layer 1 -160 -140
pin name Y signal _1515__bF$buf2 layer 1 170 0
cell 209 BUFX2:BUFX2_insert68
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1515_ layer 1 -160 -140
pin name Y signal _1515__bF$buf3 layer 1 170 0
cell 210 BUFX2:BUFX2_insert67
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1515_ layer 1 -160 -140
pin name Y signal _1515__bF$buf4 layer 1 170 0
cell 211 BUFX2:BUFX2_insert66
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[9] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_9_bF$buf0\ layer 1 170 0
cell 212 BUFX2:BUFX2_insert65
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[9] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_9_bF$buf1\ layer 1 170 0
cell 213 BUFX2:BUFX2_insert64
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[9] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_9_bF$buf2\ layer 1 170 0
cell 214 BUFX2:BUFX2_insert63
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[9] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_9_bF$buf3\ layer 1 170 0
cell 215 BUFX2:BUFX2_insert62
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[9] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_9_bF$buf4\ layer 1 170 0
cell 216 BUFX2:BUFX2_insert61
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[2] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_2_bF$buf0\ layer 1 170 0
cell 217 BUFX2:BUFX2_insert60
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[2] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_2_bF$buf1\ layer 1 170 0
cell 218 BUFX2:BUFX2_insert59
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[2] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_2_bF$buf2\ layer 1 170 0
cell 219 BUFX2:BUFX2_insert58
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[2] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_2_bF$buf3\ layer 1 170 0
cell 220 BUFX2:BUFX2_insert57
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[12] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_12_bF$buf0\ layer 1 170 0
cell 221 BUFX2:BUFX2_insert56
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[12] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_12_bF$buf1\ layer 1 170 0
cell 222 BUFX2:BUFX2_insert55
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[12] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_12_bF$buf2\ layer 1 170 0
cell 223 BUFX2:BUFX2_insert54
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[12] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_12_bF$buf3\ layer 1 170 0
cell 224 BUFX2:BUFX2_insert53
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[5] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_5_bF$buf0\ layer 1 170 0
cell 225 BUFX2:BUFX2_insert52
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[5] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_5_bF$buf1\ layer 1 170 0
cell 226 BUFX2:BUFX2_insert51
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[5] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_5_bF$buf2\ layer 1 170 0
cell 227 BUFX2:BUFX2_insert50
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[5] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_5_bF$buf3\ layer 1 170 0
cell 228 BUFX2:BUFX2_insert49
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[5] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_5_bF$buf4\ layer 1 170 0
cell 229 BUFX2:BUFX2_insert48
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[15] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_15_bF$buf0\ layer 1 170 0
cell 230 BUFX2:BUFX2_insert47
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[15] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_15_bF$buf1\ layer 1 170 0
cell 231 BUFX2:BUFX2_insert46
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[15] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_15_bF$buf2\ layer 1 170 0
cell 232 BUFX2:BUFX2_insert45
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.ra_out\[15] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.ra_out_15_bF$buf3\ layer 1 170 0
cell 233 BUFX2:BUFX2_insert44
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[8] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_8_bF$buf0\ layer 1 170 0
cell 234 BUFX2:BUFX2_insert43
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[8] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_8_bF$buf1\ layer 1 170 0
cell 235 BUFX2:BUFX2_insert42
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[8] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_8_bF$buf2\ layer 1 170 0
cell 236 BUFX2:BUFX2_insert41
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[8] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_8_bF$buf3\ layer 1 170 0
cell 237 BUFX2:BUFX2_insert40
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1697_ layer 1 -160 -140
pin name Y signal _1697__bF$buf0 layer 1 170 0
cell 238 BUFX2:BUFX2_insert39
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1697_ layer 1 -160 -140
pin name Y signal _1697__bF$buf1 layer 1 170 0
cell 239 BUFX2:BUFX2_insert38
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1697_ layer 1 -160 -140
pin name Y signal _1697__bF$buf2 layer 1 170 0
cell 240 BUFX2:BUFX2_insert37
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1697_ layer 1 -160 -140
pin name Y signal _1697__bF$buf3 layer 1 170 0
cell 241 BUFX2:BUFX2_insert36
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1697_ layer 1 -160 -140
pin name Y signal _1697__bF$buf4 layer 1 170 0
cell 242 CLKBUF1:CLKBUF1_insert35
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf0 layer 1 480 410
cell 243 CLKBUF1:CLKBUF1_insert34
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf1 layer 1 480 410
cell 244 CLKBUF1:CLKBUF1_insert33
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf2 layer 1 480 410
cell 245 CLKBUF1:CLKBUF1_insert32
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf3 layer 1 480 410
cell 246 CLKBUF1:CLKBUF1_insert31
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf4 layer 1 480 410
cell 247 CLKBUF1:CLKBUF1_insert30
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf5 layer 1 480 410
cell 248 CLKBUF1:CLKBUF1_insert29
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf6 layer 1 480 410
cell 249 CLKBUF1:CLKBUF1_insert28
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf7 layer 1 480 410
cell 250 CLKBUF1:CLKBUF1_insert27
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf8 layer 1 480 410
cell 251 CLKBUF1:CLKBUF1_insert26
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf9 layer 1 480 410
cell 252 CLKBUF1:CLKBUF1_insert25
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf10 layer 1 480 410
cell 253 CLKBUF1:CLKBUF1_insert24
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf11 layer 1 480 410
cell 254 CLKBUF1:CLKBUF1_insert23
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf12 layer 1 480 410
cell 255 CLKBUF1:CLKBUF1_insert22
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal clock layer 1 -590 -240
pin name Y signal clock_bF$buf13 layer 1 480 410
cell 256 BUFX2:BUFX2_insert21
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1248_ layer 1 -160 -140
pin name Y signal _1248__bF$buf0 layer 1 170 0
cell 257 BUFX2:BUFX2_insert20
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1248_ layer 1 -160 -140
pin name Y signal _1248__bF$buf1 layer 1 170 0
cell 258 BUFX2:BUFX2_insert19
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1248_ layer 1 -160 -140
pin name Y signal _1248__bF$buf2 layer 1 170 0
cell 259 BUFX2:BUFX2_insert18
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1248_ layer 1 -160 -140
pin name Y signal _1248__bF$buf3 layer 1 170 0
cell 260 BUFX2:BUFX2_insert17
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1480_ layer 1 -160 -140
pin name Y signal _1480__bF$buf0 layer 1 170 0
cell 261 BUFX2:BUFX2_insert16
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1480_ layer 1 -160 -140
pin name Y signal _1480__bF$buf1 layer 1 170 0
cell 262 BUFX2:BUFX2_insert15
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1480_ layer 1 -160 -140
pin name Y signal _1480__bF$buf2 layer 1 170 0
cell 263 BUFX2:BUFX2_insert14
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1480_ layer 1 -160 -140
pin name Y signal _1480__bF$buf3 layer 1 170 0
cell 264 BUFX2:BUFX2_insert13
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1480_ layer 1 -160 -140
pin name Y signal _1480__bF$buf4 layer 1 170 0
cell 265 BUFX2:BUFX2_insert12
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[10] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_10_bF$buf0\ layer 1 170 0
cell 266 BUFX2:BUFX2_insert11
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[10] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_10_bF$buf1\ layer 1 170 0
cell 267 BUFX2:BUFX2_insert10
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[10] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_10_bF$buf2\ layer 1 170 0
cell 268 BUFX2:BUFX2_insert9
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[10] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_10_bF$buf3\ layer 1 170 0
cell 269 BUFX2:BUFX2_insert8
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1445_ layer 1 -160 -140
pin name Y signal _1445__bF$buf0 layer 1 170 0
cell 270 BUFX2:BUFX2_insert7
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1445_ layer 1 -160 -140
pin name Y signal _1445__bF$buf1 layer 1 170 0
cell 271 BUFX2:BUFX2_insert6
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1445_ layer 1 -160 -140
pin name Y signal _1445__bF$buf2 layer 1 170 0
cell 272 BUFX2:BUFX2_insert5
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1445_ layer 1 -160 -140
pin name Y signal _1445__bF$buf3 layer 1 170 0
cell 273 BUFX2:BUFX2_insert4
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1445_ layer 1 -160 -140
pin name Y signal _1445__bF$buf4 layer 1 170 0
cell 274 BUFX2:BUFX2_insert3
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[13] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_13_bF$buf0\ layer 1 170 0
cell 275 BUFX2:BUFX2_insert2
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[13] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_13_bF$buf1\ layer 1 170 0
cell 276 BUFX2:BUFX2_insert1
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[13] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_13_bF$buf2\ layer 1 170 0
cell 277 BUFX2:BUFX2_insert0
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.rb_out\[13] layer 1 -160 -140
pin name Y signal \internal_register_inst_07.rb_out_13_bF$buf3\ layer 1 170 0
cell 278 BUFX2:_2016_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[0] layer 1 -160 -140
pin name Y signal adrs_bus[0] layer 1 170 0
cell 279 BUFX2:_2017_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[1] layer 1 -160 -140
pin name Y signal adrs_bus[1] layer 1 170 0
cell 280 BUFX2:_2018_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[2] layer 1 -160 -140
pin name Y signal adrs_bus[2] layer 1 170 0
cell 281 BUFX2:_2019_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[3] layer 1 -160 -140
pin name Y signal adrs_bus[3] layer 1 170 0
cell 282 BUFX2:_2020_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[4] layer 1 -160 -140
pin name Y signal adrs_bus[4] layer 1 170 0
cell 283 BUFX2:_2021_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[5] layer 1 -160 -140
pin name Y signal adrs_bus[5] layer 1 170 0
cell 284 BUFX2:_2022_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[6] layer 1 -160 -140
pin name Y signal adrs_bus[6] layer 1 170 0
cell 285 BUFX2:_2023_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[7] layer 1 -160 -140
pin name Y signal adrs_bus[7] layer 1 170 0
cell 286 BUFX2:_2024_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[8] layer 1 -160 -140
pin name Y signal adrs_bus[8] layer 1 170 0
cell 287 BUFX2:_2025_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[9] layer 1 -160 -140
pin name Y signal adrs_bus[9] layer 1 170 0
cell 288 BUFX2:_2026_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[10] layer 1 -160 -140
pin name Y signal adrs_bus[10] layer 1 170 0
cell 289 BUFX2:_2027_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[11] layer 1 -160 -140
pin name Y signal adrs_bus[11] layer 1 170 0
cell 290 BUFX2:_2028_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[12] layer 1 -160 -140
pin name Y signal adrs_bus[12] layer 1 170 0
cell 291 BUFX2:_2029_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[13] layer 1 -160 -140
pin name Y signal adrs_bus[13] layer 1 170 0
cell 292 BUFX2:_2030_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[14] layer 1 -160 -140
pin name Y signal adrs_bus[14] layer 1 170 0
cell 293 BUFX2:_2031_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _0_[15] layer 1 -160 -140
pin name Y signal adrs_bus[15] layer 1 170 0
cell 294 BUFX2:_2032_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[0] layer 1 170 0
cell 295 BUFX2:_2033_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[1] layer 1 170 0
cell 296 BUFX2:_2034_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[2] layer 1 170 0
cell 297 BUFX2:_2035_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf4\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[3] layer 1 170 0
cell 298 BUFX2:_2036_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf4\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[4] layer 1 170 0
cell 299 BUFX2:_2037_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf4\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[5] layer 1 170 0
cell 300 BUFX2:_2038_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[6] layer 1 170 0
cell 301 BUFX2:_2039_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf4\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[7] layer 1 170 0
cell 302 BUFX2:_2040_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[8] layer 1 170 0
cell 303 BUFX2:_2041_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[9] layer 1 170 0
cell 304 BUFX2:_2042_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[10] layer 1 170 0
cell 305 BUFX2:_2043_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[11] layer 1 170 0
cell 306 BUFX2:_2044_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[12] layer 1 170 0
cell 307 BUFX2:_2045_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[13] layer 1 170 0
cell 308 BUFX2:_2046_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[14] layer 1 170 0
cell 309 BUFX2:_2047_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf3\ layer 1 -160 -140
end_pin_group
pin name Y signal data_out[15] layer 1 170 0
cell 310 BUFX2:_2048_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1_ layer 1 -160 -140
pin name Y signal mem_rd layer 1 170 0
cell 311 BUFX2:_2049_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _2_ layer 1 -160 -140
pin name Y signal mem_wr layer 1 170 0
cell 312 INVX1:_2050_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[0] layer 1 -80 -540
pin name Y signal _3_ layer 1 80 0
cell 313 NAND2X1:_2051_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf3\ layer 1 -160 -340
end_pin_group
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/B signal \address_mux_inst_05.adrs_ctrl_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _4_ layer 1 100 -680
cell 314 OAI21X1:_2052_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf3\ layer 1 -160 -330
end_pin_group
pin name B signal _3_ layer 1 -80 -140
pin name C signal _4_ layer 1 160 300
pin name Y signal _0_[0] layer 1 50 -100
cell 315 INVX1:_2053_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[1] layer 1 -80 -540
pin name Y signal _5_ layer 1 80 0
cell 316 NAND2X1:_2054_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _6_ layer 1 100 -680
cell 317 OAI21X1:_2055_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf1\ layer 1 -160 -330
end_pin_group
pin name B signal _5_ layer 1 -80 -140
pin name C signal _6_ layer 1 160 300
pin name Y signal _0_[1] layer 1 50 -100
cell 318 INVX1:_2056_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[2] layer 1 -80 -540
pin name Y signal _7_ layer 1 80 0
cell 319 NAND2X1:_2057_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf0\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _8_ layer 1 100 -680
cell 320 OAI21X1:_2058_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf4\ layer 1 -160 -330
end_pin_group
pin name B signal _7_ layer 1 -80 -140
pin name C signal _8_ layer 1 160 300
pin name Y signal _0_[2] layer 1 50 -100
cell 321 INVX1:_2059_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[3] layer 1 -80 -540
pin name Y signal _9_ layer 1 80 0
cell 322 NAND2X1:_2060_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf3\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _10_ layer 1 100 -680
cell 323 OAI21X1:_2061_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf2\ layer 1 -160 -330
end_pin_group
pin name B signal _9_ layer 1 -80 -140
pin name C signal _10_ layer 1 160 300
pin name Y signal _0_[3] layer 1 50 -100
cell 324 INVX1:_2062_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[4] layer 1 -80 -540
pin name Y signal _11_ layer 1 80 0
cell 325 NAND2X1:_2063_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf1\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _12_ layer 1 100 -680
cell 326 OAI21X1:_2064_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf0\ layer 1 -160 -330
end_pin_group
pin name B signal _11_ layer 1 -80 -140
pin name C signal _12_ layer 1 160 300
pin name Y signal _0_[4] layer 1 50 -100
cell 327 INVX1:_2065_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[5] layer 1 -80 -540
pin name Y signal _13_ layer 1 80 0
cell 328 NAND2X1:_2066_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf4\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/B signal \internal_register_inst_07.ra_out_5_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _14_ layer 1 100 -680
cell 329 OAI21X1:_2067_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf3\ layer 1 -160 -330
end_pin_group
pin name B signal _13_ layer 1 -80 -140
pin name C signal _14_ layer 1 160 300
pin name Y signal _0_[5] layer 1 50 -100
cell 330 INVX1:_2068_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[6] layer 1 -80 -540
pin name Y signal _15_ layer 1 80 0
cell 331 NAND2X1:_2069_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _16_ layer 1 100 -680
cell 332 OAI21X1:_2070_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf1\ layer 1 -160 -330
end_pin_group
pin name B signal _15_ layer 1 -80 -140
pin name C signal _16_ layer 1 160 300
pin name Y signal _0_[6] layer 1 50 -100
cell 333 INVX1:_2071_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[7] layer 1 -80 -540
pin name Y signal _17_ layer 1 80 0
cell 334 NAND2X1:_2072_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf0\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _18_ layer 1 100 -680
cell 335 OAI21X1:_2073_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf4\ layer 1 -160 -330
end_pin_group
pin name B signal _17_ layer 1 -80 -140
pin name C signal _18_ layer 1 160 300
pin name Y signal _0_[7] layer 1 50 -100
cell 336 INVX1:_2074_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[8] layer 1 -80 -540
pin name Y signal _19_ layer 1 80 0
cell 337 NAND2X1:_2075_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf3\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _20_ layer 1 100 -680
cell 338 OAI21X1:_2076_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf2\ layer 1 -160 -330
end_pin_group
pin name B signal _19_ layer 1 -80 -140
pin name C signal _20_ layer 1 160 300
pin name Y signal _0_[8] layer 1 50 -100
cell 339 INVX1:_2077_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[9] layer 1 -80 -540
pin name Y signal _21_ layer 1 80 0
cell 340 NAND2X1:_2078_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf1\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _22_ layer 1 100 -680
cell 341 OAI21X1:_2079_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf0\ layer 1 -160 -330
end_pin_group
pin name B signal _21_ layer 1 -80 -140
pin name C signal _22_ layer 1 160 300
pin name Y signal _0_[9] layer 1 50 -100
cell 342 INVX1:_2080_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[10] layer 1 -80 -540
pin name Y signal _23_ layer 1 80 0
cell 343 NAND2X1:_2081_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf4\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _24_ layer 1 100 -680
cell 344 OAI21X1:_2082_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf3\ layer 1 -160 -330
end_pin_group
pin name B signal _23_ layer 1 -80 -140
pin name C signal _24_ layer 1 160 300
pin name Y signal _0_[10] layer 1 50 -100
cell 345 INVX1:_2083_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[11] layer 1 -80 -540
pin name Y signal _25_ layer 1 80 0
cell 346 NAND2X1:_2084_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _26_ layer 1 100 -680
cell 347 OAI21X1:_2085_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf1\ layer 1 -160 -330
end_pin_group
pin name B signal _25_ layer 1 -80 -140
pin name C signal _26_ layer 1 160 300
pin name Y signal _0_[11] layer 1 50 -100
cell 348 INVX1:_2086_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[12] layer 1 -80 -540
pin name Y signal _27_ layer 1 80 0
cell 349 NAND2X1:_2087_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf0\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _28_ layer 1 100 -680
cell 350 OAI21X1:_2088_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf4\ layer 1 -160 -330
end_pin_group
pin name B signal _27_ layer 1 -80 -140
pin name C signal _28_ layer 1 160 300
pin name Y signal _0_[12] layer 1 50 -100
cell 351 INVX1:_2089_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[13] layer 1 -80 -540
pin name Y signal _29_ layer 1 80 0
cell 352 NAND2X1:_2090_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf3\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _30_ layer 1 100 -680
cell 353 OAI21X1:_2091_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf2\ layer 1 -160 -330
end_pin_group
pin name B signal _29_ layer 1 -80 -140
pin name C signal _30_ layer 1 160 300
pin name Y signal _0_[13] layer 1 50 -100
cell 354 INVX1:_2092_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[14] layer 1 -80 -540
pin name Y signal _31_ layer 1 80 0
cell 355 NAND2X1:_2093_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf1\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _32_ layer 1 100 -680
cell 356 OAI21X1:_2094_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf0\ layer 1 -160 -330
end_pin_group
pin name B signal _31_ layer 1 -80 -140
pin name C signal _32_ layer 1 160 300
pin name Y signal _0_[14] layer 1 50 -100
cell 357 INVX1:_2095_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[15] layer 1 -80 -540
pin name Y signal _33_ layer 1 80 0
cell 358 NAND2X1:_2096_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf4\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _34_ layer 1 100 -680
cell 359 OAI21X1:_2097_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \address_mux_inst_05.adrs_ctrl_bF$pin/A signal \address_mux_inst_05.adrs_ctrl_bF$buf3\ layer 1 -160 -330
end_pin_group
pin name B signal _33_ layer 1 -80 -140
pin name C signal _34_ layer 1 160 300
pin name Y signal _0_[15] layer 1 50 -100
cell 360 XOR2X1:_2098_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf2\ layer 1 -410 -290
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/B signal \internal_register_inst_07.rb_out_0_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal \alu_inst01.inst01.result\[0] layer 1 0 -700
cell 361 NAND2X1:_2099_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf1\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/B signal \internal_register_inst_07.rb_out_0_bF$buf1\ layer 1 160 140
end_pin_group
pin name Y signal _104_ layer 1 100 -680
cell 362 NOR2X1:_2100_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/A signal \internal_register_inst_07.ra_out_1_bF$buf2\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/B signal \internal_register_inst_07.rb_out_1_bF$buf2\ layer 1 160 -60
end_pin_group
pin name Y signal _105_ layer 1 0 -300
cell 363 NAND2X1:_2101_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/A signal \internal_register_inst_07.ra_out_1_bF$buf1\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/B signal \internal_register_inst_07.rb_out_1_bF$buf1\ layer 1 160 140
end_pin_group
pin name Y signal _106_ layer 1 100 -680
cell 364 INVX1:_2102_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _106_ layer 1 -80 -540
pin name Y signal _107_ layer 1 80 0
cell 365 NOR2X1:_2103_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _105_ layer 1 -160 -540
pin name B signal _107_ layer 1 160 -60
pin name Y signal _108_ layer 1 0 -300
cell 366 XNOR2X1:_2104_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _108_ layer 1 -210 -360
pin name B signal _104_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[1] layer 1 50 -500
cell 367 OAI21X1:_2105_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _104_ layer 1 -160 -330
pin name B signal _105_ layer 1 -80 -140
pin name C signal _106_ layer 1 160 300
pin name Y signal _109_ layer 1 50 -100
cell 368 AND2X2:_2106_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/A signal \internal_register_inst_07.ra_out_2_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/B signal \internal_register_inst_07.rb_out_2_bF$buf2\ layer 1 -80 -100
end_pin_group
pin name Y signal _110_ layer 1 180 -680
cell 369 NOR2X1:_2107_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/A signal \internal_register_inst_07.ra_out_2_bF$buf2\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/B signal \internal_register_inst_07.rb_out_2_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _111_ layer 1 0 -300
cell 370 NOR2X1:_2108_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _111_ layer 1 -160 -540
pin name B signal _110_ layer 1 160 -60
pin name Y signal _112_ layer 1 0 -300
cell 371 XOR2X1:_2109_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _109_ layer 1 -410 -290
pin name B signal _112_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[2] layer 1 0 -700
cell 372 AOI21X1:_2110_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _109_ layer 1 -160 -70
pin name B signal _112_ layer 1 -80 -260
pin name C signal _110_ layer 1 240 -500
pin name Y signal _113_ layer 1 80 -680
cell 373 NOR2X1:_2111_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf3\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/B signal \internal_register_inst_07.rb_out_3_bF$buf3\ layer 1 160 -60
end_pin_group
pin name Y signal _114_ layer 1 0 -300
cell 374 AND2X2:_2112_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf2\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/B signal \internal_register_inst_07.rb_out_3_bF$buf2\ layer 1 -80 -100
end_pin_group
pin name Y signal _115_ layer 1 180 -680
cell 375 NOR2X1:_2113_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _114_ layer 1 -160 -540
pin name B signal _115_ layer 1 160 -60
pin name Y signal _116_ layer 1 0 -300
cell 376 XNOR2X1:_2114_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _113_ layer 1 -210 -360
pin name B signal _116_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[3] layer 1 50 -500
cell 377 NAND3X1:_2115_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _112_ layer 1 -240 60
pin name B signal _109_ layer 1 -40 -100
pin name C signal _116_ layer 1 80 260
pin name Y signal _117_ layer 1 -80 680
cell 378 INVX1:_2116_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _114_ layer 1 -80 -540
pin name Y signal _118_ layer 1 80 0
cell 379 AOI21X1:_2117_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _118_ layer 1 -160 -70
pin name B signal _110_ layer 1 -80 -260
pin name C signal _115_ layer 1 240 -500
pin name Y signal _119_ layer 1 80 -680
cell 380 NAND2X1:_2118_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _119_ layer 1 -160 -340
pin name B signal _117_ layer 1 160 140
pin name Y signal _120_ layer 1 100 -680
cell 381 OR2X2:_2119_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf3\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/B signal \internal_register_inst_07.rb_out_4_bF$buf3\ layer 1 -40 -220
end_pin_group
pin name Y signal _121_ layer 1 240 -100
cell 382 NAND2X1:_2120_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/B signal \internal_register_inst_07.rb_out_4_bF$buf2\ layer 1 160 140
end_pin_group
pin name Y signal _122_ layer 1 100 -680
cell 383 NAND2X1:_2121_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _122_ layer 1 -160 -340
pin name B signal _121_ layer 1 160 140
pin name Y signal _123_ layer 1 100 -680
cell 384 XNOR2X1:_2122_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _120_ layer 1 -210 -360
pin name B signal _123_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[4] layer 1 50 -500
cell 385 INVX1:_2123_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _120_ layer 1 -80 -540
pin name Y signal _124_ layer 1 80 0
cell 386 NOR2X1:_2124_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf1\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/B signal \internal_register_inst_07.rb_out_4_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _125_ layer 1 0 -300
cell 387 OAI21X1:_2125_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _125_ layer 1 -160 -330
pin name B signal _124_ layer 1 -80 -140
pin name C signal _122_ layer 1 160 300
pin name Y signal _126_ layer 1 50 -100
cell 388 OR2X2:_2126_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf3\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/B signal \internal_register_inst_07.rb_out_5_bF$buf3\ layer 1 -40 -220
end_pin_group
pin name Y signal _127_ layer 1 240 -100
cell 389 NAND2X1:_2127_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/B signal \internal_register_inst_07.rb_out_5_bF$buf2\ layer 1 160 140
end_pin_group
pin name Y signal _128_ layer 1 100 -680
cell 390 NAND2X1:_2128_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _128_ layer 1 -160 -340
pin name B signal _127_ layer 1 160 140
pin name Y signal _129_ layer 1 100 -680
cell 391 XNOR2X1:_2129_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _126_ layer 1 -210 -360
pin name B signal _129_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[5] layer 1 50 -500
cell 392 AND2X2:_2130_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf0\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/B signal \internal_register_inst_07.rb_out_4_bF$buf0\ layer 1 -80 -100
end_pin_group
pin name Y signal _130_ layer 1 180 -680
cell 393 AND2X2:_2131_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/B signal \internal_register_inst_07.rb_out_5_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal _131_ layer 1 180 -680
cell 394 AOI21X1:_2132_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _127_ layer 1 -160 -70
pin name B signal _130_ layer 1 -80 -260
pin name C signal _131_ layer 1 240 -500
pin name Y signal _132_ layer 1 80 -680
cell 395 NOR2X1:_2133_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _125_ layer 1 -160 -540
pin name B signal _130_ layer 1 160 -60
pin name Y signal _133_ layer 1 0 -300
cell 396 NOR2X1:_2134_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/B signal \internal_register_inst_07.rb_out_5_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _134_ layer 1 0 -300
cell 397 NOR2X1:_2135_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _134_ layer 1 -160 -540
pin name B signal _131_ layer 1 160 -60
pin name Y signal _135_ layer 1 0 -300
cell 398 NAND2X1:_2136_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _133_ layer 1 -160 -340
pin name B signal _135_ layer 1 160 140
pin name Y signal _136_ layer 1 100 -680
cell 399 OAI21X1:_2137_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _136_ layer 1 -160 -330
pin name B signal _124_ layer 1 -80 -140
pin name C signal _132_ layer 1 160 300
pin name Y signal _137_ layer 1 50 -100
cell 400 AND2X2:_2138_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/A signal \internal_register_inst_07.ra_out_6_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/B signal \internal_register_inst_07.rb_out_6_bF$buf2\ layer 1 -80 -100
end_pin_group
pin name Y signal _138_ layer 1 180 -680
cell 401 NOR2X1:_2139_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/A signal \internal_register_inst_07.ra_out_6_bF$buf2\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/B signal \internal_register_inst_07.rb_out_6_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _139_ layer 1 0 -300
cell 402 NOR2X1:_2140_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _139_ layer 1 -160 -540
pin name B signal _138_ layer 1 160 -60
pin name Y signal _140_ layer 1 0 -300
cell 403 XOR2X1:_2141_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _137_ layer 1 -410 -290
pin name B signal _140_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[6] layer 1 0 -700
cell 404 AOI21X1:_2142_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _137_ layer 1 -160 -70
pin name B signal _140_ layer 1 -80 -260
pin name C signal _138_ layer 1 240 -500
pin name Y signal _141_ layer 1 80 -680
cell 405 NOR2X1:_2143_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf3\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/B signal \internal_register_inst_07.rb_out_7_bF$buf3\ layer 1 160 -60
end_pin_group
pin name Y signal _142_ layer 1 0 -300
cell 406 AND2X2:_2144_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf2\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/B signal \internal_register_inst_07.rb_out_7_bF$buf2\ layer 1 -80 -100
end_pin_group
pin name Y signal _143_ layer 1 180 -680
cell 407 NOR2X1:_2145_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _142_ layer 1 -160 -540
pin name B signal _143_ layer 1 160 -60
pin name Y signal _144_ layer 1 0 -300
cell 408 XNOR2X1:_2146_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _141_ layer 1 -210 -360
pin name B signal _144_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[7] layer 1 50 -500
cell 409 NAND2X1:_2147_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _140_ layer 1 -160 -340
pin name B signal _144_ layer 1 160 140
pin name Y signal _145_ layer 1 100 -680
cell 410 NOR2X1:_2148_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _136_ layer 1 -160 -540
pin name B signal _145_ layer 1 160 -60
pin name Y signal _146_ layer 1 0 -300
cell 411 AOI21X1:_2149_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _144_ layer 1 -160 -70
pin name B signal _138_ layer 1 -80 -260
pin name C signal _143_ layer 1 240 -500
pin name Y signal _35_ layer 1 80 -680
cell 412 OAI21X1:_2150_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _132_ layer 1 -160 -330
pin name B signal _145_ layer 1 -80 -140
pin name C signal _35_ layer 1 160 300
pin name Y signal _36_ layer 1 50 -100
cell 413 AOI21X1:_2151_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _146_ layer 1 -160 -70
pin name B signal _120_ layer 1 -80 -260
pin name C signal _36_ layer 1 240 -500
pin name Y signal _37_ layer 1 80 -680
cell 414 NAND2X1:_2152_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/A signal \internal_register_inst_07.ra_out_8_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/B signal \internal_register_inst_07.rb_out_8_bF$buf2\ layer 1 160 140
end_pin_group
pin name Y signal _38_ layer 1 100 -680
cell 415 INVX1:_2153_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _38_ layer 1 -80 -540
pin name Y signal _39_ layer 1 80 0
cell 416 NOR2X1:_2154_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/A signal \internal_register_inst_07.ra_out_8_bF$buf1\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/B signal \internal_register_inst_07.rb_out_8_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _40_ layer 1 0 -300
cell 417 OR2X2:_2155_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _39_ layer 1 -240 -540
pin name B signal _40_ layer 1 -40 -220
pin name Y signal _41_ layer 1 240 -100
cell 418 INVX1:_2156_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _41_ layer 1 -80 -540
pin name Y signal _42_ layer 1 80 0
cell 419 XNOR2X1:_2157_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _37_ layer 1 -210 -360
pin name B signal _42_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[8] layer 1 50 -500
cell 420 OAI21X1:_2158_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _40_ layer 1 -160 -330
pin name B signal _37_ layer 1 -80 -140
pin name C signal _38_ layer 1 160 300
pin name Y signal _43_ layer 1 50 -100
cell 421 NAND2X1:_2159_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf3\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/B signal \internal_register_inst_07.rb_out_9_bF$buf2\ layer 1 160 140
end_pin_group
pin name Y signal _44_ layer 1 100 -680
cell 422 INVX1:_2160_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _44_ layer 1 -80 -540
pin name Y signal _45_ layer 1 80 0
cell 423 NOR2X1:_2161_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf2\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/B signal \internal_register_inst_07.rb_out_9_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _46_ layer 1 0 -300
cell 424 OR2X2:_2162_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _45_ layer 1 -240 -540
pin name B signal _46_ layer 1 -40 -220
pin name Y signal _47_ layer 1 240 -100
cell 425 XNOR2X1:_2163_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _43_ layer 1 -210 -360
pin name B signal _47_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[9] layer 1 50 -500
cell 426 OAI21X1:_2164_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _38_ layer 1 -160 -330
pin name B signal _46_ layer 1 -80 -140
pin name C signal _44_ layer 1 160 300
pin name Y signal _48_ layer 1 50 -100
cell 427 INVX1:_2165_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _48_ layer 1 -80 -540
pin name Y signal _49_ layer 1 80 0
cell 428 NOR2X1:_2166_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _41_ layer 1 -160 -540
pin name B signal _47_ layer 1 160 -60
pin name Y signal _50_ layer 1 0 -300
cell 429 INVX1:_2167_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _50_ layer 1 -80 -540
pin name Y signal _51_ layer 1 80 0
cell 430 OAI21X1:_2168_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _51_ layer 1 -160 -330
pin name B signal _37_ layer 1 -80 -140
pin name C signal _49_ layer 1 160 300
pin name Y signal _52_ layer 1 50 -100
cell 431 NAND2X1:_2169_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/A signal \internal_register_inst_07.ra_out_10_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/B signal \internal_register_inst_07.rb_out_10_bF$buf2\ layer 1 160 140
end_pin_group
pin name Y signal _53_ layer 1 100 -680
cell 432 INVX1:_2170_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/A signal \internal_register_inst_07.ra_out_10_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _54_ layer 1 80 0
cell 433 INVX1:_2171_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _55_ layer 1 80 0
cell 434 NAND2X1:_2172_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _54_ layer 1 -160 -340
pin name B signal _55_ layer 1 160 140
pin name Y signal _56_ layer 1 100 -680
cell 435 NAND2X1:_2173_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _53_ layer 1 -160 -340
pin name B signal _56_ layer 1 160 140
pin name Y signal _57_ layer 1 100 -680
cell 436 XNOR2X1:_2174_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _52_ layer 1 -210 -360
pin name B signal _57_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[10] layer 1 50 -500
cell 437 NAND3X1:_2175_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _53_ layer 1 -240 60
pin name B signal _56_ layer 1 -40 -100
pin name C signal _52_ layer 1 80 260
pin name Y signal _58_ layer 1 -80 680
cell 438 OAI21X1:_2176_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _54_ layer 1 -160 -330
pin name B signal _55_ layer 1 -80 -140
pin name C signal _58_ layer 1 160 300
pin name Y signal _59_ layer 1 50 -100
cell 439 NAND2X1:_2177_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/A signal \internal_register_inst_07.ra_out_11_bF$buf3\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/B signal \internal_register_inst_07.rb_out_11_bF$buf2\ layer 1 160 140
end_pin_group
pin name Y signal _60_ layer 1 100 -680
cell 440 OR2X2:_2178_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/A signal \internal_register_inst_07.ra_out_11_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/B signal \internal_register_inst_07.rb_out_11_bF$buf1\ layer 1 -40 -220
end_pin_group
pin name Y signal _61_ layer 1 240 -100
cell 441 NAND2X1:_2179_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _60_ layer 1 -160 -340
pin name B signal _61_ layer 1 160 140
pin name Y signal _62_ layer 1 100 -680
cell 442 XNOR2X1:_2180_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _59_ layer 1 -210 -360
pin name B signal _62_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[11] layer 1 50 -500
cell 443 NOR2X1:_2181_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _62_ layer 1 -160 -540
pin name B signal _57_ layer 1 160 -60
pin name Y signal _63_ layer 1 0 -300
cell 444 NAND2X1:_2182_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _63_ layer 1 -160 -340
pin name B signal _50_ layer 1 160 140
pin name Y signal _64_ layer 1 100 -680
cell 445 OAI21X1:_2183_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _53_ layer 1 -160 -330
pin name B signal _62_ layer 1 -80 -140
pin name C signal _60_ layer 1 160 300
pin name Y signal _65_ layer 1 50 -100
cell 446 AOI21X1:_2184_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _63_ layer 1 -160 -70
pin name B signal _48_ layer 1 -80 -260
pin name C signal _65_ layer 1 240 -500
pin name Y signal _66_ layer 1 80 -680
cell 447 OAI21X1:_2185_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _64_ layer 1 -160 -330
pin name B signal _37_ layer 1 -80 -140
pin name C signal _66_ layer 1 160 300
pin name Y signal _67_ layer 1 50 -100
cell 448 NOR2X1:_2186_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/A signal \internal_register_inst_07.ra_out_12_bF$buf2\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/B signal \internal_register_inst_07.rb_out_12_bF$buf2\ layer 1 160 -60
end_pin_group
pin name Y signal _68_ layer 1 0 -300
cell 449 INVX1:_2187_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/A signal \internal_register_inst_07.ra_out_12_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _69_ layer 1 80 0
cell 450 INVX1:_2188_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _70_ layer 1 80 0
cell 451 NOR2X1:_2189_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _69_ layer 1 -160 -540
pin name B signal _70_ layer 1 160 -60
pin name Y signal _71_ layer 1 0 -300
cell 452 NOR2X1:_2190_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _68_ layer 1 -160 -540
pin name B signal _71_ layer 1 160 -60
pin name Y signal _72_ layer 1 0 -300
cell 453 XOR2X1:_2191_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _67_ layer 1 -410 -290
pin name B signal _72_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[12] layer 1 0 -700
cell 454 AOI21X1:_2192_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _67_ layer 1 -160 -70
pin name B signal _72_ layer 1 -80 -260
pin name C signal _71_ layer 1 240 -500
pin name Y signal _73_ layer 1 80 -680
cell 455 NOR2X1:_2193_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/A signal \internal_register_inst_07.ra_out_13_bF$buf2\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/B signal \internal_register_inst_07.rb_out_13_bF$buf2\ layer 1 160 -60
end_pin_group
pin name Y signal _74_ layer 1 0 -300
cell 456 NAND2X1:_2194_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/A signal \internal_register_inst_07.ra_out_13_bF$buf1\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/B signal \internal_register_inst_07.rb_out_13_bF$buf1\ layer 1 160 140
end_pin_group
pin name Y signal _75_ layer 1 100 -680
cell 457 INVX1:_2195_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _75_ layer 1 -80 -540
pin name Y signal _76_ layer 1 80 0
cell 458 NOR2X1:_2196_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _74_ layer 1 -160 -540
pin name B signal _76_ layer 1 160 -60
pin name Y signal _77_ layer 1 0 -300
cell 459 XNOR2X1:_2197_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _73_ layer 1 -210 -360
pin name B signal _77_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[13] layer 1 50 -500
cell 460 NAND2X1:_2198_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _77_ layer 1 -160 -340
pin name B signal _72_ layer 1 160 140
pin name Y signal _78_ layer 1 100 -680
cell 461 INVX1:_2199_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _78_ layer 1 -80 -540
pin name Y signal _79_ layer 1 80 0
cell 462 INVX1:_2200_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _71_ layer 1 -80 -540
pin name Y signal _80_ layer 1 80 0
cell 463 OAI21X1:_2201_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _74_ layer 1 -160 -330
pin name B signal _80_ layer 1 -80 -140
pin name C signal _75_ layer 1 160 300
pin name Y signal _81_ layer 1 50 -100
cell 464 AOI21X1:_2202_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _67_ layer 1 -160 -70
pin name B signal _79_ layer 1 -80 -260
pin name C signal _81_ layer 1 240 -500
pin name Y signal _82_ layer 1 80 -680
cell 465 OR2X2:_2203_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/A signal \internal_register_inst_07.ra_out_14_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/B signal \internal_register_inst_07.rb_out_14_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal _83_ layer 1 240 -100
cell 466 NAND2X1:_2204_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/A signal \internal_register_inst_07.ra_out_14_bF$buf1\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/B signal \internal_register_inst_07.rb_out_14_bF$buf1\ layer 1 160 140
end_pin_group
pin name Y signal _84_ layer 1 100 -680
cell 467 AND2X2:_2205_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _83_ layer 1 -240 -260
pin name B signal _84_ layer 1 -80 -100
pin name Y signal _85_ layer 1 180 -680
cell 468 XNOR2X1:_2206_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _82_ layer 1 -210 -360
pin name B signal _85_ layer 1 440 -300
pin name Y signal \alu_inst01.inst01.result\[14] layer 1 50 -500
cell 469 NOR2X1:_2207_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _123_ layer 1 -160 -540
pin name B signal _129_ layer 1 160 -60
pin name Y signal _86_ layer 1 0 -300
cell 470 INVX1:_2208_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _87_ layer 1 80 0
cell 471 OR2X2:_2209_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _87_ layer 1 -240 -540
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf1\ layer 1 -40 -220
end_pin_group
pin name Y signal _88_ layer 1 240 -100
cell 472 NAND2X1:_2210_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/A signal \internal_register_inst_07.ra_out_6_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal _87_ layer 1 160 140
pin name Y signal _89_ layer 1 100 -680
cell 473 XNOR2X1:_2211_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf1\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/B signal \internal_register_inst_07.rb_out_7_bF$buf1\ layer 1 440 -300
end_pin_group
pin name Y signal _90_ layer 1 50 -500
cell 474 AOI21X1:_2212_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _88_ layer 1 -160 -70
pin name B signal _89_ layer 1 -80 -260
pin name C signal _90_ layer 1 240 -500
pin name Y signal _91_ layer 1 80 -680
cell 475 NAND2X1:_2213_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _91_ layer 1 -160 -340
pin name B signal _86_ layer 1 160 140
pin name Y signal _92_ layer 1 100 -680
cell 476 AOI21X1:_2214_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _117_ layer 1 -160 -70
pin name B signal _119_ layer 1 -80 -260
pin name C signal _92_ layer 1 240 -500
pin name Y signal _93_ layer 1 80 -680
cell 477 AND2X2:_2215_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _50_ layer 1 -240 -260
pin name B signal _63_ layer 1 -80 -100
pin name Y signal _94_ layer 1 180 -680
cell 478 OAI21X1:_2216_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _36_ layer 1 -160 -330
pin name B signal _93_ layer 1 -80 -140
pin name C signal _94_ layer 1 160 300
pin name Y signal _95_ layer 1 50 -100
cell 479 AOI21X1:_2217_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _95_ layer 1 -160 -70
pin name B signal _66_ layer 1 -80 -260
pin name C signal _78_ layer 1 240 -500
pin name Y signal _96_ layer 1 80 -680
cell 480 OAI21X1:_2218_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _81_ layer 1 -160 -330
pin name B signal _96_ layer 1 -80 -140
pin name C signal _85_ layer 1 160 300
pin name Y signal _97_ layer 1 50 -100
cell 481 XNOR2X1:_2219_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/A signal \internal_register_inst_07.ra_out_15_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/B signal \internal_register_inst_07.rb_out_15_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _98_ layer 1 50 -500
cell 482 INVX1:_2220_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _98_ layer 1 -80 -540
pin name Y signal _99_ layer 1 80 0
cell 483 NAND3X1:_2221_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _84_ layer 1 -240 60
pin name B signal _99_ layer 1 -40 -100
pin name C signal _97_ layer 1 80 260
pin name Y signal _100_ layer 1 -80 680
cell 484 INVX1:_2222_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _85_ layer 1 -80 -540
pin name Y signal _101_ layer 1 80 0
cell 485 OAI21X1:_2223_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _101_ layer 1 -160 -330
pin name B signal _82_ layer 1 -80 -140
pin name C signal _84_ layer 1 160 300
pin name Y signal _102_ layer 1 50 -100
cell 486 NAND2X1:_2224_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _98_ layer 1 -160 -340
pin name B signal _102_ layer 1 160 140
pin name Y signal _103_ layer 1 100 -680
cell 487 NAND2X1:_2225_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _100_ layer 1 -160 -340
pin name B signal _103_ layer 1 160 140
pin name Y signal \alu_inst01.inst01.result\[15] layer 1 100 -680
cell 488 NOR2X1:_2226_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/B signal \internal_register_inst_07.ra_out_0_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _147_ layer 1 0 -300
cell 489 AND2X2:_2227_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/B signal \internal_register_inst_07.ra_out_0_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _148_ layer 1 180 -680
cell 490 NOR2X1:_2228_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _147_ layer 1 -160 -540
pin name B signal _148_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[0] layer 1 0 -300
cell 491 NOR2X1:_2229_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _149_ layer 1 0 -300
cell 492 AND2X2:_2230_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _150_ layer 1 180 -680
cell 493 NOR2X1:_2231_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _149_ layer 1 -160 -540
pin name B signal _150_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[1] layer 1 0 -300
cell 494 NOR2X1:_2232_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _151_ layer 1 0 -300
cell 495 AND2X2:_2233_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf0\ layer 1 -80 -100
end_pin_group
pin name Y signal _152_ layer 1 180 -680
cell 496 NOR2X1:_2234_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _151_ layer 1 -160 -540
pin name B signal _152_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[2] layer 1 0 -300
cell 497 NOR2X1:_2235_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf1\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _153_ layer 1 0 -300
cell 498 AND2X2:_2236_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf0\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf0\ layer 1 -80 -100
end_pin_group
pin name Y signal _154_ layer 1 180 -680
cell 499 NOR2X1:_2237_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _153_ layer 1 -160 -540
pin name B signal _154_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[3] layer 1 0 -300
cell 500 NOR2X1:_2238_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf4\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf4\ layer 1 160 -60
end_pin_group
pin name Y signal _155_ layer 1 0 -300
cell 501 AND2X2:_2239_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _156_ layer 1 180 -680
cell 502 NOR2X1:_2240_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _155_ layer 1 -160 -540
pin name B signal _156_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[4] layer 1 0 -300
cell 503 NOR2X1:_2241_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf4\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/B signal \internal_register_inst_07.ra_out_5_bF$buf4\ layer 1 160 -60
end_pin_group
pin name Y signal _157_ layer 1 0 -300
cell 504 AND2X2:_2242_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/B signal \internal_register_inst_07.ra_out_5_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _158_ layer 1 180 -680
cell 505 NOR2X1:_2243_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _157_ layer 1 -160 -540
pin name B signal _158_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[5] layer 1 0 -300
cell 506 NOR2X1:_2244_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf3\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf4\ layer 1 160 -60
end_pin_group
pin name Y signal _159_ layer 1 0 -300
cell 507 AND2X2:_2245_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf2\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _160_ layer 1 180 -680
cell 508 NOR2X1:_2246_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _159_ layer 1 -160 -540
pin name B signal _160_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[6] layer 1 0 -300
cell 509 NOR2X1:_2247_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _161_ layer 1 0 -300
cell 510 AND2X2:_2248_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf4\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf4\ layer 1 -80 -100
end_pin_group
pin name Y signal _162_ layer 1 180 -680
cell 511 NOR2X1:_2249_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _161_ layer 1 -160 -540
pin name B signal _162_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[7] layer 1 0 -300
cell 512 NOR2X1:_2250_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _163_ layer 1 0 -300
cell 513 AND2X2:_2251_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _164_ layer 1 180 -680
cell 514 NOR2X1:_2252_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _163_ layer 1 -160 -540
pin name B signal _164_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[8] layer 1 0 -300
cell 515 NOR2X1:_2253_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _165_ layer 1 0 -300
cell 516 AND2X2:_2254_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf0\ layer 1 -80 -100
end_pin_group
pin name Y signal _166_ layer 1 180 -680
cell 517 NOR2X1:_2255_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _165_ layer 1 -160 -540
pin name B signal _166_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[9] layer 1 0 -300
cell 518 NOR2X1:_2256_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _167_ layer 1 0 -300
cell 519 AND2X2:_2257_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _168_ layer 1 180 -680
cell 520 NOR2X1:_2258_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _167_ layer 1 -160 -540
pin name B signal _168_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[10] layer 1 0 -300
cell 521 NOR2X1:_2259_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _169_ layer 1 0 -300
cell 522 AND2X2:_2260_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf0\ layer 1 -80 -100
end_pin_group
pin name Y signal _170_ layer 1 180 -680
cell 523 NOR2X1:_2261_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _169_ layer 1 -160 -540
pin name B signal _170_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[11] layer 1 0 -300
cell 524 NOR2X1:_2262_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _171_ layer 1 0 -300
cell 525 AND2X2:_2263_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _172_ layer 1 180 -680
cell 526 NOR2X1:_2264_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _171_ layer 1 -160 -540
pin name B signal _172_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[12] layer 1 0 -300
cell 527 NOR2X1:_2265_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _173_ layer 1 0 -300
cell 528 AND2X2:_2266_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _174_ layer 1 180 -680
cell 529 NOR2X1:_2267_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _173_ layer 1 -160 -540
pin name B signal _174_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[13] layer 1 0 -300
cell 530 NOR2X1:_2268_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _175_ layer 1 0 -300
cell 531 AND2X2:_2269_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _176_ layer 1 180 -680
cell 532 NOR2X1:_2270_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _175_ layer 1 -160 -540
pin name B signal _176_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[14] layer 1 0 -300
cell 533 NOR2X1:_2271_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf1\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _177_ layer 1 0 -300
cell 534 AND2X2:_2272_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf0\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf0\ layer 1 -80 -100
end_pin_group
pin name Y signal _178_ layer 1 180 -680
cell 535 NOR2X1:_2273_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _177_ layer 1 -160 -540
pin name B signal _178_ layer 1 160 -60
pin name Y signal \alu_inst01.inst02.result\[15] layer 1 0 -300
cell 536 OR2X2:_2274_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/B signal \internal_register_inst_07.ra_out_0_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[0] layer 1 240 -100
cell 537 OR2X2:_2275_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[1] layer 1 240 -100
cell 538 OR2X2:_2276_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf4\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[2] layer 1 240 -100
cell 539 OR2X2:_2277_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf4\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf4\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[3] layer 1 240 -100
cell 540 OR2X2:_2278_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[4] layer 1 240 -100
cell 541 OR2X2:_2279_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/B signal \internal_register_inst_07.ra_out_5_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[5] layer 1 240 -100
cell 542 OR2X2:_2280_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf1\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[6] layer 1 240 -100
cell 543 OR2X2:_2281_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf3\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf3\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[7] layer 1 240 -100
cell 544 OR2X2:_2282_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[8] layer 1 240 -100
cell 545 OR2X2:_2283_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf4\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[9] layer 1 240 -100
cell 546 OR2X2:_2284_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[10] layer 1 240 -100
cell 547 OR2X2:_2285_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf4\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[11] layer 1 240 -100
cell 548 OR2X2:_2286_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[12] layer 1 240 -100
cell 549 OR2X2:_2287_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[13] layer 1 240 -100
cell 550 OR2X2:_2288_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[14] layer 1 240 -100
cell 551 OR2X2:_2289_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf3\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf3\ layer 1 -40 -220
end_pin_group
pin name Y signal \alu_inst01.inst03.result\[15] layer 1 240 -100
cell 552 AND2X2:_2290_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/B signal \internal_register_inst_07.ra_out_0_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[0] layer 1 180 -680
cell 553 AND2X2:_2291_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[1] layer 1 180 -680
cell 554 AND2X2:_2292_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[2] layer 1 180 -680
cell 555 AND2X2:_2293_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[3] layer 1 180 -680
cell 556 AND2X2:_2294_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[4] layer 1 180 -680
cell 557 AND2X2:_2295_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/B signal \internal_register_inst_07.ra_out_5_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[5] layer 1 180 -680
cell 558 AND2X2:_2296_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf0\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[6] layer 1 180 -680
cell 559 AND2X2:_2297_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf2\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf2\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[7] layer 1 180 -680
cell 560 AND2X2:_2298_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[8] layer 1 180 -680
cell 561 AND2X2:_2299_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[9] layer 1 180 -680
cell 562 AND2X2:_2300_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[10] layer 1 180 -680
cell 563 AND2X2:_2301_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[11] layer 1 180 -680
cell 564 AND2X2:_2302_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[12] layer 1 180 -680
cell 565 AND2X2:_2303_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[13] layer 1 180 -680
cell 566 AND2X2:_2304_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[14] layer 1 180 -680
cell 567 AND2X2:_2305_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf2\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf2\ layer 1 -80 -100
end_pin_group
pin name Y signal \alu_inst01.inst04.result\[15] layer 1 180 -680
cell 568 NOR2X1:_2306_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _179_ layer 1 0 -300
cell 569 AND2X2:_2307_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf4\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf4\ layer 1 -80 -100
end_pin_group
pin name Y signal _180_ layer 1 180 -680
cell 570 NOR2X1:_2308_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/B signal \internal_register_inst_07.ra_out_5_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _181_ layer 1 0 -300
cell 571 AND2X2:_2309_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf4\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/B signal \internal_register_inst_07.ra_out_5_bF$buf4\ layer 1 -80 -100
end_pin_group
pin name Y signal _182_ layer 1 180 -680
cell 572 OAI22X1:_2310_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _179_ layer 1 -240 -330
pin name B signal _180_ layer 1 -160 -140
pin name C signal _181_ layer 1 320 -260
pin name D signal _182_ layer 1 160 -140
pin name Y signal _183_ layer 1 0 -300
cell 573 NOR2X1:_2311_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf2\ layer 1 160 -60
end_pin_group
pin name Y signal _184_ layer 1 0 -300
cell 574 AND2X2:_2312_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal _185_ layer 1 180 -680
cell 575 NOR2X1:_2313_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf2\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf2\ layer 1 160 -60
end_pin_group
pin name Y signal _186_ layer 1 0 -300
cell 576 AND2X2:_2314_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal _187_ layer 1 180 -680
cell 577 OAI22X1:_2315_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _184_ layer 1 -240 -330
pin name B signal _185_ layer 1 -160 -140
pin name C signal _186_ layer 1 320 -260
pin name D signal _187_ layer 1 160 -140
pin name Y signal _188_ layer 1 0 -300
cell 578 NOR2X1:_2316_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _183_ layer 1 -160 -540
pin name B signal _188_ layer 1 160 -60
pin name Y signal _189_ layer 1 0 -300
cell 579 NOR2X1:_2317_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _190_ layer 1 0 -300
cell 580 AND2X2:_2318_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _191_ layer 1 180 -680
cell 581 NOR2X1:_2319_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf1\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _192_ layer 1 0 -300
cell 582 AND2X2:_2320_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf0\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf0\ layer 1 -80 -100
end_pin_group
pin name Y signal _193_ layer 1 180 -680
cell 583 OAI22X1:_2321_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _190_ layer 1 -240 -330
pin name B signal _191_ layer 1 -160 -140
pin name C signal _192_ layer 1 320 -260
pin name D signal _193_ layer 1 160 -140
pin name Y signal _194_ layer 1 0 -300
cell 584 NOR2X1:_2322_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _195_ layer 1 0 -300
cell 585 AND2X2:_2323_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _196_ layer 1 180 -680
cell 586 NOR2X1:_2324_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf2\ layer 1 160 -60
end_pin_group
pin name Y signal _197_ layer 1 0 -300
cell 587 AND2X2:_2325_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal _198_ layer 1 180 -680
cell 588 OAI22X1:_2326_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _195_ layer 1 -240 -330
pin name B signal _196_ layer 1 -160 -140
pin name C signal _197_ layer 1 320 -260
pin name D signal _198_ layer 1 160 -140
pin name Y signal _199_ layer 1 0 -300
cell 589 NOR2X1:_2327_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _194_ layer 1 -160 -540
pin name B signal _199_ layer 1 160 -60
pin name Y signal _200_ layer 1 0 -300
cell 590 NAND2X1:_2328_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _189_ layer 1 -160 -340
pin name B signal _200_ layer 1 160 140
pin name Y signal _201_ layer 1 100 -680
cell 591 NOR2X1:_2329_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf3\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _202_ layer 1 0 -300
cell 592 AND2X2:_2330_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf2\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf4\ layer 1 -80 -100
end_pin_group
pin name Y signal _203_ layer 1 180 -680
cell 593 NOR2X1:_2331_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf1\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _204_ layer 1 0 -300
cell 594 AND2X2:_2332_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf0\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf0\ layer 1 -80 -100
end_pin_group
pin name Y signal _205_ layer 1 180 -680
cell 595 OAI22X1:_2333_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _202_ layer 1 -240 -330
pin name B signal _203_ layer 1 -160 -140
pin name C signal _204_ layer 1 320 -260
pin name D signal _205_ layer 1 160 -140
pin name Y signal _206_ layer 1 0 -300
cell 596 NOR2X1:_2334_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/B signal \internal_register_inst_07.ra_out_0_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _207_ layer 1 0 -300
cell 597 AND2X2:_2335_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/B signal \internal_register_inst_07.ra_out_0_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _208_ layer 1 180 -680
cell 598 NOR2X1:_2336_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _209_ layer 1 0 -300
cell 599 AND2X2:_2337_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _210_ layer 1 180 -680
cell 600 OAI22X1:_2338_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _207_ layer 1 -240 -330
pin name B signal _208_ layer 1 -160 -140
pin name C signal _209_ layer 1 320 -260
pin name D signal _210_ layer 1 160 -140
pin name Y signal _211_ layer 1 0 -300
cell 601 NOR2X1:_2339_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _206_ layer 1 -160 -540
pin name B signal _211_ layer 1 160 -60
pin name Y signal _212_ layer 1 0 -300
cell 602 NOR2X1:_2340_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _213_ layer 1 0 -300
cell 603 AND2X2:_2341_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _214_ layer 1 180 -680
cell 604 NOR2X1:_2342_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _215_ layer 1 0 -300
cell 605 AND2X2:_2343_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _216_ layer 1 180 -680
cell 606 OAI22X1:_2344_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _213_ layer 1 -240 -330
pin name B signal _214_ layer 1 -160 -140
pin name C signal _215_ layer 1 320 -260
pin name D signal _216_ layer 1 160 -140
pin name Y signal _217_ layer 1 0 -300
cell 607 NOR2X1:_2345_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf2\ layer 1 160 -60
end_pin_group
pin name Y signal _218_ layer 1 0 -300
cell 608 AND2X2:_2346_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf1\ layer 1 -80 -100
end_pin_group
pin name Y signal _219_ layer 1 180 -680
cell 609 NOR2X1:_2347_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf0\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _220_ layer 1 0 -300
cell 610 AND2X2:_2348_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf3\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _221_ layer 1 180 -680
cell 611 OAI22X1:_2349_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _218_ layer 1 -240 -330
pin name B signal _219_ layer 1 -160 -140
pin name C signal _220_ layer 1 320 -260
pin name D signal _221_ layer 1 160 -140
pin name Y signal _222_ layer 1 0 -300
cell 612 NOR2X1:_2350_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _217_ layer 1 -160 -540
pin name B signal _222_ layer 1 160 -60
pin name Y signal _223_ layer 1 0 -300
cell 613 NAND2X1:_2351_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _212_ layer 1 -160 -340
pin name B signal _223_ layer 1 160 140
pin name Y signal _224_ layer 1 100 -680
cell 614 NOR2X1:_2352_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _201_ layer 1 -160 -540
pin name B signal _224_ layer 1 160 -60
pin name Y signal \alu_inst01.inst05.result\[0] layer 1 0 -300
cell 615 XNOR2X1:_2353_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _225_ layer 1 50 -500
cell 616 XNOR2X1:_2354_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/B signal \internal_register_inst_07.ra_out_0_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _226_ layer 1 50 -500
cell 617 NAND2X1:_2355_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _225_ layer 1 -160 -340
pin name B signal _226_ layer 1 160 140
pin name Y signal _227_ layer 1 100 -680
cell 618 XNOR2X1:_2356_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf0\ layer 1 440 -300
end_pin_group
pin name Y signal _228_ layer 1 50 -500
cell 619 XNOR2X1:_2357_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _229_ layer 1 50 -500
cell 620 NAND2X1:_2358_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _228_ layer 1 -160 -340
pin name B signal _229_ layer 1 160 140
pin name Y signal _230_ layer 1 100 -680
cell 621 XNOR2X1:_2359_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf3\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/B signal \internal_register_inst_07.ra_out_5_bF$buf3\ layer 1 440 -300
end_pin_group
pin name Y signal _231_ layer 1 50 -500
cell 622 XNOR2X1:_2360_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf3\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf3\ layer 1 440 -300
end_pin_group
pin name Y signal _232_ layer 1 50 -500
cell 623 NAND2X1:_2361_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf3\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _233_ layer 1 100 -680
cell 624 OR2X2:_2362_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal _234_ layer 1 240 -100
cell 625 NAND2X1:_2363_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _235_ layer 1 100 -680
cell 626 OR2X2:_2364_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf1\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf4\ layer 1 -40 -220
end_pin_group
pin name Y signal _236_ layer 1 240 -100
cell 627 AOI22X1:_2365_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _234_ layer 1 -240 -70
pin name B signal _233_ layer 1 -160 -260
pin name C signal _235_ layer 1 320 -60
pin name D signal _236_ layer 1 140 -180
pin name Y signal _237_ layer 1 10 -430
cell 628 NAND3X1:_2366_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _231_ layer 1 -240 60
pin name B signal _232_ layer 1 -40 -100
pin name C signal _237_ layer 1 80 260
pin name Y signal _238_ layer 1 -80 680
cell 629 NOR3X1:_2367_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _227_ layer 1 -350 -500
pin name B signal _230_ layer 1 -200 -300
pin name C signal _238_ layer 1 -40 -100
pin name Y signal _239_ layer 1 -210 -670
cell 630 XNOR2X1:_2368_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _240_ layer 1 50 -500
cell 631 XNOR2X1:_2369_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _241_ layer 1 50 -500
cell 632 NAND2X1:_2370_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _240_ layer 1 -160 -340
pin name B signal _241_ layer 1 160 140
pin name Y signal _242_ layer 1 100 -680
cell 633 XNOR2X1:_2371_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf1\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf3\ layer 1 440 -300
end_pin_group
pin name Y signal _243_ layer 1 50 -500
cell 634 XNOR2X1:_2372_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf0\ layer 1 440 -300
end_pin_group
pin name Y signal _244_ layer 1 50 -500
cell 635 NAND2X1:_2373_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _243_ layer 1 -160 -340
pin name B signal _244_ layer 1 160 140
pin name Y signal _245_ layer 1 100 -680
cell 636 NAND2X1:_2374_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf4\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _246_ layer 1 100 -680
cell 637 OR2X2:_2375_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf3\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf3\ layer 1 -40 -220
end_pin_group
pin name Y signal _247_ layer 1 240 -100
cell 638 NAND2X1:_2376_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf0\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _248_ layer 1 100 -680
cell 639 OR2X2:_2377_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf4\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf4\ layer 1 -40 -220
end_pin_group
pin name Y signal _249_ layer 1 240 -100
cell 640 AOI22X1:_2378_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _247_ layer 1 -240 -70
pin name B signal _246_ layer 1 -160 -260
pin name C signal _248_ layer 1 320 -60
pin name D signal _249_ layer 1 140 -180
pin name Y signal _250_ layer 1 10 -430
cell 641 XNOR2X1:_2379_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _251_ layer 1 50 -500
cell 642 XNOR2X1:_2380_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _252_ layer 1 50 -500
cell 643 NAND3X1:_2381_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _251_ layer 1 -240 60
pin name B signal _252_ layer 1 -40 -100
pin name C signal _250_ layer 1 80 260
pin name Y signal _253_ layer 1 -80 680
cell 644 NOR3X1:_2382_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _242_ layer 1 -350 -500
pin name B signal _245_ layer 1 -200 -300
pin name C signal _253_ layer 1 -40 -100
pin name Y signal _254_ layer 1 -210 -670
cell 645 NAND2X1:_2383_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _239_ layer 1 -160 -340
pin name B signal _254_ layer 1 160 140
pin name Y signal \alu_inst01.inst06.result\[0] layer 1 100 -680
cell 646 XOR2X1:_2384_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf1\ layer 1 -410 -290
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/B signal \internal_register_inst_07.rb_out_0_bF$buf1\ layer 1 440 -300
end_pin_group
pin name Y signal \alu_inst01.inst07.result\[0] layer 1 0 -700
cell 647 INVX1:_2385_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _331_ layer 1 80 0
cell 648 NAND2X1:_2386_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal _331_ layer 1 160 140
pin name Y signal _332_ layer 1 100 -680
cell 649 INVX1:_2387_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/A signal \internal_register_inst_07.ra_out_1_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _333_ layer 1 80 0
cell 650 NAND2X1:_2388_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _333_ layer 1 160 140
pin name Y signal _334_ layer 1 100 -680
cell 651 INVX1:_2389_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _335_ layer 1 80 0
cell 652 NAND2X1:_2390_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/A signal \internal_register_inst_07.ra_out_1_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal _335_ layer 1 160 140
pin name Y signal _336_ layer 1 100 -680
cell 653 NAND2X1:_2391_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _334_ layer 1 -160 -340
pin name B signal _336_ layer 1 160 140
pin name Y signal _337_ layer 1 100 -680
cell 654 XNOR2X1:_2392_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _337_ layer 1 -210 -360
pin name B signal _332_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[1] layer 1 50 -500
cell 655 NOR2X1:_2393_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _333_ layer 1 160 -60
pin name Y signal _338_ layer 1 0 -300
cell 656 AOI21X1:_2394_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _332_ layer 1 -160 -70
pin name B signal _334_ layer 1 -80 -260
pin name C signal _338_ layer 1 240 -500
pin name Y signal _339_ layer 1 80 -680
cell 657 NAND2X1:_2395_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/A signal \internal_register_inst_07.ra_out_2_bF$buf4\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/B signal \internal_register_inst_07.rb_out_2_bF$buf1\ layer 1 160 140
end_pin_group
pin name Y signal _340_ layer 1 100 -680
cell 658 OR2X2:_2396_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/A signal \internal_register_inst_07.ra_out_2_bF$buf3\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/B signal \internal_register_inst_07.rb_out_2_bF$buf0\ layer 1 -40 -220
end_pin_group
pin name Y signal _341_ layer 1 240 -100
cell 659 NAND2X1:_2397_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _340_ layer 1 -160 -340
pin name B signal _341_ layer 1 160 140
pin name Y signal _342_ layer 1 100 -680
cell 660 XNOR2X1:_2398_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _339_ layer 1 -210 -360
pin name B signal _342_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[2] layer 1 50 -500
cell 661 AND2X2:_2399_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _331_ layer 1 -240 -260
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/B signal \internal_register_inst_07.rb_out_0_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _343_ layer 1 180 -680
cell 662 NOR2X1:_2400_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/A signal \internal_register_inst_07.ra_out_1_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _335_ layer 1 160 -60
pin name Y signal _344_ layer 1 0 -300
cell 663 OAI21X1:_2401_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _344_ layer 1 -160 -330
pin name B signal _343_ layer 1 -80 -140
pin name C signal _336_ layer 1 160 300
pin name Y signal _345_ layer 1 50 -100
cell 664 INVX1:_2402_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/A signal \internal_register_inst_07.ra_out_2_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _346_ layer 1 80 0
cell 665 NOR2X1:_2403_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _346_ layer 1 160 -60
pin name Y signal _347_ layer 1 0 -300
cell 666 AOI21X1:_2404_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _345_ layer 1 -160 -70
pin name B signal _342_ layer 1 -80 -260
pin name C signal _347_ layer 1 240 -500
pin name Y signal _348_ layer 1 80 -680
cell 667 XNOR2X1:_2405_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf3\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/B signal \internal_register_inst_07.rb_out_3_bF$buf3\ layer 1 440 -300
end_pin_group
pin name Y signal _349_ layer 1 50 -500
cell 668 XNOR2X1:_2406_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _348_ layer 1 -210 -360
pin name B signal _349_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[3] layer 1 50 -500
cell 669 NAND2X1:_2407_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _342_ layer 1 -160 -340
pin name B signal _349_ layer 1 160 140
pin name Y signal _350_ layer 1 100 -680
cell 670 INVX1:_2408_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _351_ layer 1 80 0
cell 671 NAND2X1:_2409_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal _351_ layer 1 160 140
pin name Y signal _352_ layer 1 100 -680
cell 672 NOR2X1:_2410_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _351_ layer 1 160 -60
pin name Y signal _353_ layer 1 0 -300
cell 673 AOI21X1:_2411_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _347_ layer 1 -160 -70
pin name B signal _352_ layer 1 -80 -260
pin name C signal _353_ layer 1 240 -500
pin name Y signal _354_ layer 1 80 -680
cell 674 OAI21X1:_2412_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _339_ layer 1 -160 -330
pin name B signal _350_ layer 1 -80 -140
pin name C signal _354_ layer 1 160 300
pin name Y signal _355_ layer 1 50 -100
cell 675 XOR2X1:_2413_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf2\ layer 1 -410 -290
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/B signal \internal_register_inst_07.rb_out_4_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _356_ layer 1 0 -700
cell 676 XNOR2X1:_2414_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _355_ layer 1 -210 -360
pin name B signal _356_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[4] layer 1 50 -500
cell 677 INVX1:_2415_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _357_ layer 1 80 0
cell 678 XNOR2X1:_2416_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf0\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/B signal \internal_register_inst_07.rb_out_4_bF$buf1\ layer 1 440 -300
end_pin_group
pin name Y signal _358_ layer 1 50 -500
cell 679 NAND2X1:_2417_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _358_ layer 1 -160 -340
pin name B signal _355_ layer 1 160 140
pin name Y signal _359_ layer 1 100 -680
cell 680 OAI21X1:_2418_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _357_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/B signal \internal_register_inst_07.rb_out_4_bF$buf0\ layer 1 -80 -140
end_pin_group
pin name C signal _359_ layer 1 160 300
pin name Y signal _360_ layer 1 50 -100
cell 681 INVX1:_2419_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _361_ layer 1 80 0
cell 682 NAND2X1:_2420_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal _361_ layer 1 160 140
pin name Y signal _362_ layer 1 100 -680
cell 683 INVX1:_2421_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _363_ layer 1 80 0
cell 684 NAND2X1:_2422_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _363_ layer 1 160 140
pin name Y signal _364_ layer 1 100 -680
cell 685 NAND2X1:_2423_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _362_ layer 1 -160 -340
pin name B signal _364_ layer 1 160 140
pin name Y signal _365_ layer 1 100 -680
cell 686 XNOR2X1:_2424_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _360_ layer 1 -210 -360
pin name B signal _365_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[5] layer 1 50 -500
cell 687 OAI21X1:_2425_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _357_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/B signal \internal_register_inst_07.rb_out_4_bF$buf4\ layer 1 -80 -140
end_pin_group
pin name C signal _364_ layer 1 160 300
pin name Y signal _366_ layer 1 50 -100
cell 688 NOR2X1:_2426_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _356_ layer 1 -160 -540
pin name B signal _365_ layer 1 160 -60
pin name Y signal _367_ layer 1 0 -300
cell 689 AOI22X1:_2427_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _362_ layer 1 -240 -70
pin name B signal _366_ layer 1 -160 -260
pin name C signal _367_ layer 1 320 -60
pin name D signal _355_ layer 1 140 -180
pin name Y signal _368_ layer 1 10 -430
cell 690 XNOR2X1:_2428_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/A signal \internal_register_inst_07.ra_out_6_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/B signal \internal_register_inst_07.rb_out_6_bF$buf0\ layer 1 440 -300
end_pin_group
pin name Y signal _369_ layer 1 50 -500
cell 691 XNOR2X1:_2429_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _368_ layer 1 -210 -360
pin name B signal _369_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[6] layer 1 50 -500
cell 692 INVX1:_2430_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/A signal \internal_register_inst_07.ra_out_6_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _370_ layer 1 80 0
cell 693 NOR2X1:_2431_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _370_ layer 1 160 -60
pin name Y signal _371_ layer 1 0 -300
cell 694 XOR2X1:_2432_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/A signal \internal_register_inst_07.ra_out_6_bF$buf0\ layer 1 -410 -290
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/B signal \internal_register_inst_07.rb_out_6_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _372_ layer 1 0 -700
cell 695 NOR2X1:_2433_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _372_ layer 1 -160 -540
pin name B signal _368_ layer 1 160 -60
pin name Y signal _373_ layer 1 0 -300
cell 696 NOR2X1:_2434_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _371_ layer 1 -160 -540
pin name B signal _373_ layer 1 160 -60
pin name Y signal _374_ layer 1 0 -300
cell 697 XNOR2X1:_2435_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/B signal \internal_register_inst_07.rb_out_7_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _255_ layer 1 50 -500
cell 698 XNOR2X1:_2436_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _374_ layer 1 -210 -360
pin name B signal _255_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[7] layer 1 50 -500
cell 699 XNOR2X1:_2437_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf0\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/B signal \internal_register_inst_07.rb_out_5_bF$buf0\ layer 1 440 -300
end_pin_group
pin name Y signal _256_ layer 1 50 -500
cell 700 NAND2X1:_2438_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _358_ layer 1 -160 -340
pin name B signal _256_ layer 1 160 140
pin name Y signal _257_ layer 1 100 -680
cell 701 NAND2X1:_2439_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _369_ layer 1 -160 -340
pin name B signal _255_ layer 1 160 140
pin name Y signal _258_ layer 1 100 -680
cell 702 NOR2X1:_2440_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _257_ layer 1 -160 -540
pin name B signal _258_ layer 1 160 -60
pin name Y signal _259_ layer 1 0 -300
cell 703 OAI21X1:_2441_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf4\ layer 1 -160 -330
end_pin_group
pin name B signal _363_ layer 1 -80 -140
pin name C signal _366_ layer 1 160 300
pin name Y signal _260_ layer 1 50 -100
cell 704 INVX1:_2442_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _261_ layer 1 80 0
cell 705 NOR2X1:_2443_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _261_ layer 1 160 -60
pin name Y signal _262_ layer 1 0 -300
cell 706 AOI21X1:_2444_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _255_ layer 1 -160 -70
pin name B signal _371_ layer 1 -80 -260
pin name C signal _262_ layer 1 240 -500
pin name Y signal _263_ layer 1 80 -680
cell 707 OAI21X1:_2445_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _258_ layer 1 -160 -330
pin name B signal _260_ layer 1 -80 -140
pin name C signal _263_ layer 1 160 300
pin name Y signal _264_ layer 1 50 -100
cell 708 AOI21X1:_2446_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _355_ layer 1 -160 -70
pin name B signal _259_ layer 1 -80 -260
pin name C signal _264_ layer 1 240 -500
pin name Y signal _265_ layer 1 80 -680
cell 709 INVX1:_2447_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/A signal \internal_register_inst_07.ra_out_8_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _266_ layer 1 80 0
cell 710 OR2X2:_2448_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _266_ layer 1 -240 -540
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/B signal \internal_register_inst_07.rb_out_8_bF$buf1\ layer 1 -40 -220
end_pin_group
pin name Y signal _267_ layer 1 240 -100
cell 711 NAND2X1:_2449_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal _266_ layer 1 160 140
pin name Y signal _268_ layer 1 100 -680
cell 712 NAND2X1:_2450_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _268_ layer 1 -160 -340
pin name B signal _267_ layer 1 160 140
pin name Y signal _269_ layer 1 100 -680
cell 713 INVX1:_2451_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _269_ layer 1 -80 -540
pin name Y signal _270_ layer 1 80 0
cell 714 XNOR2X1:_2452_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _265_ layer 1 -210 -360
pin name B signal _270_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[8] layer 1 50 -500
cell 715 OAI21X1:_2453_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _269_ layer 1 -160 -330
pin name B signal _265_ layer 1 -80 -140
pin name C signal _267_ layer 1 160 300
pin name Y signal _271_ layer 1 50 -100
cell 716 INVX1:_2454_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _272_ layer 1 80 0
cell 717 AND2X2:_2455_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _272_ layer 1 -240 -260
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf4\ layer 1 -80 -100
end_pin_group
pin name Y signal _273_ layer 1 180 -680
cell 718 NOR2X1:_2456_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _272_ layer 1 160 -60
pin name Y signal _274_ layer 1 0 -300
cell 719 OR2X2:_2457_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _273_ layer 1 -240 -540
pin name B signal _274_ layer 1 -40 -220
pin name Y signal _275_ layer 1 240 -100
cell 720 XNOR2X1:_2458_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _271_ layer 1 -210 -360
pin name B signal _275_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[9] layer 1 50 -500
cell 721 INVX1:_2459_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _273_ layer 1 -80 -540
pin name Y signal _276_ layer 1 80 0
cell 722 OAI21X1:_2460_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _274_ layer 1 -160 -330
pin name B signal _267_ layer 1 -80 -140
pin name C signal _276_ layer 1 160 300
pin name Y signal _277_ layer 1 50 -100
cell 723 INVX1:_2461_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _277_ layer 1 -80 -540
pin name Y signal _278_ layer 1 80 0
cell 724 NOR2X1:_2462_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _269_ layer 1 -160 -540
pin name B signal _275_ layer 1 160 -60
pin name Y signal _279_ layer 1 0 -300
cell 725 INVX1:_2463_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _279_ layer 1 -80 -540
pin name Y signal _280_ layer 1 80 0
cell 726 OAI21X1:_2464_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _280_ layer 1 -160 -330
pin name B signal _265_ layer 1 -80 -140
pin name C signal _278_ layer 1 160 300
pin name Y signal _281_ layer 1 50 -100
cell 727 INVX1:_2465_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/A signal \internal_register_inst_07.ra_out_10_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _282_ layer 1 80 0
cell 728 OR2X2:_2466_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _282_ layer 1 -240 -540
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/B signal \internal_register_inst_07.rb_out_10_bF$buf1\ layer 1 -40 -220
end_pin_group
pin name Y signal _283_ layer 1 240 -100
cell 729 NAND2X1:_2467_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal _282_ layer 1 160 140
pin name Y signal _284_ layer 1 100 -680
cell 730 NAND2X1:_2468_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _284_ layer 1 -160 -340
pin name B signal _283_ layer 1 160 140
pin name Y signal _285_ layer 1 100 -680
cell 731 XNOR2X1:_2469_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _281_ layer 1 -210 -360
pin name B signal _285_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[10] layer 1 50 -500
cell 732 NAND3X1:_2470_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _283_ layer 1 -240 60
pin name B signal _284_ layer 1 -40 -100
pin name C signal _281_ layer 1 80 260
pin name Y signal _286_ layer 1 -80 680
cell 733 OAI21X1:_2471_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _282_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/B signal \internal_register_inst_07.rb_out_10_bF$buf3\ layer 1 -80 -140
end_pin_group
pin name C signal _286_ layer 1 160 300
pin name Y signal _287_ layer 1 50 -100
cell 734 INVX1:_2472_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _288_ layer 1 80 0
cell 735 AND2X2:_2473_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _288_ layer 1 -240 -260
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _289_ layer 1 180 -680
cell 736 NOR2X1:_2474_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/A signal \internal_register_inst_07.ra_out_11_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _288_ layer 1 160 -60
pin name Y signal _290_ layer 1 0 -300
cell 737 OR2X2:_2475_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _289_ layer 1 -240 -540
pin name B signal _290_ layer 1 -40 -220
pin name Y signal _291_ layer 1 240 -100
cell 738 XNOR2X1:_2476_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _287_ layer 1 -210 -360
pin name B signal _291_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[11] layer 1 50 -500
cell 739 NOR2X1:_2477_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _285_ layer 1 -160 -540
pin name B signal _291_ layer 1 160 -60
pin name Y signal _292_ layer 1 0 -300
cell 740 NAND2X1:_2478_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _279_ layer 1 -160 -340
pin name B signal _292_ layer 1 160 140
pin name Y signal _293_ layer 1 100 -680
cell 741 INVX1:_2479_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _289_ layer 1 -80 -540
pin name Y signal _294_ layer 1 80 0
cell 742 OAI21X1:_2480_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _290_ layer 1 -160 -330
pin name B signal _283_ layer 1 -80 -140
pin name C signal _294_ layer 1 160 300
pin name Y signal _295_ layer 1 50 -100
cell 743 AOI21X1:_2481_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _292_ layer 1 -160 -70
pin name B signal _277_ layer 1 -80 -260
pin name C signal _295_ layer 1 240 -500
pin name Y signal _296_ layer 1 80 -680
cell 744 OAI21X1:_2482_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _293_ layer 1 -160 -330
pin name B signal _265_ layer 1 -80 -140
pin name C signal _296_ layer 1 160 300
pin name Y signal _297_ layer 1 50 -100
cell 745 INVX1:_2483_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/A signal \internal_register_inst_07.ra_out_12_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _298_ layer 1 80 0
cell 746 NAND2X1:_2484_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _298_ layer 1 160 140
pin name Y signal _299_ layer 1 100 -680
cell 747 OR2X2:_2485_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _298_ layer 1 -240 -540
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/B signal \internal_register_inst_07.rb_out_12_bF$buf0\ layer 1 -40 -220
end_pin_group
pin name Y signal _300_ layer 1 240 -100
cell 748 NAND2X1:_2486_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _299_ layer 1 -160 -340
pin name B signal _300_ layer 1 160 140
pin name Y signal _301_ layer 1 100 -680
cell 749 XNOR2X1:_2487_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _297_ layer 1 -210 -360
pin name B signal _301_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[12] layer 1 50 -500
cell 750 NAND3X1:_2488_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _342_ layer 1 -240 60
pin name B signal _349_ layer 1 -40 -100
pin name C signal _345_ layer 1 80 260
pin name Y signal _302_ layer 1 -80 680
cell 751 XOR2X1:_2489_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf0\ layer 1 -410 -290
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/B signal \internal_register_inst_07.rb_out_7_bF$buf0\ layer 1 440 -300
end_pin_group
pin name Y signal _303_ layer 1 0 -700
cell 752 NOR2X1:_2490_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _372_ layer 1 -160 -540
pin name B signal _303_ layer 1 160 -60
pin name Y signal _304_ layer 1 0 -300
cell 753 NAND2X1:_2491_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _304_ layer 1 -160 -340
pin name B signal _367_ layer 1 160 140
pin name Y signal _305_ layer 1 100 -680
cell 754 AOI21X1:_2492_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _302_ layer 1 -160 -70
pin name B signal _354_ layer 1 -80 -260
pin name C signal _305_ layer 1 240 -500
pin name Y signal _306_ layer 1 80 -680
cell 755 AND2X2:_2493_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _279_ layer 1 -240 -260
pin name B signal _292_ layer 1 -80 -100
pin name Y signal _307_ layer 1 180 -680
cell 756 OAI21X1:_2494_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _264_ layer 1 -160 -330
pin name B signal _306_ layer 1 -80 -140
pin name C signal _307_ layer 1 160 300
pin name Y signal _308_ layer 1 50 -100
cell 757 AND2X2:_2495_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _308_ layer 1 -240 -260
pin name B signal _296_ layer 1 -80 -100
pin name Y signal _309_ layer 1 180 -680
cell 758 OAI21X1:_2496_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _301_ layer 1 -160 -330
pin name B signal _309_ layer 1 -80 -140
pin name C signal _300_ layer 1 160 300
pin name Y signal _310_ layer 1 50 -100
cell 759 INVX1:_2497_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _311_ layer 1 80 0
cell 760 NOR2X1:_2498_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/A signal \internal_register_inst_07.ra_out_13_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _311_ layer 1 160 -60
pin name Y signal _312_ layer 1 0 -300
cell 761 INVX1:_2499_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _312_ layer 1 -80 -540
pin name Y signal _313_ layer 1 80 0
cell 762 NAND2X1:_2500_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/A signal \internal_register_inst_07.ra_out_13_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal _311_ layer 1 160 140
pin name Y signal _314_ layer 1 100 -680
cell 763 NAND2X1:_2501_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _314_ layer 1 -160 -340
pin name B signal _313_ layer 1 160 140
pin name Y signal _315_ layer 1 100 -680
cell 764 XNOR2X1:_2502_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _310_ layer 1 -210 -360
pin name B signal _315_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[13] layer 1 50 -500
cell 765 NOR2X1:_2503_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _301_ layer 1 -160 -540
pin name B signal _315_ layer 1 160 -60
pin name Y signal _316_ layer 1 0 -300
cell 766 OAI21X1:_2504_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _312_ layer 1 -160 -330
pin name B signal _300_ layer 1 -80 -140
pin name C signal _314_ layer 1 160 300
pin name Y signal _317_ layer 1 50 -100
cell 767 AOI21X1:_2505_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _297_ layer 1 -160 -70
pin name B signal _316_ layer 1 -80 -260
pin name C signal _317_ layer 1 240 -500
pin name Y signal _318_ layer 1 80 -680
cell 768 XNOR2X1:_2506_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/A signal \internal_register_inst_07.ra_out_14_bF$buf1\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/B signal \internal_register_inst_07.rb_out_14_bF$buf1\ layer 1 440 -300
end_pin_group
pin name Y signal _319_ layer 1 50 -500
cell 769 XNOR2X1:_2507_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin name A signal _318_ layer 1 -210 -360
pin name B signal _319_ layer 1 440 -300
pin name Y signal \alu_inst01.inst07.result\[14] layer 1 50 -500
cell 770 INVX1:_2508_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _320_ layer 1 80 0
cell 771 NAND2X1:_2509_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/A signal \internal_register_inst_07.ra_out_14_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal _320_ layer 1 160 140
pin name Y signal _321_ layer 1 100 -680
cell 772 INVX1:_2510_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _316_ layer 1 -80 -540
pin name Y signal _322_ layer 1 80 0
cell 773 AOI21X1:_2511_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _308_ layer 1 -160 -70
pin name B signal _296_ layer 1 -80 -260
pin name C signal _322_ layer 1 240 -500
pin name Y signal _323_ layer 1 80 -680
cell 774 OAI21X1:_2512_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _317_ layer 1 -160 -330
pin name B signal _323_ layer 1 -80 -140
pin name C signal _319_ layer 1 160 300
pin name Y signal _324_ layer 1 50 -100
cell 775 XOR2X1:_2513_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/A signal \internal_register_inst_07.ra_out_15_bF$buf1\ layer 1 -410 -290
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/B signal \internal_register_inst_07.rb_out_15_bF$buf1\ layer 1 440 -300
end_pin_group
pin name Y signal _325_ layer 1 0 -700
cell 776 INVX1:_2514_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _325_ layer 1 -80 -540
pin name Y signal _326_ layer 1 80 0
cell 777 NAND3X1:_2515_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _321_ layer 1 -240 60
pin name B signal _326_ layer 1 -40 -100
pin name C signal _324_ layer 1 80 260
pin name Y signal _327_ layer 1 -80 680
cell 778 INVX1:_2516_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _319_ layer 1 -80 -540
pin name Y signal _328_ layer 1 80 0
cell 779 OAI21X1:_2517_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _328_ layer 1 -160 -330
pin name B signal _318_ layer 1 -80 -140
pin name C signal _321_ layer 1 160 300
pin name Y signal _329_ layer 1 50 -100
cell 780 NAND2X1:_2518_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _325_ layer 1 -160 -340
pin name B signal _329_ layer 1 160 140
pin name Y signal _330_ layer 1 100 -680
cell 781 NAND2X1:_2519_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _327_ layer 1 -160 -340
pin name B signal _330_ layer 1 160 140
pin name Y signal \alu_inst01.inst07.result\[15] layer 1 100 -680
cell 782 INVX1:_2520_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/A signal \internal_register_inst_07.ra_out_15_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _392_ layer 1 80 0
cell 783 INVX1:_2521_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _393_ layer 1 80 0
cell 784 INVX1:_2522_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/A signal \internal_register_inst_07.ra_out_12_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _394_ layer 1 80 0
cell 785 NAND2X1:_2523_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _394_ layer 1 160 140
pin name Y signal _395_ layer 1 100 -680
cell 786 OAI21X1:_2524_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _393_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf3\ layer 1 -80 -140
end_pin_group
pin name C signal _395_ layer 1 160 300
pin name Y signal _396_ layer 1 50 -100
cell 787 NAND2X1:_2525_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/A signal \internal_register_inst_07.ra_out_13_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal _393_ layer 1 160 140
pin name Y signal _397_ layer 1 100 -680
cell 788 OAI21X1:_2526_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf2\ layer 1 -160 -330
end_pin_group
pin name B signal _394_ layer 1 -80 -140
pin name C signal _397_ layer 1 160 300
pin name Y signal _398_ layer 1 50 -100
cell 789 NOR2X1:_2527_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _396_ layer 1 -160 -540
pin name B signal _398_ layer 1 160 -60
pin name Y signal _399_ layer 1 0 -300
cell 790 INVX1:_2528_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _399_ layer 1 -80 -540
pin name Y signal _400_ layer 1 80 0
cell 791 XNOR2X1:_2529_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf0\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf1\ layer 1 440 -300
end_pin_group
pin name Y signal _401_ layer 1 50 -500
cell 792 INVX1:_2530_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _402_ layer 1 80 0
cell 793 OR2X2:_2531_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _402_ layer 1 -240 -540
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf1\ layer 1 -40 -220
end_pin_group
pin name Y signal _403_ layer 1 240 -100
cell 794 NAND2X1:_2532_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/A signal \internal_register_inst_07.ra_out_2_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal _402_ layer 1 160 140
pin name Y signal _404_ layer 1 100 -680
cell 795 NAND3X1:_2533_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _403_ layer 1 -240 60
pin name B signal _404_ layer 1 -40 -100
pin name C signal _401_ layer 1 80 260
pin name Y signal _405_ layer 1 -80 680
cell 796 INVX1:_2534_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf4\ layer 1 -80 -540
end_pin_group
pin name Y signal _406_ layer 1 80 0
cell 797 NOR2X1:_2535_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf0\ layer 1 -160 -540
end_pin_group
pin name B signal _406_ layer 1 160 -60
pin name Y signal _407_ layer 1 0 -300
cell 798 NOR2X1:_2536_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/A signal \internal_register_inst_07.ra_out_2_bF$buf4\ layer 1 -160 -540
end_pin_group
pin name B signal _402_ layer 1 160 -60
pin name Y signal _408_ layer 1 0 -300
cell 799 AOI21X1:_2537_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _401_ layer 1 -160 -70
pin name B signal _408_ layer 1 -80 -260
pin name C signal _407_ layer 1 240 -500
pin name Y signal _409_ layer 1 80 -680
cell 800 INVX1:_2538_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _410_ layer 1 80 0
cell 801 NAND2X1:_2539_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/A signal \internal_register_inst_07.ra_out_1_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal _410_ layer 1 160 140
pin name Y signal _411_ layer 1 100 -680
cell 802 NOR2X1:_2540_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/A signal \internal_register_inst_07.ra_out_1_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _410_ layer 1 160 -60
pin name Y signal _412_ layer 1 0 -300
cell 803 INVX1:_2541_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _413_ layer 1 80 0
cell 804 NAND2X1:_2542_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _413_ layer 1 160 140
pin name Y signal _414_ layer 1 100 -680
cell 805 AOI21X1:_2543_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _411_ layer 1 -160 -70
pin name B signal _414_ layer 1 -80 -260
pin name C signal _412_ layer 1 240 -500
pin name Y signal _415_ layer 1 80 -680
cell 806 OAI21X1:_2544_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _415_ layer 1 -160 -330
pin name B signal _405_ layer 1 -80 -140
pin name C signal _409_ layer 1 160 300
pin name Y signal _416_ layer 1 50 -100
cell 807 NOR2X1:_2545_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf3\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf1\ layer 1 160 -60
end_pin_group
pin name Y signal _417_ layer 1 0 -300
cell 808 AND2X2:_2546_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf2\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf0\ layer 1 -80 -100
end_pin_group
pin name Y signal _418_ layer 1 180 -680
cell 809 NOR2X1:_2547_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf2\ layer 1 -160 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf0\ layer 1 160 -60
end_pin_group
pin name Y signal _419_ layer 1 0 -300
cell 810 AND2X2:_2548_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf1\ layer 1 -240 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf3\ layer 1 -80 -100
end_pin_group
pin name Y signal _420_ layer 1 180 -680
cell 811 OAI22X1:_2549_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _417_ layer 1 -240 -330
pin name B signal _418_ layer 1 -160 -140
pin name C signal _419_ layer 1 320 -260
pin name D signal _420_ layer 1 160 -140
pin name Y signal _421_ layer 1 0 -300
cell 812 INVX1:_2550_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _422_ layer 1 80 0
cell 813 INVX1:_2551_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _423_ layer 1 80 0
cell 814 NAND2X1:_2552_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal _423_ layer 1 160 140
pin name Y signal _424_ layer 1 100 -680
cell 815 OAI21X1:_2553_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _422_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf0\ layer 1 -80 -140
end_pin_group
pin name C signal _424_ layer 1 160 300
pin name Y signal _425_ layer 1 50 -100
cell 816 NAND2X1:_2554_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/A signal \internal_register_inst_07.ra_out_8_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _422_ layer 1 160 140
pin name Y signal _426_ layer 1 100 -680
cell 817 OAI21X1:_2555_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _423_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf1\ layer 1 -80 -140
end_pin_group
pin name C signal _426_ layer 1 160 300
pin name Y signal _427_ layer 1 50 -100
cell 818 NOR3X1:_2556_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _427_ layer 1 -350 -500
pin name B signal _425_ layer 1 -200 -300
pin name C signal _421_ layer 1 -40 -100
pin name Y signal _428_ layer 1 -210 -670
cell 819 XNOR2X1:_2557_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf4\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf4\ layer 1 440 -300
end_pin_group
pin name Y signal _429_ layer 1 50 -500
cell 820 XNOR2X1:_2558_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf1\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf4\ layer 1 440 -300
end_pin_group
pin name Y signal _430_ layer 1 50 -500
cell 821 NAND2X1:_2559_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _429_ layer 1 -160 -340
pin name B signal _430_ layer 1 160 140
pin name Y signal _431_ layer 1 100 -680
cell 822 INVX1:_2560_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _432_ layer 1 80 0
cell 823 OR2X2:_2561_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _432_ layer 1 -240 -540
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf4\ layer 1 -40 -220
end_pin_group
pin name Y signal _433_ layer 1 240 -100
cell 824 INVX1:_2562_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf4\ layer 1 -80 -540
end_pin_group
pin name Y signal _434_ layer 1 80 0
cell 825 NAND2X1:_2563_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _434_ layer 1 160 140
pin name Y signal _435_ layer 1 100 -680
cell 826 INVX1:_2564_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _436_ layer 1 80 0
cell 827 AOI22X1:_2565_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _436_ layer 1 -240 -70
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/B signal \internal_register_inst_07.rb_out_5_bF$buf3\ layer 1 -160 -260
end_pin_group
pin name C signal _432_ layer 1 320 -60
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/D signal \internal_register_inst_07.ra_out_4_bF$buf3\ layer 1 140 -180
end_pin_group
pin name Y signal _437_ layer 1 10 -430
cell 828 NAND3X1:_2566_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _435_ layer 1 -240 60
pin name B signal _437_ layer 1 -40 -100
pin name C signal _433_ layer 1 80 260
pin name Y signal _438_ layer 1 -80 680
cell 829 NOR2X1:_2567_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _438_ layer 1 -160 -540
pin name B signal _431_ layer 1 160 -60
pin name Y signal _439_ layer 1 0 -300
cell 830 NAND3X1:_2568_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _428_ layer 1 -240 60
pin name B signal _439_ layer 1 -40 -100
pin name C signal _416_ layer 1 80 260
pin name Y signal _440_ layer 1 -80 680
cell 831 NOR2X1:_2569_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/A signal \internal_register_inst_07.ra_out_8_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _422_ layer 1 160 -60
pin name Y signal _441_ layer 1 0 -300
cell 832 NOR2X1:_2570_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf0\ layer 1 -160 -540
end_pin_group
pin name B signal _423_ layer 1 160 -60
pin name Y signal _442_ layer 1 0 -300
cell 833 AOI21X1:_2571_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _441_ layer 1 -160 -70
pin name B signal _424_ layer 1 -80 -260
pin name C signal _442_ layer 1 240 -500
pin name Y signal _443_ layer 1 80 -680
cell 834 INVX1:_2572_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _444_ layer 1 80 0
cell 835 NOR2X1:_2573_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/A signal \internal_register_inst_07.ra_out_11_bF$buf4\ layer 1 -160 -540
end_pin_group
pin name B signal _444_ layer 1 160 -60
pin name Y signal _445_ layer 1 0 -300
cell 836 NAND2X1:_2574_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/A signal \internal_register_inst_07.ra_out_11_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _444_ layer 1 160 140
pin name Y signal _446_ layer 1 100 -680
cell 837 INVX1:_2575_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _447_ layer 1 80 0
cell 838 NOR2X1:_2576_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/A signal \internal_register_inst_07.ra_out_10_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _447_ layer 1 160 -60
pin name Y signal _448_ layer 1 0 -300
cell 839 AOI21X1:_2577_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _448_ layer 1 -160 -70
pin name B signal _446_ layer 1 -80 -260
pin name C signal _445_ layer 1 240 -500
pin name Y signal _449_ layer 1 80 -680
cell 840 OAI21X1:_2578_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _421_ layer 1 -160 -330
pin name B signal _443_ layer 1 -80 -140
pin name C signal _449_ layer 1 160 300
pin name Y signal _450_ layer 1 50 -100
cell 841 NOR2X1:_2579_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _432_ layer 1 160 -60
pin name Y signal _451_ layer 1 0 -300
cell 842 NOR2X1:_2580_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _434_ layer 1 160 -60
pin name Y signal _452_ layer 1 0 -300
cell 843 AOI21X1:_2581_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _451_ layer 1 -160 -70
pin name B signal _435_ layer 1 -80 -260
pin name C signal _452_ layer 1 240 -500
pin name Y signal _453_ layer 1 80 -680
cell 844 INVX1:_2582_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _454_ layer 1 80 0
cell 845 NAND2X1:_2583_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _454_ layer 1 160 140
pin name Y signal _455_ layer 1 100 -680
cell 846 NOR2X1:_2584_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _454_ layer 1 160 -60
pin name Y signal _456_ layer 1 0 -300
cell 847 INVX1:_2585_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _457_ layer 1 80 0
cell 848 NOR2X1:_2586_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/A signal \internal_register_inst_07.ra_out_6_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _457_ layer 1 160 -60
pin name Y signal _375_ layer 1 0 -300
cell 849 AOI21X1:_2587_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _375_ layer 1 -160 -70
pin name B signal _455_ layer 1 -80 -260
pin name C signal _456_ layer 1 240 -500
pin name Y signal _376_ layer 1 80 -680
cell 850 OAI21X1:_2588_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _453_ layer 1 -160 -330
pin name B signal _431_ layer 1 -80 -140
pin name C signal _376_ layer 1 160 300
pin name Y signal _377_ layer 1 50 -100
cell 851 AOI21X1:_2589_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _377_ layer 1 -160 -70
pin name B signal _428_ layer 1 -80 -260
pin name C signal _450_ layer 1 240 -500
pin name Y signal _378_ layer 1 80 -680
cell 852 AOI21X1:_2590_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _378_ layer 1 -160 -70
pin name B signal _440_ layer 1 -80 -260
pin name C signal _400_ layer 1 240 -500
pin name Y signal _379_ layer 1 80 -680
cell 853 AND2X2:_2591_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _396_ layer 1 -240 -260
pin name B signal _397_ layer 1 -80 -100
pin name Y signal _380_ layer 1 180 -680
cell 854 INVX1:_2592_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _381_ layer 1 80 0
cell 855 AND2X2:_2593_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _439_ layer 1 -240 -260
pin name B signal _428_ layer 1 -80 -100
pin name Y signal _382_ layer 1 180 -680
cell 856 AOI21X1:_2594_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf2\ layer 1 -160 -70
end_pin_group
pin name B signal _413_ layer 1 -80 -260
pin name C signal _412_ layer 1 240 -500
pin name Y signal _383_ layer 1 80 -680
cell 857 NAND2X1:_2595_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _411_ layer 1 -160 -340
pin name B signal _383_ layer 1 160 140
pin name Y signal _384_ layer 1 100 -680
cell 858 OAI21X1:_2596_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf1\ layer 1 -160 -330
end_pin_group
pin name B signal _413_ layer 1 -80 -140
pin name C signal _399_ layer 1 160 300
pin name Y signal _385_ layer 1 50 -100
cell 859 NOR3X1:_2597_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _405_ layer 1 -350 -500
pin name B signal _384_ layer 1 -200 -300
pin name C signal _385_ layer 1 -40 -100
pin name Y signal _386_ layer 1 -210 -670
cell 860 AOI22X1:_2598_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _381_ layer 1 -240 -70
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf3\ layer 1 -160 -260
end_pin_group
pin name C signal _382_ layer 1 320 -60
pin name D signal _386_ layer 1 140 -180
pin name Y signal _387_ layer 1 10 -430
cell 861 OAI21X1:_2599_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _380_ layer 1 -160 -330
pin name B signal _379_ layer 1 -80 -140
pin name C signal _387_ layer 1 160 300
pin name Y signal _388_ layer 1 50 -100
cell 862 INVX1:_2600_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _389_ layer 1 80 0
cell 863 INVX1:_2601_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/A signal \internal_register_inst_07.ra_out_14_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _390_ layer 1 80 0
cell 864 AOI22X1:_2602_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _389_ layer 1 -240 -70
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf3\ layer 1 -160 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/C signal \internal_register_inst_07.rb_out_14_bF$buf2\ layer 1 320 -60
end_pin_group
pin name D signal _390_ layer 1 140 -180
pin name Y signal _391_ layer 1 10 -430
cell 865 AOI22X1:_2603_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf3\ layer 1 -240 -70
end_pin_group
pin name B signal _392_ layer 1 -160 -260
pin name C signal _391_ layer 1 320 -60
pin name D signal _388_ layer 1 140 -180
pin name Y signal \alu_inst01.inst08.result\[0] layer 1 10 -430
cell 866 INVX1:_2604_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _478_ layer 1 80 0
cell 867 NOR2X1:_2605_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/A signal \internal_register_inst_07.ra_out_15_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _478_ layer 1 160 -60
pin name Y signal _479_ layer 1 0 -300
cell 868 INVX1:_2606_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _479_ layer 1 -80 -540
pin name Y signal _480_ layer 1 80 0
cell 869 XNOR2X1:_2607_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf1\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf1\ layer 1 440 -300
end_pin_group
pin name Y signal _481_ layer 1 50 -500
cell 870 XNOR2X1:_2608_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf1\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf1\ layer 1 440 -300
end_pin_group
pin name Y signal _482_ layer 1 50 -500
cell 871 OR2X2:_2609_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf3\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf1\ layer 1 -40 -220
end_pin_group
pin name Y signal _483_ layer 1 240 -100
cell 872 NAND2X1:_2610_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _484_ layer 1 100 -680
cell 873 OR2X2:_2611_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf1\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf3\ layer 1 -40 -220
end_pin_group
pin name Y signal _485_ layer 1 240 -100
cell 874 NAND2X1:_2612_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf0\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf2\ layer 1 160 140
end_pin_group
pin name Y signal _486_ layer 1 100 -680
cell 875 AOI22X1:_2613_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _483_ layer 1 -240 -70
pin name B signal _484_ layer 1 -160 -260
pin name C signal _485_ layer 1 320 -60
pin name D signal _486_ layer 1 140 -180
pin name Y signal _487_ layer 1 10 -430
cell 876 NAND3X1:_2614_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _481_ layer 1 -240 60
pin name B signal _482_ layer 1 -40 -100
pin name C signal _487_ layer 1 80 260
pin name Y signal _488_ layer 1 -80 680
cell 877 XOR2X1:_2615_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf3\ layer 1 -410 -290
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf4\ layer 1 440 -300
end_pin_group
pin name Y signal _489_ layer 1 0 -700
cell 878 OR2X2:_2616_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf2\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf1\ layer 1 -40 -220
end_pin_group
pin name Y signal _490_ layer 1 240 -100
cell 879 NAND2X1:_2617_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf1\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _491_ layer 1 100 -680
cell 880 AOI21X1:_2618_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _490_ layer 1 -160 -70
pin name B signal _491_ layer 1 -80 -260
pin name C signal _489_ layer 1 240 -500
pin name Y signal _492_ layer 1 80 -680
cell 881 INVX1:_2619_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _493_ layer 1 80 0
cell 882 INVX1:_2620_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _494_ layer 1 80 0
cell 883 AOI22X1:_2621_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _493_ layer 1 -240 -70
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf2\ layer 1 -160 -260
end_pin_group
pin name C signal _494_ layer 1 320 -60
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/D signal \internal_register_inst_07.ra_out_10_bF$buf1\ layer 1 140 -180
end_pin_group
pin name Y signal _495_ layer 1 10 -430
cell 884 NOR2X1:_2622_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/A signal \internal_register_inst_07.ra_out_10_bF$buf0\ layer 1 -160 -540
end_pin_group
pin name B signal _494_ layer 1 160 -60
pin name Y signal _496_ layer 1 0 -300
cell 885 NOR2X1:_2623_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/A signal \internal_register_inst_07.ra_out_11_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _493_ layer 1 160 -60
pin name Y signal _497_ layer 1 0 -300
cell 886 NOR2X1:_2624_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _496_ layer 1 -160 -540
pin name B signal _497_ layer 1 160 -60
pin name Y signal _498_ layer 1 0 -300
cell 887 NAND3X1:_2625_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _495_ layer 1 -240 60
pin name B signal _498_ layer 1 -40 -100
pin name C signal _492_ layer 1 80 260
pin name Y signal _499_ layer 1 -80 680
cell 888 NOR2X1:_2626_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _488_ layer 1 -160 -540
pin name B signal _499_ layer 1 160 -60
pin name Y signal _500_ layer 1 0 -300
cell 889 INVX1:_2627_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _501_ layer 1 80 0
cell 890 INVX1:_2628_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _502_ layer 1 80 0
cell 891 OAI22X1:_2629_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf1\ layer 1 -240 -330
end_pin_group
pin name B signal _501_ layer 1 -160 -140
pin name C signal _502_ layer 1 320 -260
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/D signal \internal_register_inst_07.ra_out_6_bF$buf2\ layer 1 160 -140
end_pin_group
pin name Y signal _503_ layer 1 0 -300
cell 892 INVX1:_2630_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _504_ layer 1 80 0
cell 893 INVX1:_2631_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/A signal \internal_register_inst_07.ra_out_6_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _505_ layer 1 80 0
cell 894 OAI22X1:_2632_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf1\ layer 1 -240 -330
end_pin_group
pin name B signal _504_ layer 1 -160 -140
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/C signal \internal_register_inst_07.rb_out_6_bF$buf2\ layer 1 320 -260
end_pin_group
pin name D signal _505_ layer 1 160 -140
pin name Y signal _506_ layer 1 0 -300
cell 895 NOR2X1:_2633_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _503_ layer 1 -160 -540
pin name B signal _506_ layer 1 160 -60
pin name Y signal _507_ layer 1 0 -300
cell 896 XNOR2X1:_2634_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/B signal \internal_register_inst_07.ra_out_5_bF$buf0\ layer 1 440 -300
end_pin_group
pin name Y signal _508_ layer 1 50 -500
cell 897 XNOR2X1:_2635_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf1\ layer 1 440 -300
end_pin_group
pin name Y signal _509_ layer 1 50 -500
cell 898 NAND3X1:_2636_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _508_ layer 1 -240 60
pin name B signal _509_ layer 1 -40 -100
pin name C signal _507_ layer 1 80 260
pin name Y signal _510_ layer 1 -80 680
cell 899 INVX1:_2637_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _510_ layer 1 -80 -540
pin name Y signal _511_ layer 1 80 0
cell 900 INVX1:_2638_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _512_ layer 1 80 0
cell 901 INVX1:_2639_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _513_ layer 1 80 0
cell 902 OAI22X1:_2640_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf4\ layer 1 -240 -330
end_pin_group
pin name B signal _512_ layer 1 -160 -140
pin name C signal _513_ layer 1 320 -260
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/D signal \internal_register_inst_07.ra_out_2_bF$buf3\ layer 1 160 -140
end_pin_group
pin name Y signal _514_ layer 1 0 -300
cell 903 INVX1:_2641_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _515_ layer 1 80 0
cell 904 INVX1:_2642_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/A signal \internal_register_inst_07.ra_out_2_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _516_ layer 1 80 0
cell 905 OAI22X1:_2643_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf2\ layer 1 -240 -330
end_pin_group
pin name B signal _515_ layer 1 -160 -140
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/C signal \internal_register_inst_07.rb_out_2_bF$buf0\ layer 1 320 -260
end_pin_group
pin name D signal _516_ layer 1 160 -140
pin name Y signal _517_ layer 1 0 -300
cell 906 NOR2X1:_2644_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _514_ layer 1 -160 -540
pin name B signal _517_ layer 1 160 -60
pin name Y signal _518_ layer 1 0 -300
cell 907 INVX1:_2645_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _519_ layer 1 80 0
cell 908 INVX1:_2646_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/A signal \internal_register_inst_07.ra_out_1_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _520_ layer 1 80 0
cell 909 OAI22X1:_2647_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf1\ layer 1 -240 -330
end_pin_group
pin name B signal _520_ layer 1 -160 -140
pin name C signal _519_ layer 1 320 -260
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/D signal \internal_register_inst_07.rb_out_0_bF$buf1\ layer 1 160 -140
end_pin_group
pin name Y signal _521_ layer 1 0 -300
cell 910 INVX1:_2648_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _522_ layer 1 80 0
cell 911 NAND2X1:_2649_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal _519_ layer 1 160 140
pin name Y signal _523_ layer 1 100 -680
cell 912 OAI21X1:_2650_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _522_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf3\ layer 1 -80 -140
end_pin_group
pin name C signal _523_ layer 1 160 300
pin name Y signal _524_ layer 1 50 -100
cell 913 NOR2X1:_2651_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _521_ layer 1 -160 -540
pin name B signal _524_ layer 1 160 -60
pin name Y signal _525_ layer 1 0 -300
cell 914 AND2X2:_2652_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _525_ layer 1 -240 -260
pin name B signal _518_ layer 1 -80 -100
pin name Y signal _526_ layer 1 180 -680
cell 915 NAND3X1:_2653_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _511_ layer 1 -240 60
pin name B signal _526_ layer 1 -40 -100
pin name C signal _500_ layer 1 80 260
pin name Y signal _527_ layer 1 -80 680
cell 916 NAND2X1:_2654_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal _512_ layer 1 160 140
pin name Y signal _528_ layer 1 100 -680
cell 917 OAI21X1:_2655_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _522_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf2\ layer 1 -80 -140
end_pin_group
pin name C signal _521_ layer 1 160 300
pin name Y signal _529_ layer 1 50 -100
cell 918 AOI22X1:_2656_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _514_ layer 1 -240 -70
pin name B signal _528_ layer 1 -160 -260
pin name C signal _529_ layer 1 320 -60
pin name D signal _518_ layer 1 140 -180
pin name Y signal _530_ layer 1 10 -430
cell 919 NAND2X1:_2657_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf4\ layer 1 -160 -340
end_pin_group
pin name B signal _501_ layer 1 160 140
pin name Y signal _531_ layer 1 100 -680
cell 920 INVX1:_2658_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf4\ layer 1 -80 -540
end_pin_group
pin name Y signal _532_ layer 1 80 0
cell 921 NAND2X1:_2659_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _532_ layer 1 160 140
pin name Y signal _533_ layer 1 100 -680
cell 922 NOR2X1:_2660_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf0\ layer 1 -160 -540
end_pin_group
pin name B signal _532_ layer 1 160 -60
pin name Y signal _534_ layer 1 0 -300
cell 923 INVX1:_2661_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _535_ layer 1 80 0
cell 924 NAND2X1:_2662_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _535_ layer 1 160 140
pin name Y signal _536_ layer 1 100 -680
cell 925 OAI21X1:_2663_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _536_ layer 1 -160 -330
pin name B signal _534_ layer 1 -80 -140
pin name C signal _533_ layer 1 160 300
pin name Y signal _537_ layer 1 50 -100
cell 926 AOI22X1:_2664_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _503_ layer 1 -240 -70
pin name B signal _531_ layer 1 -160 -260
pin name C signal _537_ layer 1 320 -60
pin name D signal _507_ layer 1 140 -180
pin name Y signal _538_ layer 1 10 -430
cell 927 OAI21X1:_2665_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _510_ layer 1 -160 -330
pin name B signal _530_ layer 1 -80 -140
pin name C signal _538_ layer 1 160 300
pin name Y signal _539_ layer 1 50 -100
cell 928 NAND2X1:_2666_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _500_ layer 1 -160 -340
pin name B signal _539_ layer 1 160 140
pin name Y signal _540_ layer 1 100 -680
cell 929 INVX1:_2667_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _488_ layer 1 -80 -540
pin name Y signal _541_ layer 1 80 0
cell 930 NAND2X1:_2668_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _481_ layer 1 -160 -340
pin name B signal _482_ layer 1 160 140
pin name Y signal _542_ layer 1 100 -680
cell 931 INVX1:_2669_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/A signal \internal_register_inst_07.ra_out_13_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _543_ layer 1 80 0
cell 932 INVX1:_2670_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/A signal \internal_register_inst_07.ra_out_12_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _458_ layer 1 80 0
cell 933 NAND2X1:_2671_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _458_ layer 1 160 140
pin name Y signal _459_ layer 1 100 -680
cell 934 AOI21X1:_2672_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _483_ layer 1 -160 -70
pin name B signal _484_ layer 1 -80 -260
pin name C signal _459_ layer 1 240 -500
pin name Y signal _460_ layer 1 80 -680
cell 935 AOI21X1:_2673_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf1\ layer 1 -160 -70
end_pin_group
pin name B signal _543_ layer 1 -80 -260
pin name C signal _460_ layer 1 240 -500
pin name Y signal _461_ layer 1 80 -680
cell 936 INVX1:_2674_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _462_ layer 1 80 0
cell 937 NOR2X1:_2675_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/A signal \internal_register_inst_07.ra_out_14_bF$buf0\ layer 1 -160 -540
end_pin_group
pin name B signal _462_ layer 1 160 -60
pin name Y signal _463_ layer 1 0 -300
cell 938 AOI21X1:_2676_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _481_ layer 1 -160 -70
pin name B signal _463_ layer 1 -80 -260
pin name C signal _479_ layer 1 240 -500
pin name Y signal _464_ layer 1 80 -680
cell 939 OAI21X1:_2677_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _542_ layer 1 -160 -330
pin name B signal _461_ layer 1 -80 -140
pin name C signal _464_ layer 1 160 300
pin name Y signal _465_ layer 1 50 -100
cell 940 NAND2X1:_2678_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _495_ layer 1 -160 -340
pin name B signal _498_ layer 1 160 140
pin name Y signal _466_ layer 1 100 -680
cell 941 INVX1:_2679_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _467_ layer 1 80 0
cell 942 NAND2X1:_2680_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _467_ layer 1 160 140
pin name Y signal _468_ layer 1 100 -680
cell 943 INVX1:_2681_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _469_ layer 1 80 0
cell 944 NOR2X1:_2682_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/A signal \internal_register_inst_07.ra_out_8_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _469_ layer 1 160 -60
pin name Y signal _470_ layer 1 0 -300
cell 945 NOR2X1:_2683_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _467_ layer 1 160 -60
pin name Y signal _471_ layer 1 0 -300
cell 946 AOI21X1:_2684_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _470_ layer 1 -160 -70
pin name B signal _468_ layer 1 -80 -260
pin name C signal _471_ layer 1 240 -500
pin name Y signal _472_ layer 1 80 -680
cell 947 NAND2X1:_2685_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/A signal \internal_register_inst_07.ra_out_11_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal _493_ layer 1 160 140
pin name Y signal _473_ layer 1 100 -680
cell 948 AOI21X1:_2686_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _496_ layer 1 -160 -70
pin name B signal _473_ layer 1 -80 -260
pin name C signal _497_ layer 1 240 -500
pin name Y signal _474_ layer 1 80 -680
cell 949 OAI21X1:_2687_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _472_ layer 1 -160 -330
pin name B signal _466_ layer 1 -80 -140
pin name C signal _474_ layer 1 160 300
pin name Y signal _475_ layer 1 50 -100
cell 950 AOI21X1:_2688_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _475_ layer 1 -160 -70
pin name B signal _541_ layer 1 -80 -260
pin name C signal _465_ layer 1 240 -500
pin name Y signal _476_ layer 1 80 -680
cell 951 NAND3X1:_2689_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _481_ layer 1 -240 60
pin name B signal _476_ layer 1 -40 -100
pin name C signal _540_ layer 1 80 260
pin name Y signal _477_ layer 1 -80 680
cell 952 NAND3X1:_2690_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _480_ layer 1 -240 60
pin name B signal _527_ layer 1 -40 -100
pin name C signal _477_ layer 1 80 260
pin name Y signal \alu_inst01.inst09.result\[0] layer 1 -80 680
cell 953 INVX1:_2691_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _572_ layer 1 80 0
cell 954 OR2X2:_2692_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf0\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf0\ layer 1 -40 -220
end_pin_group
pin name Y signal _573_ layer 1 240 -100
cell 955 NAND2X1:_2693_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf3\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _574_ layer 1 100 -680
cell 956 AOI22X1:_2694_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _572_ layer 1 -240 -70
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf3\ layer 1 -160 -260
end_pin_group
pin name C signal _574_ layer 1 320 -60
pin name D signal _573_ layer 1 140 -180
pin name Y signal _575_ layer 1 10 -430
cell 957 OAI21X1:_2695_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _572_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf2\ layer 1 -80 -140
end_pin_group
pin name C signal _575_ layer 1 160 300
pin name Y signal _576_ layer 1 50 -100
cell 958 INVX1:_2696_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _577_ layer 1 80 0
cell 959 NAND2X1:_2697_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/A signal \internal_register_inst_07.ra_out_12_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal _577_ layer 1 160 140
pin name Y signal _578_ layer 1 100 -680
cell 960 INVX1:_2698_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/A signal \internal_register_inst_07.ra_out_12_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _579_ layer 1 80 0
cell 961 NAND2X1:_2699_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _579_ layer 1 160 140
pin name Y signal _580_ layer 1 100 -680
cell 962 XNOR2X1:_2700_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf0\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _581_ layer 1 50 -500
cell 963 NAND3X1:_2701_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _578_ layer 1 -240 60
pin name B signal _580_ layer 1 -40 -100
pin name C signal _581_ layer 1 80 260
pin name Y signal _582_ layer 1 -80 680
cell 964 OR2X2:_2702_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf1\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf1\ layer 1 -40 -220
end_pin_group
pin name Y signal _583_ layer 1 240 -100
cell 965 NAND2X1:_2703_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf0\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _584_ layer 1 100 -680
cell 966 OR2X2:_2704_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf3\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal _585_ layer 1 240 -100
cell 967 NAND2X1:_2705_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf1\ layer 1 160 140
end_pin_group
pin name Y signal _586_ layer 1 100 -680
cell 968 AOI22X1:_2706_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _583_ layer 1 -240 -70
pin name B signal _584_ layer 1 -160 -260
pin name C signal _585_ layer 1 320 -60
pin name D signal _586_ layer 1 140 -180
pin name Y signal _587_ layer 1 10 -430
cell 969 INVX1:_2707_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/A signal \internal_register_inst_07.ra_out_11_bF$buf4\ layer 1 -80 -540
end_pin_group
pin name Y signal _588_ layer 1 80 0
cell 970 NAND2X1:_2708_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _588_ layer 1 160 140
pin name Y signal _589_ layer 1 100 -680
cell 971 INVX1:_2709_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _590_ layer 1 80 0
cell 972 NAND2X1:_2710_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/A signal \internal_register_inst_07.ra_out_11_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _590_ layer 1 160 140
pin name Y signal _591_ layer 1 100 -680
cell 973 AND2X2:_2711_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _589_ layer 1 -240 -260
pin name B signal _591_ layer 1 -80 -100
pin name Y signal _592_ layer 1 180 -680
cell 974 XNOR2X1:_2712_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf3\ layer 1 440 -300
end_pin_group
pin name Y signal _593_ layer 1 50 -500
cell 975 NAND3X1:_2713_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _593_ layer 1 -240 60
pin name B signal _587_ layer 1 -40 -100
pin name C signal _592_ layer 1 80 260
pin name Y signal _594_ layer 1 -80 680
cell 976 NOR3X1:_2714_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _582_ layer 1 -350 -500
pin name B signal _576_ layer 1 -200 -300
pin name C signal _594_ layer 1 -40 -100
pin name Y signal _595_ layer 1 -210 -670
cell 977 OR2X2:_2715_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf0\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf3\ layer 1 -40 -220
end_pin_group
pin name Y signal _596_ layer 1 240 -100
cell 978 NAND2X1:_2716_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf4\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf2\ layer 1 160 140
end_pin_group
pin name Y signal _597_ layer 1 100 -680
cell 979 OR2X2:_2717_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf1\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf0\ layer 1 -40 -220
end_pin_group
pin name Y signal _598_ layer 1 240 -100
cell 980 NAND2X1:_2718_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf0\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _599_ layer 1 100 -680
cell 981 AOI22X1:_2719_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _596_ layer 1 -240 -70
pin name B signal _597_ layer 1 -160 -260
pin name C signal _598_ layer 1 320 -60
pin name D signal _599_ layer 1 140 -180
pin name Y signal _600_ layer 1 10 -430
cell 982 INVX1:_2720_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _601_ layer 1 80 0
cell 983 INVX1:_2721_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _602_ layer 1 80 0
cell 984 AOI22X1:_2722_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _601_ layer 1 -240 -70
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/B signal \internal_register_inst_07.rb_out_5_bF$buf4\ layer 1 -160 -260
end_pin_group
pin name C signal _602_ layer 1 320 -60
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/D signal \internal_register_inst_07.ra_out_4_bF$buf4\ layer 1 140 -180
end_pin_group
pin name Y signal _603_ layer 1 10 -430
cell 985 INVX1:_2723_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _604_ layer 1 80 0
cell 986 NOR2X1:_2724_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _601_ layer 1 160 -60
pin name Y signal _605_ layer 1 0 -300
cell 987 AOI21X1:_2725_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf4\ layer 1 -160 -70
end_pin_group
pin name B signal _604_ layer 1 -80 -260
pin name C signal _605_ layer 1 240 -500
pin name Y signal _606_ layer 1 80 -680
cell 988 NAND3X1:_2726_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _603_ layer 1 -240 60
pin name B signal _600_ layer 1 -40 -100
pin name C signal _606_ layer 1 80 260
pin name Y signal _607_ layer 1 -80 680
cell 989 OR2X2:_2727_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf1\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf1\ layer 1 -40 -220
end_pin_group
pin name Y signal _608_ layer 1 240 -100
cell 990 NAND2X1:_2728_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf0\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _609_ layer 1 100 -680
cell 991 OR2X2:_2729_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf3\ layer 1 -240 -540
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf1\ layer 1 -40 -220
end_pin_group
pin name Y signal _610_ layer 1 240 -100
cell 992 NAND2X1:_2730_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _611_ layer 1 100 -680
cell 993 AOI22X1:_2731_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _608_ layer 1 -240 -70
pin name B signal _609_ layer 1 -160 -260
pin name C signal _610_ layer 1 320 -60
pin name D signal _611_ layer 1 140 -180
pin name Y signal _612_ layer 1 10 -430
cell 994 INVX2:_2732_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/A signal \internal_register_inst_07.ra_out_1_bF$buf1\ layer 1 -80 -340
end_pin_group
pin name Y signal _613_ layer 1 80 0
cell 995 NAND2X1:_2733_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _613_ layer 1 160 140
pin name Y signal _614_ layer 1 100 -680
cell 996 INVX1:_2734_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _615_ layer 1 80 0
cell 997 NOR2X1:_2735_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _615_ layer 1 160 -60
pin name Y signal _616_ layer 1 0 -300
cell 998 NOR2X1:_2736_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _613_ layer 1 160 -60
pin name Y signal _617_ layer 1 0 -300
cell 999 OAI21X1:_2737_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _616_ layer 1 -160 -330
pin name B signal _617_ layer 1 -80 -140
pin name C signal _614_ layer 1 160 300
pin name Y signal _618_ layer 1 50 -100
cell 1000 INVX1:_2738_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf4\ layer 1 -80 -540
end_pin_group
pin name Y signal _619_ layer 1 80 0
cell 1001 NAND2X1:_2739_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf4\ layer 1 -160 -340
end_pin_group
pin name B signal _619_ layer 1 160 140
pin name Y signal _620_ layer 1 100 -680
cell 1002 NOR2X1:_2740_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _619_ layer 1 160 -60
pin name Y signal _621_ layer 1 0 -300
cell 1003 INVX1:_2741_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/A signal \internal_register_inst_07.ra_out_2_bF$buf4\ layer 1 -80 -540
end_pin_group
pin name Y signal _622_ layer 1 80 0
cell 1004 NAND2X1:_2742_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _622_ layer 1 160 140
pin name Y signal _623_ layer 1 100 -680
cell 1005 OAI21X1:_2743_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _623_ layer 1 -160 -330
pin name B signal _621_ layer 1 -80 -140
pin name C signal _620_ layer 1 160 300
pin name Y signal _624_ layer 1 50 -100
cell 1006 AOI21X1:_2744_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _618_ layer 1 -160 -70
pin name B signal _612_ layer 1 -80 -260
pin name C signal _624_ layer 1 240 -500
pin name Y signal _625_ layer 1 80 -680
cell 1007 NAND2X1:_2745_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal _601_ layer 1 160 140
pin name Y signal _626_ layer 1 100 -680
cell 1008 NAND2X1:_2746_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _604_ layer 1 160 140
pin name Y signal _627_ layer 1 100 -680
cell 1009 OAI21X1:_2747_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _627_ layer 1 -160 -330
pin name B signal _605_ layer 1 -80 -140
pin name C signal _626_ layer 1 160 300
pin name Y signal _628_ layer 1 50 -100
cell 1010 INVX1:_2748_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _629_ layer 1 80 0
cell 1011 NAND2X1:_2749_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _629_ layer 1 160 140
pin name Y signal _630_ layer 1 100 -680
cell 1012 NOR2X1:_2750_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _629_ layer 1 160 -60
pin name Y signal _631_ layer 1 0 -300
cell 1013 INVX1:_2751_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/A signal \internal_register_inst_07.ra_out_6_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _632_ layer 1 80 0
cell 1014 NAND2X1:_2752_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _632_ layer 1 160 140
pin name Y signal _633_ layer 1 100 -680
cell 1015 OAI21X1:_2753_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _633_ layer 1 -160 -330
pin name B signal _631_ layer 1 -80 -140
pin name C signal _630_ layer 1 160 300
pin name Y signal _634_ layer 1 50 -100
cell 1016 AOI21X1:_2754_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _628_ layer 1 -160 -70
pin name B signal _600_ layer 1 -80 -260
pin name C signal _634_ layer 1 240 -500
pin name Y signal _635_ layer 1 80 -680
cell 1017 OAI21X1:_2755_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _607_ layer 1 -160 -330
pin name B signal _625_ layer 1 -80 -140
pin name C signal _635_ layer 1 160 300
pin name Y signal _636_ layer 1 50 -100
cell 1018 NAND2X1:_2756_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _595_ layer 1 -160 -340
pin name B signal _636_ layer 1 160 140
pin name Y signal _637_ layer 1 100 -680
cell 1019 NOR2X1:_2757_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _582_ layer 1 -160 -540
pin name B signal _576_ layer 1 160 -60
pin name Y signal _544_ layer 1 0 -300
cell 1020 INVX1:_2758_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _545_ layer 1 80 0
cell 1021 NOR2X1:_2759_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/A signal \internal_register_inst_07.ra_out_13_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _545_ layer 1 160 -60
pin name Y signal _546_ layer 1 0 -300
cell 1022 INVX1:_2760_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _580_ layer 1 -80 -540
pin name Y signal _547_ layer 1 80 0
cell 1023 AOI21X1:_2761_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _581_ layer 1 -160 -70
pin name B signal _547_ layer 1 -80 -260
pin name C signal _546_ layer 1 240 -500
pin name Y signal _548_ layer 1 80 -680
cell 1024 INVX1:_2762_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _549_ layer 1 80 0
cell 1025 NOR2X1:_2763_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/A signal \internal_register_inst_07.ra_out_15_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _549_ layer 1 160 -60
pin name Y signal _550_ layer 1 0 -300
cell 1026 NAND2X1:_2764_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/A signal \internal_register_inst_07.ra_out_15_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _549_ layer 1 160 140
pin name Y signal _551_ layer 1 100 -680
cell 1027 NOR2X1:_2765_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/A signal \internal_register_inst_07.ra_out_14_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _572_ layer 1 160 -60
pin name Y signal _552_ layer 1 0 -300
cell 1028 AOI21X1:_2766_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _552_ layer 1 -160 -70
pin name B signal _551_ layer 1 -80 -260
pin name C signal _550_ layer 1 240 -500
pin name Y signal _553_ layer 1 80 -680
cell 1029 OAI21X1:_2767_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _576_ layer 1 -160 -330
pin name B signal _548_ layer 1 -80 -140
pin name C signal _553_ layer 1 160 300
pin name Y signal _554_ layer 1 50 -100
cell 1030 NAND2X1:_2768_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _593_ layer 1 -160 -340
pin name B signal _592_ layer 1 160 140
pin name Y signal _555_ layer 1 100 -680
cell 1031 INVX1:_2769_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _556_ layer 1 80 0
cell 1032 NAND2X1:_2770_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf4\ layer 1 -160 -340
end_pin_group
pin name B signal _556_ layer 1 160 140
pin name Y signal _557_ layer 1 100 -680
cell 1033 INVX1:_2771_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _558_ layer 1 80 0
cell 1034 NOR2X1:_2772_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/A signal \internal_register_inst_07.ra_out_8_bF$buf0\ layer 1 -160 -540
end_pin_group
pin name B signal _558_ layer 1 160 -60
pin name Y signal _559_ layer 1 0 -300
cell 1035 NOR2X1:_2773_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _556_ layer 1 160 -60
pin name Y signal _560_ layer 1 0 -300
cell 1036 AOI21X1:_2774_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _559_ layer 1 -160 -70
pin name B signal _557_ layer 1 -80 -260
pin name C signal _560_ layer 1 240 -500
pin name Y signal _561_ layer 1 80 -680
cell 1037 INVX1:_2775_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/A signal \internal_register_inst_07.ra_out_10_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _562_ layer 1 80 0
cell 1038 NAND3X1:_2776_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf1\ layer 1 -240 60
end_pin_group
pin name B signal _562_ layer 1 -40 -100
pin name C signal _591_ layer 1 80 260
pin name Y signal _563_ layer 1 -80 680
cell 1039 AND2X2:_2777_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _563_ layer 1 -240 -260
pin name B signal _589_ layer 1 -80 -100
pin name Y signal _564_ layer 1 180 -680
cell 1040 OAI21X1:_2778_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _561_ layer 1 -160 -330
pin name B signal _555_ layer 1 -80 -140
pin name C signal _564_ layer 1 160 300
pin name Y signal _565_ layer 1 50 -100
cell 1041 AOI21X1:_2779_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _565_ layer 1 -160 -70
pin name B signal _544_ layer 1 -80 -260
pin name C signal _554_ layer 1 240 -500
pin name Y signal _566_ layer 1 80 -680
cell 1042 AOI21X1:_2780_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _613_ layer 1 -160 -70
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/B signal \internal_register_inst_07.rb_out_1_bF$buf1\ layer 1 -80 -260
end_pin_group
pin name C signal _616_ layer 1 240 -500
pin name Y signal _567_ layer 1 80 -680
cell 1043 OAI21X1:_2781_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _613_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/B signal \internal_register_inst_07.rb_out_1_bF$buf0\ layer 1 -80 -140
end_pin_group
pin name C signal _567_ layer 1 160 300
pin name Y signal _568_ layer 1 50 -100
cell 1044 INVX1:_2782_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _569_ layer 1 80 0
cell 1045 OAI21X1:_2783_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _569_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/B signal \internal_register_inst_07.ra_out_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin name C signal _612_ layer 1 160 300
pin name Y signal _570_ layer 1 50 -100
cell 1046 NOR3X1:_2784_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _570_ layer 1 -350 -500
pin name B signal _568_ layer 1 -200 -300
pin name C signal _607_ layer 1 -40 -100
pin name Y signal _571_ layer 1 -210 -670
cell 1047 AOI22X1:_2785_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _595_ layer 1 -240 -70
pin name B signal _571_ layer 1 -160 -260
pin name C signal _566_ layer 1 320 -60
pin name D signal _637_ layer 1 140 -180
pin name Y signal \alu_inst01.inst10.result\[0] layer 1 10 -430
cell 1048 XNOR2X1:_2786_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf1\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf0\ layer 1 440 -300
end_pin_group
pin name Y signal _656_ layer 1 50 -500
cell 1049 INVX1:_2787_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _657_ layer 1 80 0
cell 1050 OR2X2:_2788_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _657_ layer 1 -240 -540
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf0\ layer 1 -40 -220
end_pin_group
pin name Y signal _658_ layer 1 240 -100
cell 1051 NAND2X1:_2789_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/A signal \internal_register_inst_07.ra_out_14_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _657_ layer 1 160 140
pin name Y signal _659_ layer 1 100 -680
cell 1052 NAND3X1:_2790_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _658_ layer 1 -240 60
pin name B signal _659_ layer 1 -40 -100
pin name C signal _656_ layer 1 80 260
pin name Y signal _660_ layer 1 -80 680
cell 1053 INVX1:_2791_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _661_ layer 1 80 0
cell 1054 OR2X2:_2792_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _661_ layer 1 -240 -540
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf0\ layer 1 -40 -220
end_pin_group
pin name Y signal _662_ layer 1 240 -100
cell 1055 NAND2X1:_2793_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/A signal \internal_register_inst_07.ra_out_13_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal _661_ layer 1 160 140
pin name Y signal _663_ layer 1 100 -680
cell 1056 XNOR2X1:_2794_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf0\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _664_ layer 1 50 -500
cell 1057 NAND3X1:_2795_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _662_ layer 1 -240 60
pin name B signal _663_ layer 1 -40 -100
pin name C signal _664_ layer 1 80 260
pin name Y signal _665_ layer 1 -80 680
cell 1058 NOR2X1:_2796_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _665_ layer 1 -160 -540
pin name B signal _660_ layer 1 160 -60
pin name Y signal _666_ layer 1 0 -300
cell 1059 INVX1:_2797_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _667_ layer 1 80 0
cell 1060 OR2X2:_2798_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _667_ layer 1 -240 -540
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal _668_ layer 1 240 -100
cell 1061 NAND2X1:_2799_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _667_ layer 1 160 140
pin name Y signal _669_ layer 1 100 -680
cell 1062 XNOR2X1:_2800_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf0\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf3\ layer 1 440 -300
end_pin_group
pin name Y signal _670_ layer 1 50 -500
cell 1063 NAND3X1:_2801_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _668_ layer 1 -240 60
pin name B signal _669_ layer 1 -40 -100
pin name C signal _670_ layer 1 80 260
pin name Y signal _671_ layer 1 -80 680
cell 1064 INVX1:_2802_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/A signal \internal_register_inst_07.ra_out_11_bF$buf2\ layer 1 -80 -540
end_pin_group
pin name Y signal _672_ layer 1 80 0
cell 1065 NAND2X1:_2803_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _672_ layer 1 160 140
pin name Y signal _673_ layer 1 100 -680
cell 1066 INVX1:_2804_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _674_ layer 1 80 0
cell 1067 OR2X2:_2805_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _674_ layer 1 -240 -540
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf1\ layer 1 -40 -220
end_pin_group
pin name Y signal _675_ layer 1 240 -100
cell 1068 INVX1:_2806_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _676_ layer 1 80 0
cell 1069 AOI22X1:_2807_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _676_ layer 1 -240 -70
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf1\ layer 1 -160 -260
end_pin_group
pin name C signal _674_ layer 1 320 -60
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/D signal \internal_register_inst_07.ra_out_10_bF$buf0\ layer 1 140 -180
end_pin_group
pin name Y signal _677_ layer 1 10 -430
cell 1070 NAND3X1:_2808_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _673_ layer 1 -240 60
pin name B signal _677_ layer 1 -40 -100
pin name C signal _675_ layer 1 80 260
pin name Y signal _678_ layer 1 -80 680
cell 1071 NOR2X1:_2809_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _678_ layer 1 -160 -540
pin name B signal _671_ layer 1 160 -60
pin name Y signal _679_ layer 1 0 -300
cell 1072 NAND2X1:_2810_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _679_ layer 1 -160 -340
pin name B signal _666_ layer 1 160 140
pin name Y signal _680_ layer 1 100 -680
cell 1073 XNOR2X1:_2811_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf1\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf0\ layer 1 440 -300
end_pin_group
pin name Y signal _681_ layer 1 50 -500
cell 1074 XNOR2X1:_2812_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _682_ layer 1 50 -500
cell 1075 NAND2X1:_2813_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _681_ layer 1 -160 -340
pin name B signal _682_ layer 1 160 140
pin name Y signal _683_ layer 1 100 -680
cell 1076 INVX1:_2814_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _684_ layer 1 80 0
cell 1077 OR2X2:_2815_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _684_ layer 1 -240 -540
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/B signal \internal_register_inst_07.ra_out_5_bF$buf2\ layer 1 -40 -220
end_pin_group
pin name Y signal _685_ layer 1 240 -100
cell 1078 NAND2X1:_2816_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _684_ layer 1 160 140
pin name Y signal _686_ layer 1 100 -680
cell 1079 XNOR2X1:_2817_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf2\ layer 1 440 -300
end_pin_group
pin name Y signal _687_ layer 1 50 -500
cell 1080 NAND3X1:_2818_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _685_ layer 1 -240 60
pin name B signal _686_ layer 1 -40 -100
pin name C signal _687_ layer 1 80 260
pin name Y signal _688_ layer 1 -80 680
cell 1081 NOR2X1:_2819_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _683_ layer 1 -160 -540
pin name B signal _688_ layer 1 160 -60
pin name Y signal _689_ layer 1 0 -300
cell 1082 XNOR2X1:_2820_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf2\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf3\ layer 1 440 -300
end_pin_group
pin name Y signal _690_ layer 1 50 -500
cell 1083 XNOR2X1:_2821_
left -560 right 560 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed1 layer 1 -320 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed2 layer 1 -160 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed3 layer 1 0 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed4 layer 1 160 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed5 layer 1 320 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed6 layer 1 480 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf0\ layer 1 -210 -360
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf3\ layer 1 440 -300
end_pin_group
pin name Y signal _691_ layer 1 50 -500
cell 1084 NAND2X1:_2822_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _690_ layer 1 -160 -340
pin name B signal _691_ layer 1 160 140
pin name Y signal _692_ layer 1 100 -680
cell 1085 INVX1:_2823_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/A signal \internal_register_inst_07.ra_out_1_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _693_ layer 1 80 0
cell 1086 INVX1:_2824_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _694_ layer 1 80 0
cell 1087 INVX1:_2825_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _695_ layer 1 80 0
cell 1088 AOI22X1:_2826_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _694_ layer 1 -240 -70
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf3\ layer 1 -160 -260
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/C signal \internal_register_inst_07.ra_out_0_bF$buf1\ layer 1 320 -60
end_pin_group
pin name D signal _695_ layer 1 140 -180
pin name Y signal _696_ layer 1 10 -430
cell 1089 AOI21X1:_2827_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf2\ layer 1 -160 -70
end_pin_group
pin name B signal _693_ layer 1 -80 -260
pin name C signal _696_ layer 1 240 -500
pin name Y signal _697_ layer 1 80 -680
cell 1090 INVX1:_2828_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _698_ layer 1 80 0
cell 1091 NOR2X1:_2829_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _698_ layer 1 160 -60
pin name Y signal _699_ layer 1 0 -300
cell 1092 NAND2X1:_2830_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal _698_ layer 1 160 140
pin name Y signal _700_ layer 1 100 -680
cell 1093 INVX1:_2831_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _701_ layer 1 80 0
cell 1094 NOR2X1:_2832_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/A signal \internal_register_inst_07.ra_out_2_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _701_ layer 1 160 -60
pin name Y signal _702_ layer 1 0 -300
cell 1095 AOI21X1:_2833_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _702_ layer 1 -160 -70
pin name B signal _700_ layer 1 -80 -260
pin name C signal _699_ layer 1 240 -500
pin name Y signal _703_ layer 1 80 -680
cell 1096 OAI21X1:_2834_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _697_ layer 1 -160 -330
pin name B signal _692_ layer 1 -80 -140
pin name C signal _703_ layer 1 160 300
pin name Y signal _704_ layer 1 50 -100
cell 1097 NOR2X1:_2835_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf0\ layer 1 -160 -540
end_pin_group
pin name B signal _684_ layer 1 160 -60
pin name Y signal _705_ layer 1 0 -300
cell 1098 INVX1:_2836_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _706_ layer 1 80 0
cell 1099 NOR2X1:_2837_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _706_ layer 1 160 -60
pin name Y signal _707_ layer 1 0 -300
cell 1100 AOI21X1:_2838_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _707_ layer 1 -160 -70
pin name B signal _686_ layer 1 -80 -260
pin name C signal _705_ layer 1 240 -500
pin name Y signal _708_ layer 1 80 -680
cell 1101 INVX1:_2839_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _709_ layer 1 80 0
cell 1102 NOR2X1:_2840_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf4\ layer 1 -160 -540
end_pin_group
pin name B signal _709_ layer 1 160 -60
pin name Y signal _710_ layer 1 0 -300
cell 1103 INVX1:_2841_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf1\ layer 1 -80 -540
end_pin_group
pin name Y signal _711_ layer 1 80 0
cell 1104 NOR2X1:_2842_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/A signal \internal_register_inst_07.ra_out_6_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _711_ layer 1 160 -60
pin name Y signal _712_ layer 1 0 -300
cell 1105 AOI21X1:_2843_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _681_ layer 1 -160 -70
pin name B signal _712_ layer 1 -80 -260
pin name C signal _710_ layer 1 240 -500
pin name Y signal _713_ layer 1 80 -680
cell 1106 OAI21X1:_2844_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _708_ layer 1 -160 -330
pin name B signal _683_ layer 1 -80 -140
pin name C signal _713_ layer 1 160 300
pin name Y signal _714_ layer 1 50 -100
cell 1107 AOI21X1:_2845_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _704_ layer 1 -160 -70
pin name B signal _689_ layer 1 -80 -260
pin name C signal _714_ layer 1 240 -500
pin name Y signal _715_ layer 1 80 -680
cell 1108 NOR2X1:_2846_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/A signal \internal_register_inst_07.ra_out_13_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _661_ layer 1 160 -60
pin name Y signal _716_ layer 1 0 -300
cell 1109 INVX1:_2847_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _717_ layer 1 80 0
cell 1110 NOR2X1:_2848_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/A signal \internal_register_inst_07.ra_out_12_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _717_ layer 1 160 -60
pin name Y signal _718_ layer 1 0 -300
cell 1111 AOI21X1:_2849_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _718_ layer 1 -160 -70
pin name B signal _663_ layer 1 -80 -260
pin name C signal _716_ layer 1 240 -500
pin name Y signal _719_ layer 1 80 -680
cell 1112 INVX1:_2850_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _720_ layer 1 80 0
cell 1113 NOR2X1:_2851_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/A signal \internal_register_inst_07.ra_out_15_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _720_ layer 1 160 -60
pin name Y signal _721_ layer 1 0 -300
cell 1114 NOR2X1:_2852_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/A signal \internal_register_inst_07.ra_out_14_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _657_ layer 1 160 -60
pin name Y signal _638_ layer 1 0 -300
cell 1115 AOI21X1:_2853_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _656_ layer 1 -160 -70
pin name B signal _638_ layer 1 -80 -260
pin name C signal _721_ layer 1 240 -500
pin name Y signal _639_ layer 1 80 -680
cell 1116 OAI21X1:_2854_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _719_ layer 1 -160 -330
pin name B signal _660_ layer 1 -80 -140
pin name C signal _639_ layer 1 160 300
pin name Y signal _640_ layer 1 50 -100
cell 1117 NOR2X1:_2855_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf0\ layer 1 -160 -540
end_pin_group
pin name B signal _667_ layer 1 160 -60
pin name Y signal _641_ layer 1 0 -300
cell 1118 INVX1:_2856_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _642_ layer 1 80 0
cell 1119 NOR2X1:_2857_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/A signal \internal_register_inst_07.ra_out_8_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _642_ layer 1 160 -60
pin name Y signal _643_ layer 1 0 -300
cell 1120 AOI21X1:_2858_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _643_ layer 1 -160 -70
pin name B signal _669_ layer 1 -80 -260
pin name C signal _641_ layer 1 240 -500
pin name Y signal _644_ layer 1 80 -680
cell 1121 OAI21X1:_2859_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _674_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf3\ layer 1 -80 -140
end_pin_group
pin name C signal _673_ layer 1 160 300
pin name Y signal _645_ layer 1 50 -100
cell 1122 OAI21X1:_2860_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf3\ layer 1 -160 -330
end_pin_group
pin name B signal _672_ layer 1 -80 -140
pin name C signal _645_ layer 1 160 300
pin name Y signal _646_ layer 1 50 -100
cell 1123 OAI21X1:_2861_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _644_ layer 1 -160 -330
pin name B signal _678_ layer 1 -80 -140
pin name C signal _646_ layer 1 160 300
pin name Y signal _647_ layer 1 50 -100
cell 1124 AOI21X1:_2862_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _666_ layer 1 -160 -70
pin name B signal _647_ layer 1 -80 -260
pin name C signal _640_ layer 1 240 -500
pin name Y signal _648_ layer 1 80 -680
cell 1125 OAI21X1:_2863_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _680_ layer 1 -160 -330
pin name B signal _715_ layer 1 -80 -140
pin name C signal _648_ layer 1 160 300
pin name Y signal _649_ layer 1 50 -100
cell 1126 INVX1:_2864_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _692_ layer 1 -80 -540
pin name Y signal _650_ layer 1 80 0
cell 1127 INVX1:_2865_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf0\ layer 1 -80 -540
end_pin_group
pin name Y signal _651_ layer 1 80 0
cell 1128 OAI21X1:_2866_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _694_ layer 1 -160 -330
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf2\ layer 1 -80 -140
end_pin_group
pin name C signal _696_ layer 1 160 300
pin name Y signal _652_ layer 1 50 -100
cell 1129 AOI21X1:_2867_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _651_ layer 1 -160 -70
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/B signal \internal_register_inst_07.rb_out_0_bF$buf0\ layer 1 -80 -260
end_pin_group
pin name C signal _652_ layer 1 240 -500
pin name Y signal _653_ layer 1 80 -680
cell 1130 NAND3X1:_2868_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _653_ layer 1 -240 60
pin name B signal _650_ layer 1 -40 -100
pin name C signal _689_ layer 1 80 260
pin name Y signal _654_ layer 1 -80 680
cell 1131 OR2X2:_2869_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _654_ layer 1 -240 -540
pin name B signal _680_ layer 1 -40 -220
pin name Y signal _655_ layer 1 240 -100
cell 1132 NAND2X1:_2870_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _655_ layer 1 -160 -340
pin name B signal _649_ layer 1 160 140
pin name Y signal \alu_inst01.inst11.result\[0] layer 1 100 -680
cell 1133 INVX1:_2871_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[0] layer 1 -80 -540
pin name Y signal _722_ layer 1 80 0
cell 1134 INVX1:_2872_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _723_ layer 1 80 0
cell 1135 INVX1:_2873_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.sel\[3] layer 1 -80 -540
pin name Y signal _724_ layer 1 80 0
cell 1136 NAND2X1:_2874_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -160 -340
pin name B signal _724_ layer 1 160 140
pin name Y signal _725_ layer 1 100 -680
cell 1137 INVX1:_2875_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _725_ layer 1 -80 -540
pin name Y signal _726_ layer 1 80 0
cell 1138 NOR2X1:_2876_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[1] layer 1 -160 -540
pin name B signal \alu_inst01.inst12.sel\[0] layer 1 160 -60
pin name Y signal _727_ layer 1 0 -300
cell 1139 NAND2X1:_2877_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _727_ layer 1 -160 -340
pin name B signal _726_ layer 1 160 140
pin name Y signal _728_ layer 1 100 -680
cell 1140 INVX1:_2878_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.sel\[1] layer 1 -80 -540
pin name Y signal _729_ layer 1 80 0
cell 1141 NAND2X1:_2879_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[0] layer 1 -160 -340
pin name B signal _729_ layer 1 160 140
pin name Y signal _730_ layer 1 100 -680
cell 1142 INVX1:_2880_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _730_ layer 1 -80 -540
pin name Y signal _731_ layer 1 80 0
cell 1143 NAND2X1:_2881_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _731_ layer 1 -160 -340
pin name B signal _726_ layer 1 160 140
pin name Y signal _732_ layer 1 100 -680
cell 1144 OAI22X1:_2882_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _722_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _723_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _733_ layer 1 0 -300
cell 1145 INVX1:_2883_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst08.result\[0] layer 1 -80 -540
pin name Y signal _734_ layer 1 80 0
cell 1146 OR2X2:_2884_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -240 -540
pin name B signal \alu_inst01.inst12.sel\[3] layer 1 -40 -220
pin name Y signal _735_ layer 1 240 -100
cell 1147 NOR2X1:_2885_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _735_ layer 1 -160 -540
pin name B signal _730_ layer 1 160 -60
pin name Y signal _736_ layer 1 0 -300
cell 1148 NAND2X1:_2886_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _737_ layer 1 100 -680
cell 1149 NAND3X1:_2887_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -240 60
pin name B signal \alu_inst01.inst12.sel\[3] layer 1 -40 -100
pin name C signal _727_ layer 1 80 260
pin name Y signal _738_ layer 1 -80 680
cell 1150 OAI21X1:_2888_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _734_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _737_ layer 1 160 300
pin name Y signal _739_ layer 1 50 -100
cell 1151 NOR2X1:_2889_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _739_ layer 1 -160 -540
pin name B signal _733_ layer 1 160 -60
pin name Y signal _740_ layer 1 0 -300
cell 1152 INVX1:_2890_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst06.result\[0] layer 1 -80 -540
pin name Y signal _741_ layer 1 80 0
cell 1153 INVX1:_2891_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -80 -540
pin name Y signal _742_ layer 1 80 0
cell 1154 NAND2X1:_2892_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[3] layer 1 -160 -340
pin name B signal _742_ layer 1 160 140
pin name Y signal _743_ layer 1 100 -680
cell 1155 INVX1:_2893_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _743_ layer 1 -80 -540
pin name Y signal _744_ layer 1 80 0
cell 1156 NAND2X1:_2894_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _731_ layer 1 -160 -340
pin name B signal _744_ layer 1 160 140
pin name Y signal _745_ layer 1 100 -680
cell 1157 INVX1:_2895_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.sel\[0] layer 1 -80 -540
pin name Y signal _746_ layer 1 80 0
cell 1158 NAND2X1:_2896_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[1] layer 1 -160 -340
pin name B signal _746_ layer 1 160 140
pin name Y signal _747_ layer 1 100 -680
cell 1159 NOR2X1:_2897_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _747_ layer 1 -160 -540
pin name B signal _743_ layer 1 160 -60
pin name Y signal _748_ layer 1 0 -300
cell 1160 NAND2X1:_2898_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[0] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _749_ layer 1 100 -680
cell 1161 OAI21X1:_2899_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _741_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _749_ layer 1 160 300
pin name Y signal _750_ layer 1 50 -100
cell 1162 INVX1:_2900_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst05.result\[0] layer 1 -80 -540
pin name Y signal _751_ layer 1 80 0
cell 1163 NAND2X1:_2901_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[1] layer 1 -160 -340
pin name B signal \alu_inst01.inst12.sel\[0] layer 1 160 140
pin name Y signal _752_ layer 1 100 -680
cell 1164 NAND2X1:_2902_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -160 -340
pin name B signal \alu_inst01.inst12.sel\[3] layer 1 160 140
pin name Y signal _753_ layer 1 100 -680
cell 1165 NOR2X1:_2903_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _752_ layer 1 -160 -540
pin name B signal _753_ layer 1 160 -60
pin name Y signal _754_ layer 1 0 -300
cell 1166 NAND2X1:_2904_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst11.result\[0] layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _755_ layer 1 100 -680
cell 1167 NAND2X1:_2905_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _727_ layer 1 -160 -340
pin name B signal _744_ layer 1 160 140
pin name Y signal _756_ layer 1 100 -680
cell 1168 OAI21X1:_2906_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _751_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _755_ layer 1 160 300
pin name Y signal _757_ layer 1 50 -100
cell 1169 NOR2X1:_2907_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _757_ layer 1 -160 -540
pin name B signal _750_ layer 1 160 -60
pin name Y signal _758_ layer 1 0 -300
cell 1170 NOR3X1:_2908_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -350 -500
pin name B signal \alu_inst01.inst12.sel\[3] layer 1 -200 -300
pin name C signal _752_ layer 1 -40 -100
pin name Y signal _759_ layer 1 -210 -670
cell 1171 NOR2X1:_2909_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _735_ layer 1 -160 -540
pin name B signal _747_ layer 1 160 -60
pin name Y signal _760_ layer 1 0 -300
cell 1172 AOI22X1:_2910_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _761_ layer 1 10 -430
cell 1173 NOR2X1:_2911_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _747_ layer 1 -160 -540
pin name B signal _725_ layer 1 160 -60
pin name Y signal _762_ layer 1 0 -300
cell 1174 NOR3X1:_2912_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \alu_inst01.inst12.sel\[3] layer 1 -350 -500
pin name B signal _742_ layer 1 -200 -300
pin name C signal _752_ layer 1 -40 -100
pin name Y signal _763_ layer 1 -210 -670
cell 1175 AOI22X1:_2913_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[0] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[0] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _764_ layer 1 10 -430
cell 1176 NAND2X1:_2914_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _761_ layer 1 -160 -340
pin name B signal _764_ layer 1 160 140
pin name Y signal _765_ layer 1 100 -680
cell 1177 NOR3X1:_2915_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \alu_inst01.inst12.sel\[1] layer 1 -350 -500
pin name B signal _746_ layer 1 -200 -300
pin name C signal _753_ layer 1 -40 -100
pin name Y signal _766_ layer 1 -210 -670
cell 1178 NOR3X1:_2916_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \alu_inst01.inst12.sel\[0] layer 1 -350 -500
pin name B signal _729_ layer 1 -200 -300
pin name C signal _753_ layer 1 -40 -100
pin name Y signal _767_ layer 1 -210 -670
cell 1179 AOI22X1:_2917_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal \alu_inst01.inst09.result\[0] layer 1 -160 -260
pin name C signal \alu_inst01.inst10.result\[0] layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _768_ layer 1 10 -430
cell 1180 NOR2X1:_2918_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -160 -540
pin name B signal \alu_inst01.inst12.sel\[3] layer 1 160 -60
pin name Y signal _769_ layer 1 0 -300
cell 1181 AND2X2:_2919_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _769_ layer 1 -240 -260
pin name B signal _727_ layer 1 -80 -100
pin name Y signal _770_ layer 1 180 -680
cell 1182 NOR3X1:_2920_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -350 -500
pin name B signal _724_ layer 1 -200 -300
pin name C signal _752_ layer 1 -40 -100
pin name Y signal _771_ layer 1 -210 -670
cell 1183 AOI22X1:_2921_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[0] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _772_ layer 1 10 -430
cell 1184 NAND2X1:_2922_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _768_ layer 1 -160 -340
pin name B signal _772_ layer 1 160 140
pin name Y signal _773_ layer 1 100 -680
cell 1185 NOR2X1:_2923_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _773_ layer 1 -160 -540
pin name B signal _765_ layer 1 160 -60
pin name Y signal _774_ layer 1 0 -300
cell 1186 NAND3X1:_2924_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _740_ layer 1 -240 60
pin name B signal _758_ layer 1 -40 -100
pin name C signal _774_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[0] layer 1 -80 680
cell 1187 INVX1:_2925_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[1] layer 1 -80 -540
pin name Y signal _775_ layer 1 80 0
cell 1188 INVX1:_2926_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _776_ layer 1 80 0
cell 1189 OAI22X1:_2927_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _775_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _776_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _777_ layer 1 0 -300
cell 1190 INVX1:_2928_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _778_ layer 1 80 0
cell 1191 NAND2X1:_2929_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _779_ layer 1 100 -680
cell 1192 OAI21X1:_2930_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _778_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _779_ layer 1 160 300
pin name Y signal _780_ layer 1 50 -100
cell 1193 NOR2X1:_2931_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _780_ layer 1 -160 -540
pin name B signal _777_ layer 1 160 -60
pin name Y signal _781_ layer 1 0 -300
cell 1194 INVX1:_2932_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _782_ layer 1 80 0
cell 1195 NAND2X1:_2933_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[1] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _783_ layer 1 100 -680
cell 1196 OAI21X1:_2934_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _782_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _783_ layer 1 160 300
pin name Y signal _784_ layer 1 50 -100
cell 1197 INVX1:_2935_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _785_ layer 1 80 0
cell 1198 NAND2X1:_2936_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _786_ layer 1 100 -680
cell 1199 OAI21X1:_2937_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _785_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _786_ layer 1 160 300
pin name Y signal _787_ layer 1 50 -100
cell 1200 NOR2X1:_2938_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _787_ layer 1 -160 -540
pin name B signal _784_ layer 1 160 -60
pin name Y signal _788_ layer 1 0 -300
cell 1201 AOI22X1:_2939_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _789_ layer 1 10 -430
cell 1202 AOI22X1:_2940_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[1] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[1] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _790_ layer 1 10 -430
cell 1203 NAND2X1:_2941_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _789_ layer 1 -160 -340
pin name B signal _790_ layer 1 160 140
pin name Y signal _791_ layer 1 100 -680
cell 1204 AOI22X1:_2942_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _792_ layer 1 10 -430
cell 1205 AOI22X1:_2943_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[1] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _793_ layer 1 10 -430
cell 1206 NAND2X1:_2944_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _792_ layer 1 -160 -340
pin name B signal _793_ layer 1 160 140
pin name Y signal _794_ layer 1 100 -680
cell 1207 NOR2X1:_2945_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _794_ layer 1 -160 -540
pin name B signal _791_ layer 1 160 -60
pin name Y signal _795_ layer 1 0 -300
cell 1208 NAND3X1:_2946_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _781_ layer 1 -240 60
pin name B signal _788_ layer 1 -40 -100
pin name C signal _795_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[1] layer 1 -80 680
cell 1209 INVX1:_2947_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[2] layer 1 -80 -540
pin name Y signal _796_ layer 1 80 0
cell 1210 INVX1:_2948_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _797_ layer 1 80 0
cell 1211 OAI22X1:_2949_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _796_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _797_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _798_ layer 1 0 -300
cell 1212 INVX1:_2950_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _799_ layer 1 80 0
cell 1213 NAND2X1:_2951_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _800_ layer 1 100 -680
cell 1214 OAI21X1:_2952_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _799_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _800_ layer 1 160 300
pin name Y signal _801_ layer 1 50 -100
cell 1215 NOR2X1:_2953_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _801_ layer 1 -160 -540
pin name B signal _798_ layer 1 160 -60
pin name Y signal _802_ layer 1 0 -300
cell 1216 INVX1:_2954_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _803_ layer 1 80 0
cell 1217 NAND2X1:_2955_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[2] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _804_ layer 1 100 -680
cell 1218 OAI21X1:_2956_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _803_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _804_ layer 1 160 300
pin name Y signal _805_ layer 1 50 -100
cell 1219 INVX1:_2957_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _806_ layer 1 80 0
cell 1220 NAND2X1:_2958_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _807_ layer 1 100 -680
cell 1221 OAI21X1:_2959_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _806_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _807_ layer 1 160 300
pin name Y signal _808_ layer 1 50 -100
cell 1222 NOR2X1:_2960_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _808_ layer 1 -160 -540
pin name B signal _805_ layer 1 160 -60
pin name Y signal _809_ layer 1 0 -300
cell 1223 AOI22X1:_2961_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _810_ layer 1 10 -430
cell 1224 AOI22X1:_2962_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[2] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[2] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _811_ layer 1 10 -430
cell 1225 NAND2X1:_2963_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _810_ layer 1 -160 -340
pin name B signal _811_ layer 1 160 140
pin name Y signal _812_ layer 1 100 -680
cell 1226 AOI22X1:_2964_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _813_ layer 1 10 -430
cell 1227 AOI22X1:_2965_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[2] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _814_ layer 1 10 -430
cell 1228 NAND2X1:_2966_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _813_ layer 1 -160 -340
pin name B signal _814_ layer 1 160 140
pin name Y signal _815_ layer 1 100 -680
cell 1229 NOR2X1:_2967_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _815_ layer 1 -160 -540
pin name B signal _812_ layer 1 160 -60
pin name Y signal _816_ layer 1 0 -300
cell 1230 NAND3X1:_2968_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _802_ layer 1 -240 60
pin name B signal _809_ layer 1 -40 -100
pin name C signal _816_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[2] layer 1 -80 680
cell 1231 INVX1:_2969_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[3] layer 1 -80 -540
pin name Y signal _817_ layer 1 80 0
cell 1232 INVX1:_2970_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _818_ layer 1 80 0
cell 1233 OAI22X1:_2971_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _817_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _818_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _819_ layer 1 0 -300
cell 1234 INVX1:_2972_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _820_ layer 1 80 0
cell 1235 NAND2X1:_2973_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _821_ layer 1 100 -680
cell 1236 OAI21X1:_2974_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _820_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _821_ layer 1 160 300
pin name Y signal _822_ layer 1 50 -100
cell 1237 NOR2X1:_2975_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _822_ layer 1 -160 -540
pin name B signal _819_ layer 1 160 -60
pin name Y signal _823_ layer 1 0 -300
cell 1238 INVX1:_2976_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _824_ layer 1 80 0
cell 1239 NAND2X1:_2977_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[3] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _825_ layer 1 100 -680
cell 1240 OAI21X1:_2978_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _824_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _825_ layer 1 160 300
pin name Y signal _826_ layer 1 50 -100
cell 1241 INVX1:_2979_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _827_ layer 1 80 0
cell 1242 NAND2X1:_2980_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _828_ layer 1 100 -680
cell 1243 OAI21X1:_2981_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _827_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _828_ layer 1 160 300
pin name Y signal _829_ layer 1 50 -100
cell 1244 NOR2X1:_2982_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _829_ layer 1 -160 -540
pin name B signal _826_ layer 1 160 -60
pin name Y signal _830_ layer 1 0 -300
cell 1245 AOI22X1:_2983_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _831_ layer 1 10 -430
cell 1246 AOI22X1:_2984_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[3] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[3] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _832_ layer 1 10 -430
cell 1247 NAND2X1:_2985_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _831_ layer 1 -160 -340
pin name B signal _832_ layer 1 160 140
pin name Y signal _833_ layer 1 100 -680
cell 1248 AOI22X1:_2986_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _834_ layer 1 10 -430
cell 1249 AOI22X1:_2987_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[3] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _835_ layer 1 10 -430
cell 1250 NAND2X1:_2988_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _834_ layer 1 -160 -340
pin name B signal _835_ layer 1 160 140
pin name Y signal _836_ layer 1 100 -680
cell 1251 NOR2X1:_2989_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _836_ layer 1 -160 -540
pin name B signal _833_ layer 1 160 -60
pin name Y signal _837_ layer 1 0 -300
cell 1252 NAND3X1:_2990_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _823_ layer 1 -240 60
pin name B signal _830_ layer 1 -40 -100
pin name C signal _837_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[3] layer 1 -80 680
cell 1253 INVX1:_2991_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[4] layer 1 -80 -540
pin name Y signal _838_ layer 1 80 0
cell 1254 INVX1:_2992_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _839_ layer 1 80 0
cell 1255 OAI22X1:_2993_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _838_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _839_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _840_ layer 1 0 -300
cell 1256 INVX1:_2994_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _841_ layer 1 80 0
cell 1257 NAND2X1:_2995_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _842_ layer 1 100 -680
cell 1258 OAI21X1:_2996_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _841_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _842_ layer 1 160 300
pin name Y signal _843_ layer 1 50 -100
cell 1259 NOR2X1:_2997_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _843_ layer 1 -160 -540
pin name B signal _840_ layer 1 160 -60
pin name Y signal _844_ layer 1 0 -300
cell 1260 INVX1:_2998_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _845_ layer 1 80 0
cell 1261 NAND2X1:_2999_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[4] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _846_ layer 1 100 -680
cell 1262 OAI21X1:_3000_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _845_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _846_ layer 1 160 300
pin name Y signal _847_ layer 1 50 -100
cell 1263 INVX1:_3001_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _848_ layer 1 80 0
cell 1264 NAND2X1:_3002_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _849_ layer 1 100 -680
cell 1265 OAI21X1:_3003_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _848_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _849_ layer 1 160 300
pin name Y signal _850_ layer 1 50 -100
cell 1266 NOR2X1:_3004_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _850_ layer 1 -160 -540
pin name B signal _847_ layer 1 160 -60
pin name Y signal _851_ layer 1 0 -300
cell 1267 AOI22X1:_3005_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _852_ layer 1 10 -430
cell 1268 AOI22X1:_3006_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[4] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[4] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _853_ layer 1 10 -430
cell 1269 NAND2X1:_3007_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _852_ layer 1 -160 -340
pin name B signal _853_ layer 1 160 140
pin name Y signal _854_ layer 1 100 -680
cell 1270 AOI22X1:_3008_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _855_ layer 1 10 -430
cell 1271 AOI22X1:_3009_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[4] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _856_ layer 1 10 -430
cell 1272 NAND2X1:_3010_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _855_ layer 1 -160 -340
pin name B signal _856_ layer 1 160 140
pin name Y signal _857_ layer 1 100 -680
cell 1273 NOR2X1:_3011_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _857_ layer 1 -160 -540
pin name B signal _854_ layer 1 160 -60
pin name Y signal _858_ layer 1 0 -300
cell 1274 NAND3X1:_3012_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _844_ layer 1 -240 60
pin name B signal _851_ layer 1 -40 -100
pin name C signal _858_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[4] layer 1 -80 680
cell 1275 INVX1:_3013_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[5] layer 1 -80 -540
pin name Y signal _859_ layer 1 80 0
cell 1276 INVX1:_3014_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _860_ layer 1 80 0
cell 1277 OAI22X1:_3015_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _859_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _860_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _861_ layer 1 0 -300
cell 1278 INVX1:_3016_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _862_ layer 1 80 0
cell 1279 NAND2X1:_3017_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _863_ layer 1 100 -680
cell 1280 OAI21X1:_3018_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _862_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _863_ layer 1 160 300
pin name Y signal _864_ layer 1 50 -100
cell 1281 NOR2X1:_3019_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _864_ layer 1 -160 -540
pin name B signal _861_ layer 1 160 -60
pin name Y signal _865_ layer 1 0 -300
cell 1282 INVX1:_3020_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _866_ layer 1 80 0
cell 1283 NAND2X1:_3021_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[5] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _867_ layer 1 100 -680
cell 1284 OAI21X1:_3022_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _866_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _867_ layer 1 160 300
pin name Y signal _868_ layer 1 50 -100
cell 1285 INVX1:_3023_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _869_ layer 1 80 0
cell 1286 NAND2X1:_3024_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _870_ layer 1 100 -680
cell 1287 OAI21X1:_3025_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _869_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _870_ layer 1 160 300
pin name Y signal _871_ layer 1 50 -100
cell 1288 NOR2X1:_3026_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _871_ layer 1 -160 -540
pin name B signal _868_ layer 1 160 -60
pin name Y signal _872_ layer 1 0 -300
cell 1289 AOI22X1:_3027_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _873_ layer 1 10 -430
cell 1290 AOI22X1:_3028_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[5] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[5] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _874_ layer 1 10 -430
cell 1291 NAND2X1:_3029_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _873_ layer 1 -160 -340
pin name B signal _874_ layer 1 160 140
pin name Y signal _875_ layer 1 100 -680
cell 1292 AOI22X1:_3030_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _876_ layer 1 10 -430
cell 1293 AOI22X1:_3031_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[5] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _877_ layer 1 10 -430
cell 1294 NAND2X1:_3032_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _876_ layer 1 -160 -340
pin name B signal _877_ layer 1 160 140
pin name Y signal _878_ layer 1 100 -680
cell 1295 NOR2X1:_3033_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _878_ layer 1 -160 -540
pin name B signal _875_ layer 1 160 -60
pin name Y signal _879_ layer 1 0 -300
cell 1296 NAND3X1:_3034_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _865_ layer 1 -240 60
pin name B signal _872_ layer 1 -40 -100
pin name C signal _879_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[5] layer 1 -80 680
cell 1297 INVX1:_3035_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[6] layer 1 -80 -540
pin name Y signal _880_ layer 1 80 0
cell 1298 INVX1:_3036_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _881_ layer 1 80 0
cell 1299 OAI22X1:_3037_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _880_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _881_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _882_ layer 1 0 -300
cell 1300 INVX1:_3038_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _883_ layer 1 80 0
cell 1301 NAND2X1:_3039_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _884_ layer 1 100 -680
cell 1302 OAI21X1:_3040_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _883_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _884_ layer 1 160 300
pin name Y signal _885_ layer 1 50 -100
cell 1303 NOR2X1:_3041_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _885_ layer 1 -160 -540
pin name B signal _882_ layer 1 160 -60
pin name Y signal _886_ layer 1 0 -300
cell 1304 INVX1:_3042_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _887_ layer 1 80 0
cell 1305 NAND2X1:_3043_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[6] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _888_ layer 1 100 -680
cell 1306 OAI21X1:_3044_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _887_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _888_ layer 1 160 300
pin name Y signal _889_ layer 1 50 -100
cell 1307 INVX1:_3045_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _890_ layer 1 80 0
cell 1308 NAND2X1:_3046_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _891_ layer 1 100 -680
cell 1309 OAI21X1:_3047_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _890_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _891_ layer 1 160 300
pin name Y signal _892_ layer 1 50 -100
cell 1310 NOR2X1:_3048_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _892_ layer 1 -160 -540
pin name B signal _889_ layer 1 160 -60
pin name Y signal _893_ layer 1 0 -300
cell 1311 AOI22X1:_3049_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _894_ layer 1 10 -430
cell 1312 AOI22X1:_3050_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[6] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[6] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _895_ layer 1 10 -430
cell 1313 NAND2X1:_3051_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _894_ layer 1 -160 -340
pin name B signal _895_ layer 1 160 140
pin name Y signal _896_ layer 1 100 -680
cell 1314 AOI22X1:_3052_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _897_ layer 1 10 -430
cell 1315 AOI22X1:_3053_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[6] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _898_ layer 1 10 -430
cell 1316 NAND2X1:_3054_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _897_ layer 1 -160 -340
pin name B signal _898_ layer 1 160 140
pin name Y signal _899_ layer 1 100 -680
cell 1317 NOR2X1:_3055_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _899_ layer 1 -160 -540
pin name B signal _896_ layer 1 160 -60
pin name Y signal _900_ layer 1 0 -300
cell 1318 NAND3X1:_3056_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _886_ layer 1 -240 60
pin name B signal _893_ layer 1 -40 -100
pin name C signal _900_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[6] layer 1 -80 680
cell 1319 INVX1:_3057_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[7] layer 1 -80 -540
pin name Y signal _901_ layer 1 80 0
cell 1320 INVX1:_3058_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _902_ layer 1 80 0
cell 1321 OAI22X1:_3059_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _901_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _902_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _903_ layer 1 0 -300
cell 1322 INVX1:_3060_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _904_ layer 1 80 0
cell 1323 NAND2X1:_3061_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _905_ layer 1 100 -680
cell 1324 OAI21X1:_3062_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _904_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _905_ layer 1 160 300
pin name Y signal _906_ layer 1 50 -100
cell 1325 NOR2X1:_3063_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _906_ layer 1 -160 -540
pin name B signal _903_ layer 1 160 -60
pin name Y signal _907_ layer 1 0 -300
cell 1326 INVX1:_3064_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _908_ layer 1 80 0
cell 1327 NAND2X1:_3065_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[7] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _909_ layer 1 100 -680
cell 1328 OAI21X1:_3066_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _908_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _909_ layer 1 160 300
pin name Y signal _910_ layer 1 50 -100
cell 1329 INVX1:_3067_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _911_ layer 1 80 0
cell 1330 NAND2X1:_3068_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _912_ layer 1 100 -680
cell 1331 OAI21X1:_3069_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _911_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _912_ layer 1 160 300
pin name Y signal _913_ layer 1 50 -100
cell 1332 NOR2X1:_3070_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _913_ layer 1 -160 -540
pin name B signal _910_ layer 1 160 -60
pin name Y signal _914_ layer 1 0 -300
cell 1333 AOI22X1:_3071_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _915_ layer 1 10 -430
cell 1334 AOI22X1:_3072_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[7] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[7] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _916_ layer 1 10 -430
cell 1335 NAND2X1:_3073_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _915_ layer 1 -160 -340
pin name B signal _916_ layer 1 160 140
pin name Y signal _917_ layer 1 100 -680
cell 1336 AOI22X1:_3074_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _918_ layer 1 10 -430
cell 1337 AOI22X1:_3075_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[7] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _919_ layer 1 10 -430
cell 1338 NAND2X1:_3076_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _918_ layer 1 -160 -340
pin name B signal _919_ layer 1 160 140
pin name Y signal _920_ layer 1 100 -680
cell 1339 NOR2X1:_3077_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _920_ layer 1 -160 -540
pin name B signal _917_ layer 1 160 -60
pin name Y signal _921_ layer 1 0 -300
cell 1340 NAND3X1:_3078_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _907_ layer 1 -240 60
pin name B signal _914_ layer 1 -40 -100
pin name C signal _921_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[7] layer 1 -80 680
cell 1341 INVX1:_3079_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[8] layer 1 -80 -540
pin name Y signal _922_ layer 1 80 0
cell 1342 INVX1:_3080_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _923_ layer 1 80 0
cell 1343 OAI22X1:_3081_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _922_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _923_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _924_ layer 1 0 -300
cell 1344 INVX1:_3082_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _925_ layer 1 80 0
cell 1345 NAND2X1:_3083_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _926_ layer 1 100 -680
cell 1346 OAI21X1:_3084_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _925_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _926_ layer 1 160 300
pin name Y signal _927_ layer 1 50 -100
cell 1347 NOR2X1:_3085_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _927_ layer 1 -160 -540
pin name B signal _924_ layer 1 160 -60
pin name Y signal _928_ layer 1 0 -300
cell 1348 INVX1:_3086_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _929_ layer 1 80 0
cell 1349 NAND2X1:_3087_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[8] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _930_ layer 1 100 -680
cell 1350 OAI21X1:_3088_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _929_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _930_ layer 1 160 300
pin name Y signal _931_ layer 1 50 -100
cell 1351 INVX1:_3089_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _932_ layer 1 80 0
cell 1352 NAND2X1:_3090_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _933_ layer 1 100 -680
cell 1353 OAI21X1:_3091_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _932_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _933_ layer 1 160 300
pin name Y signal _934_ layer 1 50 -100
cell 1354 NOR2X1:_3092_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _934_ layer 1 -160 -540
pin name B signal _931_ layer 1 160 -60
pin name Y signal _935_ layer 1 0 -300
cell 1355 AOI22X1:_3093_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _936_ layer 1 10 -430
cell 1356 AOI22X1:_3094_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[8] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[8] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _937_ layer 1 10 -430
cell 1357 NAND2X1:_3095_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _936_ layer 1 -160 -340
pin name B signal _937_ layer 1 160 140
pin name Y signal _938_ layer 1 100 -680
cell 1358 AOI22X1:_3096_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _939_ layer 1 10 -430
cell 1359 AOI22X1:_3097_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[8] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _940_ layer 1 10 -430
cell 1360 NAND2X1:_3098_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _939_ layer 1 -160 -340
pin name B signal _940_ layer 1 160 140
pin name Y signal _941_ layer 1 100 -680
cell 1361 NOR2X1:_3099_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _941_ layer 1 -160 -540
pin name B signal _938_ layer 1 160 -60
pin name Y signal _942_ layer 1 0 -300
cell 1362 NAND3X1:_3100_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _928_ layer 1 -240 60
pin name B signal _935_ layer 1 -40 -100
pin name C signal _942_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[8] layer 1 -80 680
cell 1363 INVX1:_3101_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[9] layer 1 -80 -540
pin name Y signal _943_ layer 1 80 0
cell 1364 INVX1:_3102_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _944_ layer 1 80 0
cell 1365 OAI22X1:_3103_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _943_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _944_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _945_ layer 1 0 -300
cell 1366 INVX1:_3104_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _946_ layer 1 80 0
cell 1367 NAND2X1:_3105_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _947_ layer 1 100 -680
cell 1368 OAI21X1:_3106_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _946_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _947_ layer 1 160 300
pin name Y signal _948_ layer 1 50 -100
cell 1369 NOR2X1:_3107_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _948_ layer 1 -160 -540
pin name B signal _945_ layer 1 160 -60
pin name Y signal _949_ layer 1 0 -300
cell 1370 INVX1:_3108_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _950_ layer 1 80 0
cell 1371 NAND2X1:_3109_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[9] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _951_ layer 1 100 -680
cell 1372 OAI21X1:_3110_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _950_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _951_ layer 1 160 300
pin name Y signal _952_ layer 1 50 -100
cell 1373 INVX1:_3111_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _953_ layer 1 80 0
cell 1374 NAND2X1:_3112_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _954_ layer 1 100 -680
cell 1375 OAI21X1:_3113_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _953_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _954_ layer 1 160 300
pin name Y signal _955_ layer 1 50 -100
cell 1376 NOR2X1:_3114_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _955_ layer 1 -160 -540
pin name B signal _952_ layer 1 160 -60
pin name Y signal _956_ layer 1 0 -300
cell 1377 AOI22X1:_3115_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _957_ layer 1 10 -430
cell 1378 AOI22X1:_3116_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[9] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[9] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _958_ layer 1 10 -430
cell 1379 NAND2X1:_3117_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _957_ layer 1 -160 -340
pin name B signal _958_ layer 1 160 140
pin name Y signal _959_ layer 1 100 -680
cell 1380 AOI22X1:_3118_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _960_ layer 1 10 -430
cell 1381 AOI22X1:_3119_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[9] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _961_ layer 1 10 -430
cell 1382 NAND2X1:_3120_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _960_ layer 1 -160 -340
pin name B signal _961_ layer 1 160 140
pin name Y signal _962_ layer 1 100 -680
cell 1383 NOR2X1:_3121_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _962_ layer 1 -160 -540
pin name B signal _959_ layer 1 160 -60
pin name Y signal _963_ layer 1 0 -300
cell 1384 NAND3X1:_3122_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _949_ layer 1 -240 60
pin name B signal _956_ layer 1 -40 -100
pin name C signal _963_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[9] layer 1 -80 680
cell 1385 INVX1:_3123_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[10] layer 1 -80 -540
pin name Y signal _964_ layer 1 80 0
cell 1386 INVX1:_3124_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _965_ layer 1 80 0
cell 1387 OAI22X1:_3125_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _964_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _965_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _966_ layer 1 0 -300
cell 1388 INVX1:_3126_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _967_ layer 1 80 0
cell 1389 NAND2X1:_3127_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _968_ layer 1 100 -680
cell 1390 OAI21X1:_3128_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _967_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _968_ layer 1 160 300
pin name Y signal _969_ layer 1 50 -100
cell 1391 NOR2X1:_3129_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _969_ layer 1 -160 -540
pin name B signal _966_ layer 1 160 -60
pin name Y signal _970_ layer 1 0 -300
cell 1392 INVX1:_3130_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _971_ layer 1 80 0
cell 1393 NAND2X1:_3131_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[10] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _972_ layer 1 100 -680
cell 1394 OAI21X1:_3132_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _971_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _972_ layer 1 160 300
pin name Y signal _973_ layer 1 50 -100
cell 1395 INVX1:_3133_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _974_ layer 1 80 0
cell 1396 NAND2X1:_3134_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _975_ layer 1 100 -680
cell 1397 OAI21X1:_3135_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _974_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _975_ layer 1 160 300
pin name Y signal _976_ layer 1 50 -100
cell 1398 NOR2X1:_3136_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _976_ layer 1 -160 -540
pin name B signal _973_ layer 1 160 -60
pin name Y signal _977_ layer 1 0 -300
cell 1399 AOI22X1:_3137_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _978_ layer 1 10 -430
cell 1400 AOI22X1:_3138_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[10] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[10] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _979_ layer 1 10 -430
cell 1401 NAND2X1:_3139_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _978_ layer 1 -160 -340
pin name B signal _979_ layer 1 160 140
pin name Y signal _980_ layer 1 100 -680
cell 1402 AOI22X1:_3140_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _981_ layer 1 10 -430
cell 1403 AOI22X1:_3141_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[10] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _982_ layer 1 10 -430
cell 1404 NAND2X1:_3142_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _981_ layer 1 -160 -340
pin name B signal _982_ layer 1 160 140
pin name Y signal _983_ layer 1 100 -680
cell 1405 NOR2X1:_3143_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _983_ layer 1 -160 -540
pin name B signal _980_ layer 1 160 -60
pin name Y signal _984_ layer 1 0 -300
cell 1406 NAND3X1:_3144_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _970_ layer 1 -240 60
pin name B signal _977_ layer 1 -40 -100
pin name C signal _984_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[10] layer 1 -80 680
cell 1407 INVX1:_3145_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[11] layer 1 -80 -540
pin name Y signal _985_ layer 1 80 0
cell 1408 INVX1:_3146_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _986_ layer 1 80 0
cell 1409 OAI22X1:_3147_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _985_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _986_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _987_ layer 1 0 -300
cell 1410 INVX1:_3148_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _988_ layer 1 80 0
cell 1411 NAND2X1:_3149_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _989_ layer 1 100 -680
cell 1412 OAI21X1:_3150_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _988_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _989_ layer 1 160 300
pin name Y signal _990_ layer 1 50 -100
cell 1413 NOR2X1:_3151_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _990_ layer 1 -160 -540
pin name B signal _987_ layer 1 160 -60
pin name Y signal _991_ layer 1 0 -300
cell 1414 INVX1:_3152_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _992_ layer 1 80 0
cell 1415 NAND2X1:_3153_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[11] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _993_ layer 1 100 -680
cell 1416 OAI21X1:_3154_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _992_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _993_ layer 1 160 300
pin name Y signal _994_ layer 1 50 -100
cell 1417 INVX1:_3155_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _995_ layer 1 80 0
cell 1418 NAND2X1:_3156_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _996_ layer 1 100 -680
cell 1419 OAI21X1:_3157_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _995_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _996_ layer 1 160 300
pin name Y signal _997_ layer 1 50 -100
cell 1420 NOR2X1:_3158_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _997_ layer 1 -160 -540
pin name B signal _994_ layer 1 160 -60
pin name Y signal _998_ layer 1 0 -300
cell 1421 AOI22X1:_3159_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _999_ layer 1 10 -430
cell 1422 AOI22X1:_3160_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[11] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[11] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _1000_ layer 1 10 -430
cell 1423 NAND2X1:_3161_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _999_ layer 1 -160 -340
pin name B signal _1000_ layer 1 160 140
pin name Y signal _1001_ layer 1 100 -680
cell 1424 AOI22X1:_3162_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _1002_ layer 1 10 -430
cell 1425 AOI22X1:_3163_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[11] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _1003_ layer 1 10 -430
cell 1426 NAND2X1:_3164_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1002_ layer 1 -160 -340
pin name B signal _1003_ layer 1 160 140
pin name Y signal _1004_ layer 1 100 -680
cell 1427 NOR2X1:_3165_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1004_ layer 1 -160 -540
pin name B signal _1001_ layer 1 160 -60
pin name Y signal _1005_ layer 1 0 -300
cell 1428 NAND3X1:_3166_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _991_ layer 1 -240 60
pin name B signal _998_ layer 1 -40 -100
pin name C signal _1005_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[11] layer 1 -80 680
cell 1429 INVX1:_3167_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[12] layer 1 -80 -540
pin name Y signal _1006_ layer 1 80 0
cell 1430 INVX1:_3168_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1007_ layer 1 80 0
cell 1431 OAI22X1:_3169_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1006_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _1007_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _1008_ layer 1 0 -300
cell 1432 INVX1:_3170_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1009_ layer 1 80 0
cell 1433 NAND2X1:_3171_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _1010_ layer 1 100 -680
cell 1434 OAI21X1:_3172_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1009_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _1010_ layer 1 160 300
pin name Y signal _1011_ layer 1 50 -100
cell 1435 NOR2X1:_3173_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1011_ layer 1 -160 -540
pin name B signal _1008_ layer 1 160 -60
pin name Y signal _1012_ layer 1 0 -300
cell 1436 INVX1:_3174_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1013_ layer 1 80 0
cell 1437 NAND2X1:_3175_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[12] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _1014_ layer 1 100 -680
cell 1438 OAI21X1:_3176_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1013_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _1014_ layer 1 160 300
pin name Y signal _1015_ layer 1 50 -100
cell 1439 INVX1:_3177_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1016_ layer 1 80 0
cell 1440 NAND2X1:_3178_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _1017_ layer 1 100 -680
cell 1441 OAI21X1:_3179_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1016_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _1017_ layer 1 160 300
pin name Y signal _1018_ layer 1 50 -100
cell 1442 NOR2X1:_3180_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1018_ layer 1 -160 -540
pin name B signal _1015_ layer 1 160 -60
pin name Y signal _1019_ layer 1 0 -300
cell 1443 AOI22X1:_3181_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _1020_ layer 1 10 -430
cell 1444 AOI22X1:_3182_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[12] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[12] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _1021_ layer 1 10 -430
cell 1445 NAND2X1:_3183_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1020_ layer 1 -160 -340
pin name B signal _1021_ layer 1 160 140
pin name Y signal _1022_ layer 1 100 -680
cell 1446 AOI22X1:_3184_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _1023_ layer 1 10 -430
cell 1447 AOI22X1:_3185_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[12] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _1024_ layer 1 10 -430
cell 1448 NAND2X1:_3186_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1023_ layer 1 -160 -340
pin name B signal _1024_ layer 1 160 140
pin name Y signal _1025_ layer 1 100 -680
cell 1449 NOR2X1:_3187_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1025_ layer 1 -160 -540
pin name B signal _1022_ layer 1 160 -60
pin name Y signal _1026_ layer 1 0 -300
cell 1450 NAND3X1:_3188_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1012_ layer 1 -240 60
pin name B signal _1019_ layer 1 -40 -100
pin name C signal _1026_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[12] layer 1 -80 680
cell 1451 INVX1:_3189_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[13] layer 1 -80 -540
pin name Y signal _1027_ layer 1 80 0
cell 1452 INVX1:_3190_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1028_ layer 1 80 0
cell 1453 OAI22X1:_3191_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1027_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _1028_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _1029_ layer 1 0 -300
cell 1454 INVX1:_3192_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1030_ layer 1 80 0
cell 1455 NAND2X1:_3193_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _1031_ layer 1 100 -680
cell 1456 OAI21X1:_3194_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1030_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _1031_ layer 1 160 300
pin name Y signal _1032_ layer 1 50 -100
cell 1457 NOR2X1:_3195_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1032_ layer 1 -160 -540
pin name B signal _1029_ layer 1 160 -60
pin name Y signal _1033_ layer 1 0 -300
cell 1458 INVX1:_3196_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1034_ layer 1 80 0
cell 1459 NAND2X1:_3197_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[13] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _1035_ layer 1 100 -680
cell 1460 OAI21X1:_3198_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1034_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _1035_ layer 1 160 300
pin name Y signal _1036_ layer 1 50 -100
cell 1461 INVX1:_3199_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1037_ layer 1 80 0
cell 1462 NAND2X1:_3200_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _1038_ layer 1 100 -680
cell 1463 OAI21X1:_3201_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1037_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _1038_ layer 1 160 300
pin name Y signal _1039_ layer 1 50 -100
cell 1464 NOR2X1:_3202_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1039_ layer 1 -160 -540
pin name B signal _1036_ layer 1 160 -60
pin name Y signal _1040_ layer 1 0 -300
cell 1465 AOI22X1:_3203_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _1041_ layer 1 10 -430
cell 1466 AOI22X1:_3204_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[13] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[13] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _1042_ layer 1 10 -430
cell 1467 NAND2X1:_3205_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1041_ layer 1 -160 -340
pin name B signal _1042_ layer 1 160 140
pin name Y signal _1043_ layer 1 100 -680
cell 1468 AOI22X1:_3206_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _1044_ layer 1 10 -430
cell 1469 AOI22X1:_3207_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[13] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _1045_ layer 1 10 -430
cell 1470 NAND2X1:_3208_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1044_ layer 1 -160 -340
pin name B signal _1045_ layer 1 160 140
pin name Y signal _1046_ layer 1 100 -680
cell 1471 NOR2X1:_3209_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1046_ layer 1 -160 -540
pin name B signal _1043_ layer 1 160 -60
pin name Y signal _1047_ layer 1 0 -300
cell 1472 NAND3X1:_3210_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1033_ layer 1 -240 60
pin name B signal _1040_ layer 1 -40 -100
pin name C signal _1047_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[13] layer 1 -80 680
cell 1473 INVX1:_3211_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[14] layer 1 -80 -540
pin name Y signal _1048_ layer 1 80 0
cell 1474 INVX1:_3212_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1049_ layer 1 80 0
cell 1475 OAI22X1:_3213_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1048_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _1049_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _1050_ layer 1 0 -300
cell 1476 INVX1:_3214_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1051_ layer 1 80 0
cell 1477 NAND2X1:_3215_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _1052_ layer 1 100 -680
cell 1478 OAI21X1:_3216_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1051_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _1052_ layer 1 160 300
pin name Y signal _1053_ layer 1 50 -100
cell 1479 NOR2X1:_3217_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1053_ layer 1 -160 -540
pin name B signal _1050_ layer 1 160 -60
pin name Y signal _1054_ layer 1 0 -300
cell 1480 INVX1:_3218_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1055_ layer 1 80 0
cell 1481 NAND2X1:_3219_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[14] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _1056_ layer 1 100 -680
cell 1482 OAI21X1:_3220_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1055_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _1056_ layer 1 160 300
pin name Y signal _1057_ layer 1 50 -100
cell 1483 INVX1:_3221_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1058_ layer 1 80 0
cell 1484 NAND2X1:_3222_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _1059_ layer 1 100 -680
cell 1485 OAI21X1:_3223_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1058_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _1059_ layer 1 160 300
pin name Y signal _1060_ layer 1 50 -100
cell 1486 NOR2X1:_3224_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1060_ layer 1 -160 -540
pin name B signal _1057_ layer 1 160 -60
pin name Y signal _1061_ layer 1 0 -300
cell 1487 AOI22X1:_3225_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _1062_ layer 1 10 -430
cell 1488 AOI22X1:_3226_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[14] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[14] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _1063_ layer 1 10 -430
cell 1489 NAND2X1:_3227_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1062_ layer 1 -160 -340
pin name B signal _1063_ layer 1 160 140
pin name Y signal _1064_ layer 1 100 -680
cell 1490 AOI22X1:_3228_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _1065_ layer 1 10 -430
cell 1491 AOI22X1:_3229_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[14] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _1066_ layer 1 10 -430
cell 1492 NAND2X1:_3230_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1065_ layer 1 -160 -340
pin name B signal _1066_ layer 1 160 140
pin name Y signal _1067_ layer 1 100 -680
cell 1493 NOR2X1:_3231_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1067_ layer 1 -160 -540
pin name B signal _1064_ layer 1 160 -60
pin name Y signal _1068_ layer 1 0 -300
cell 1494 NAND3X1:_3232_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1054_ layer 1 -240 60
pin name B signal _1061_ layer 1 -40 -100
pin name C signal _1068_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[14] layer 1 -80 680
cell 1495 INVX1:_3233_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst02.result\[15] layer 1 -80 -540
pin name Y signal _1069_ layer 1 80 0
cell 1496 INVX1:_3234_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1070_ layer 1 80 0
cell 1497 OAI22X1:_3235_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1069_ layer 1 -240 -330
pin name B signal _728_ layer 1 -160 -140
pin name C signal _1070_ layer 1 320 -260
pin name D signal _732_ layer 1 160 -140
pin name Y signal _1071_ layer 1 0 -300
cell 1498 INVX1:_3236_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1072_ layer 1 80 0
cell 1499 NAND2X1:_3237_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _736_ layer 1 160 140
pin name Y signal _1073_ layer 1 100 -680
cell 1500 OAI21X1:_3238_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1072_ layer 1 -160 -330
pin name B signal _738_ layer 1 -80 -140
pin name C signal _1073_ layer 1 160 300
pin name Y signal _1074_ layer 1 50 -100
cell 1501 NOR2X1:_3239_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1074_ layer 1 -160 -540
pin name B signal _1071_ layer 1 160 -60
pin name Y signal _1075_ layer 1 0 -300
cell 1502 INVX1:_3240_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1076_ layer 1 80 0
cell 1503 NAND2X1:_3241_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst07.result\[15] layer 1 -160 -340
pin name B signal _748_ layer 1 160 140
pin name Y signal _1077_ layer 1 100 -680
cell 1504 OAI21X1:_3242_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1076_ layer 1 -160 -330
pin name B signal _745_ layer 1 -80 -140
pin name C signal _1077_ layer 1 160 300
pin name Y signal _1078_ layer 1 50 -100
cell 1505 INVX1:_3243_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal gnd layer 1 -80 -540
pin name Y signal _1079_ layer 1 80 0
cell 1506 NAND2X1:_3244_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -340
pin name B signal _754_ layer 1 160 140
pin name Y signal _1080_ layer 1 100 -680
cell 1507 OAI21X1:_3245_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1079_ layer 1 -160 -330
pin name B signal _756_ layer 1 -80 -140
pin name C signal _1080_ layer 1 160 300
pin name Y signal _1081_ layer 1 50 -100
cell 1508 NOR2X1:_3246_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1081_ layer 1 -160 -540
pin name B signal _1078_ layer 1 160 -60
pin name Y signal _1082_ layer 1 0 -300
cell 1509 AOI22X1:_3247_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal gnd layer 1 -240 -70
pin name B signal _759_ layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _760_ layer 1 140 -180
pin name Y signal _1083_ layer 1 10 -430
cell 1510 AOI22X1:_3248_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \alu_inst01.inst04.result\[15] layer 1 -240 -70
pin name B signal _763_ layer 1 -160 -260
pin name C signal \alu_inst01.inst03.result\[15] layer 1 320 -60
pin name D signal _762_ layer 1 140 -180
pin name Y signal _1084_ layer 1 10 -430
cell 1511 NAND2X1:_3249_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1083_ layer 1 -160 -340
pin name B signal _1084_ layer 1 160 140
pin name Y signal _1085_ layer 1 100 -680
cell 1512 AOI22X1:_3250_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _766_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal gnd layer 1 320 -60
pin name D signal _767_ layer 1 140 -180
pin name Y signal _1086_ layer 1 10 -430
cell 1513 AOI22X1:_3251_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _771_ layer 1 -240 -70
pin name B signal gnd layer 1 -160 -260
pin name C signal \alu_inst01.inst01.result\[15] layer 1 320 -60
pin name D signal _770_ layer 1 140 -180
pin name Y signal _1087_ layer 1 10 -430
cell 1514 NAND2X1:_3252_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1086_ layer 1 -160 -340
pin name B signal _1087_ layer 1 160 140
pin name Y signal _1088_ layer 1 100 -680
cell 1515 NOR2X1:_3253_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1088_ layer 1 -160 -540
pin name B signal _1085_ layer 1 160 -60
pin name Y signal _1089_ layer 1 0 -300
cell 1516 NAND3X1:_3254_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1075_ layer 1 -240 60
pin name B signal _1082_ layer 1 -40 -100
pin name C signal _1089_ layer 1 80 260
pin name Y signal \alu_inst01.inst12.y\[15] layer 1 -80 680
cell 1517 INVX1:_3255_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf3\ layer 1 -80 -540
end_pin_group
pin name Y signal _1095_ layer 1 80 0
cell 1518 INVX1:_3256_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.sel\[1] layer 1 -80 -540
pin name Y signal _1096_ layer 1 80 0
cell 1519 NAND2X1:_3257_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[0] layer 1 -160 -340
pin name B signal _1096_ layer 1 160 140
pin name Y signal _1097_ layer 1 100 -680
cell 1520 NOR2X1:_3258_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[3] layer 1 -160 -540
pin name B signal \alu_inst01.inst12.sel\[2] layer 1 160 -60
pin name Y signal _1098_ layer 1 0 -300
cell 1521 OAI21X1:_3259_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \control_unit_ints_09.cState\[1] layer 1 -160 -330
pin name B signal \control_unit_ints_09.cState\[2] layer 1 -80 -140
pin name C signal _1098_ layer 1 160 300
pin name Y signal _1099_ layer 1 50 -100
cell 1522 OAI21X1:_3260_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1097_ layer 1 -160 -330
pin name B signal _1099_ layer 1 -80 -140
pin name C signal _1095_ layer 1 160 300
pin name Y signal _1_ layer 1 50 -100
cell 1523 NAND2X1:_3261_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[1] layer 1 -160 -340
pin name B signal \alu_inst01.inst12.sel\[0] layer 1 160 140
pin name Y signal _1100_ layer 1 100 -680
cell 1524 OAI21X1:_3262_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -160 -330
pin name B signal _1100_ layer 1 -80 -140
pin name C signal \control_unit_ints_09.cState\[1] layer 1 160 300
pin name Y signal _1101_ layer 1 50 -100
cell 1525 INVX1:_3263_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.sel\[3] layer 1 -80 -540
pin name Y signal _1102_ layer 1 80 0
cell 1526 NOR3X1:_3264_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -350 -500
pin name B signal _1102_ layer 1 -200 -300
pin name C signal _1100_ layer 1 -40 -100
pin name Y signal _1103_ layer 1 -210 -670
cell 1527 NAND2X1:_3265_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -160 -340
pin name B signal _1102_ layer 1 160 140
pin name Y signal _1104_ layer 1 100 -680
cell 1528 OAI21X1:_3266_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1097_ layer 1 -160 -330
pin name B signal _1104_ layer 1 -80 -140
pin name C signal \control_unit_ints_09.cState\[2] layer 1 160 300
pin name Y signal _1105_ layer 1 50 -100
cell 1529 OAI21X1:_3267_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1103_ layer 1 -160 -330
pin name B signal _1105_ layer 1 -80 -140
pin name C signal _1101_ layer 1 160 300
pin name Y signal \control_unit_ints_09.reg_en\ layer 1 50 -100
cell 1530 INVX1:_3268_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \control_unit_ints_09.cState\[1] layer 1 -80 -540
pin name Y signal _1106_ layer 1 80 0
cell 1531 OAI21X1:_3269_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \control_unit_ints_09.cState\[3] layer 1 -160 -330
pin name B signal \control_unit_ints_09.cState\[0] layer 1 -80 -140
pin name C signal _1106_ layer 1 160 300
pin name Y signal \control_unit_ints_09.pc_op\[0] layer 1 50 -100
cell 1532 INVX1:_3270_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \control_unit_ints_09.cState\[3] layer 1 -80 -540
pin name Y signal _1107_ layer 1 80 0
cell 1533 OR2X2:_3271_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \control_unit_ints_09.cState\[1] layer 1 -240 -540
pin name B signal \control_unit_ints_09.cState\[0] layer 1 -40 -220
pin name Y signal _1108_ layer 1 240 -100
cell 1534 OAI21X1:_3272_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1097_ layer 1 -160 -330
pin name B signal _1104_ layer 1 -80 -140
pin name C signal \control_unit_ints_09.cState\[1] layer 1 160 300
pin name Y signal _1109_ layer 1 50 -100
cell 1535 NAND3X1:_3273_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1107_ layer 1 -240 60
pin name B signal _1108_ layer 1 -40 -100
pin name C signal _1109_ layer 1 80 260
pin name Y signal \control_unit_ints_09.pc_op\[1] layer 1 -80 680
cell 1536 INVX1:_3274_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name reset_bF$pin/A signal reset_bF$buf5 layer 1 -80 -540
end_pin_group
pin name Y signal _1090_ layer 1 80 0
cell 1537 OAI21X1:_3275_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \control_unit_ints_09.cState\[2] layer 1 -160 -330
pin name B signal \control_unit_ints_09.cState\[0] layer 1 -80 -140
pin_group
pin name reset_bF$pin/C signal reset_bF$buf4 layer 1 160 300
end_pin_group
pin name Y signal _1110_ layer 1 50 -100
cell 1538 INVX1:_3276_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _1110_ layer 1 -80 -540
pin name Y signal _1091_ layer 1 80 0
cell 1539 OR2X2:_3277_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \alu_inst01.inst12.sel\[3] layer 1 -240 -540
pin name B signal \alu_inst01.inst12.sel\[2] layer 1 -40 -220
pin name Y signal _1111_ layer 1 240 -100
cell 1540 INVX1:_3278_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.sel\[0] layer 1 -80 -540
pin name Y signal _1112_ layer 1 80 0
cell 1541 NAND2X1:_3279_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[1] layer 1 -160 -340
pin name B signal _1112_ layer 1 160 140
pin name Y signal _1113_ layer 1 100 -680
cell 1542 NOR2X1:_3280_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1111_ layer 1 -160 -540
pin name B signal _1113_ layer 1 160 -60
pin name Y signal _1114_ layer 1 0 -300
cell 1543 AND2X2:_3281_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1114_ layer 1 -240 -260
pin name B signal \control_unit_ints_09.cState\[2] layer 1 -80 -100
pin name Y signal _2_ layer 1 180 -680
cell 1544 OR2X2:_3282_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \control_unit_ints_09.cState\[1] layer 1 -240 -540
pin name B signal \control_unit_ints_09.cState\[2] layer 1 -40 -220
pin name Y signal _1115_ layer 1 240 -100
cell 1545 AOI21X1:_3283_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1097_ layer 1 -160 -70
pin name B signal _1113_ layer 1 -80 -260
pin name C signal _1111_ layer 1 240 -500
pin name Y signal _1116_ layer 1 80 -680
cell 1546 AND2X2:_3284_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1116_ layer 1 -240 -260
pin name B signal _1115_ layer 1 -80 -100
pin name Y signal \address_mux_inst_05.adrs_ctrl\ layer 1 180 -680
cell 1547 NOR2X1:_3285_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1100_ layer 1 -160 -540
pin name B signal _1099_ layer 1 160 -60
pin name Y signal \control_unit_ints_09.imm_en\ layer 1 0 -300
cell 1548 NOR3X1:_3286_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _1103_ layer 1 -350 -500
pin name B signal _1114_ layer 1 -200 -300
pin name C signal _1105_ layer 1 -40 -100
pin name Y signal \control_unit_ints_09.rD_wr\ layer 1 -210 -670
cell 1549 NOR2X1:_3287_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1106_ layer 1 -160 -540
pin name B signal _1090_ layer 1 160 -60
pin name Y signal _1092_ layer 1 0 -300
cell 1550 NOR2X1:_3288_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1107_ layer 1 -160 -540
pin name B signal _1090_ layer 1 160 -60
pin name Y signal _1093_ layer 1 0 -300
cell 1551 NOR2X1:_3289_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1095_ layer 1 -160 -540
pin name B signal _1090_ layer 1 160 -60
pin name Y signal _1094_ layer 1 0 -300
cell 1552 DFFPOSX1:_3290_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1090_ layer 1 -450 -110
pin name Q signal \control_unit_ints_09.cState\[0] layer 1 580 -420
cell 1553 DFFPOSX1:_3291_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1094_ layer 1 -450 -110
pin name Q signal \control_unit_ints_09.cState\[1] layer 1 580 -420
cell 1554 DFFPOSX1:_3292_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1092_ layer 1 -450 -110
pin name Q signal \control_unit_ints_09.cState\[2] layer 1 580 -420
cell 1555 DFFPOSX1:_3293_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1091_ layer 1 -450 -110
pin name Q signal \control_unit_ints_09.cState\[3] layer 1 580 -420
cell 1556 DFFPOSX1:_3294_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1093_ layer 1 -450 -110
pin name Q signal \control_unit_ints_09.inst_wr\ layer 1 580 -420
cell 1557 NAND2X1:_3295_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.imm_out\[0] layer 1 -160 -340
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/B signal \control_unit_ints_09.imm_en_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _1193_ layer 1 100 -680
cell 1558 INVX4:_3296_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name Y signal _1194_ layer 1 0 0
cell 1559 INVX1:_3297_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[0] layer 1 -80 -540
pin name Y signal _1195_ layer 1 80 0
cell 1560 OR2X2:_3298_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \alu_inst01.inst12.sel\[1] layer 1 -240 -540
pin name B signal \alu_inst01.inst12.sel\[3] layer 1 -40 -220
pin name Y signal _1196_ layer 1 240 -100
cell 1561 INVX1:_3299_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -80 -540
pin name Y signal _1197_ layer 1 80 0
cell 1562 NAND2X1:_3300_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[0] layer 1 -160 -340
pin name B signal _1197_ layer 1 160 140
pin name Y signal _1198_ layer 1 100 -680
cell 1563 OAI21X1:_3301_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1195_ layer 1 160 300
pin name Y signal _1199_ layer 1 50 -100
cell 1564 INVX1:_3302_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[0] layer 1 -80 -540
pin name Y signal _1200_ layer 1 80 0
cell 1565 NOR2X1:_3303_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[1] layer 1 -160 -540
pin name B signal \alu_inst01.inst12.sel\[3] layer 1 160 -60
pin name Y signal _1201_ layer 1 0 -300
cell 1566 INVX1:_3304_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.sel\[0] layer 1 -80 -540
pin name Y signal _1202_ layer 1 80 0
cell 1567 NOR2X1:_3305_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -160 -540
pin name B signal _1202_ layer 1 160 -60
pin name Y signal _1203_ layer 1 0 -300
cell 1568 NAND3X1:_3306_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1200_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1204_ layer 1 -80 680
cell 1569 NAND3X1:_3307_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1199_ layer 1 -40 -100
pin name C signal _1204_ layer 1 80 260
pin name Y signal _1205_ layer 1 -80 680
cell 1570 NAND2X1:_3308_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1193_ layer 1 -160 -340
pin name B signal _1205_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[0] layer 1 100 -680
cell 1571 NAND2X1:_3309_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[1] layer 1 160 140
pin name Y signal _1206_ layer 1 100 -680
cell 1572 INVX1:_3310_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[1] layer 1 -80 -540
pin name Y signal _1207_ layer 1 80 0
cell 1573 OAI21X1:_3311_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1207_ layer 1 160 300
pin name Y signal _1208_ layer 1 50 -100
cell 1574 INVX1:_3312_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[1] layer 1 -80 -540
pin name Y signal _1209_ layer 1 80 0
cell 1575 NAND3X1:_3313_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1209_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1210_ layer 1 -80 680
cell 1576 NAND3X1:_3314_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1208_ layer 1 -40 -100
pin name C signal _1210_ layer 1 80 260
pin name Y signal _1211_ layer 1 -80 680
cell 1577 NAND2X1:_3315_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1206_ layer 1 -160 -340
pin name B signal _1211_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[1] layer 1 100 -680
cell 1578 NAND2X1:_3316_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[2] layer 1 160 140
pin name Y signal _1212_ layer 1 100 -680
cell 1579 INVX1:_3317_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[2] layer 1 -80 -540
pin name Y signal _1213_ layer 1 80 0
cell 1580 OAI21X1:_3318_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1213_ layer 1 160 300
pin name Y signal _1214_ layer 1 50 -100
cell 1581 INVX1:_3319_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[2] layer 1 -80 -540
pin name Y signal _1215_ layer 1 80 0
cell 1582 NAND3X1:_3320_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1215_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1216_ layer 1 -80 680
cell 1583 NAND3X1:_3321_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1214_ layer 1 -40 -100
pin name C signal _1216_ layer 1 80 260
pin name Y signal _1217_ layer 1 -80 680
cell 1584 NAND2X1:_3322_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1212_ layer 1 -160 -340
pin name B signal _1217_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[2] layer 1 100 -680
cell 1585 NAND2X1:_3323_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[3] layer 1 160 140
pin name Y signal _1218_ layer 1 100 -680
cell 1586 INVX1:_3324_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[3] layer 1 -80 -540
pin name Y signal _1219_ layer 1 80 0
cell 1587 OAI21X1:_3325_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1219_ layer 1 160 300
pin name Y signal _1117_ layer 1 50 -100
cell 1588 INVX1:_3326_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[3] layer 1 -80 -540
pin name Y signal _1118_ layer 1 80 0
cell 1589 NAND3X1:_3327_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1118_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1119_ layer 1 -80 680
cell 1590 NAND3X1:_3328_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1117_ layer 1 -40 -100
pin name C signal _1119_ layer 1 80 260
pin name Y signal _1120_ layer 1 -80 680
cell 1591 NAND2X1:_3329_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1218_ layer 1 -160 -340
pin name B signal _1120_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[3] layer 1 100 -680
cell 1592 NAND2X1:_3330_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[4] layer 1 160 140
pin name Y signal _1121_ layer 1 100 -680
cell 1593 INVX1:_3331_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[4] layer 1 -80 -540
pin name Y signal _1122_ layer 1 80 0
cell 1594 OAI21X1:_3332_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1122_ layer 1 160 300
pin name Y signal _1123_ layer 1 50 -100
cell 1595 INVX1:_3333_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[4] layer 1 -80 -540
pin name Y signal _1124_ layer 1 80 0
cell 1596 NAND3X1:_3334_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1124_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1125_ layer 1 -80 680
cell 1597 NAND3X1:_3335_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1123_ layer 1 -40 -100
pin name C signal _1125_ layer 1 80 260
pin name Y signal _1126_ layer 1 -80 680
cell 1598 NAND2X1:_3336_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1121_ layer 1 -160 -340
pin name B signal _1126_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[4] layer 1 100 -680
cell 1599 NAND2X1:_3337_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[5] layer 1 160 140
pin name Y signal _1127_ layer 1 100 -680
cell 1600 INVX1:_3338_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[5] layer 1 -80 -540
pin name Y signal _1128_ layer 1 80 0
cell 1601 OAI21X1:_3339_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1128_ layer 1 160 300
pin name Y signal _1129_ layer 1 50 -100
cell 1602 INVX1:_3340_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[5] layer 1 -80 -540
pin name Y signal _1130_ layer 1 80 0
cell 1603 NAND3X1:_3341_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1130_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1131_ layer 1 -80 680
cell 1604 NAND3X1:_3342_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1129_ layer 1 -40 -100
pin name C signal _1131_ layer 1 80 260
pin name Y signal _1132_ layer 1 -80 680
cell 1605 NAND2X1:_3343_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1127_ layer 1 -160 -340
pin name B signal _1132_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[5] layer 1 100 -680
cell 1606 NAND2X1:_3344_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[6] layer 1 160 140
pin name Y signal _1133_ layer 1 100 -680
cell 1607 INVX1:_3345_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[6] layer 1 -80 -540
pin name Y signal _1134_ layer 1 80 0
cell 1608 OAI21X1:_3346_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1134_ layer 1 160 300
pin name Y signal _1135_ layer 1 50 -100
cell 1609 INVX1:_3347_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[6] layer 1 -80 -540
pin name Y signal _1136_ layer 1 80 0
cell 1610 NAND3X1:_3348_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1136_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1137_ layer 1 -80 680
cell 1611 NAND3X1:_3349_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1135_ layer 1 -40 -100
pin name C signal _1137_ layer 1 80 260
pin name Y signal _1138_ layer 1 -80 680
cell 1612 NAND2X1:_3350_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1133_ layer 1 -160 -340
pin name B signal _1138_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[6] layer 1 100 -680
cell 1613 NAND2X1:_3351_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[7] layer 1 160 140
pin name Y signal _1139_ layer 1 100 -680
cell 1614 INVX1:_3352_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[7] layer 1 -80 -540
pin name Y signal _1140_ layer 1 80 0
cell 1615 OAI21X1:_3353_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1140_ layer 1 160 300
pin name Y signal _1141_ layer 1 50 -100
cell 1616 INVX1:_3354_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[7] layer 1 -80 -540
pin name Y signal _1142_ layer 1 80 0
cell 1617 NAND3X1:_3355_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1142_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1143_ layer 1 -80 680
cell 1618 NAND3X1:_3356_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1141_ layer 1 -40 -100
pin name C signal _1143_ layer 1 80 260
pin name Y signal _1144_ layer 1 -80 680
cell 1619 NAND2X1:_3357_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1139_ layer 1 -160 -340
pin name B signal _1144_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[7] layer 1 100 -680
cell 1620 NAND2X1:_3358_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[8] layer 1 160 140
pin name Y signal _1145_ layer 1 100 -680
cell 1621 INVX1:_3359_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[8] layer 1 -80 -540
pin name Y signal _1146_ layer 1 80 0
cell 1622 OAI21X1:_3360_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1146_ layer 1 160 300
pin name Y signal _1147_ layer 1 50 -100
cell 1623 INVX1:_3361_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[8] layer 1 -80 -540
pin name Y signal _1148_ layer 1 80 0
cell 1624 NAND3X1:_3362_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1148_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1149_ layer 1 -80 680
cell 1625 NAND3X1:_3363_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1147_ layer 1 -40 -100
pin name C signal _1149_ layer 1 80 260
pin name Y signal _1150_ layer 1 -80 680
cell 1626 NAND2X1:_3364_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1145_ layer 1 -160 -340
pin name B signal _1150_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[8] layer 1 100 -680
cell 1627 NAND2X1:_3365_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[9] layer 1 160 140
pin name Y signal _1151_ layer 1 100 -680
cell 1628 INVX1:_3366_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[9] layer 1 -80 -540
pin name Y signal _1152_ layer 1 80 0
cell 1629 OAI21X1:_3367_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1152_ layer 1 160 300
pin name Y signal _1153_ layer 1 50 -100
cell 1630 INVX1:_3368_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[9] layer 1 -80 -540
pin name Y signal _1154_ layer 1 80 0
cell 1631 NAND3X1:_3369_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1154_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1155_ layer 1 -80 680
cell 1632 NAND3X1:_3370_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1153_ layer 1 -40 -100
pin name C signal _1155_ layer 1 80 260
pin name Y signal _1156_ layer 1 -80 680
cell 1633 NAND2X1:_3371_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1151_ layer 1 -160 -340
pin name B signal _1156_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[9] layer 1 100 -680
cell 1634 NAND2X1:_3372_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[10] layer 1 160 140
pin name Y signal _1157_ layer 1 100 -680
cell 1635 INVX1:_3373_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[10] layer 1 -80 -540
pin name Y signal _1158_ layer 1 80 0
cell 1636 OAI21X1:_3374_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1158_ layer 1 160 300
pin name Y signal _1159_ layer 1 50 -100
cell 1637 INVX1:_3375_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[10] layer 1 -80 -540
pin name Y signal _1160_ layer 1 80 0
cell 1638 NAND3X1:_3376_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1160_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1161_ layer 1 -80 680
cell 1639 NAND3X1:_3377_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1159_ layer 1 -40 -100
pin name C signal _1161_ layer 1 80 260
pin name Y signal _1162_ layer 1 -80 680
cell 1640 NAND2X1:_3378_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1157_ layer 1 -160 -340
pin name B signal _1162_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[10] layer 1 100 -680
cell 1641 NAND2X1:_3379_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[11] layer 1 160 140
pin name Y signal _1163_ layer 1 100 -680
cell 1642 INVX1:_3380_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[11] layer 1 -80 -540
pin name Y signal _1164_ layer 1 80 0
cell 1643 OAI21X1:_3381_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1164_ layer 1 160 300
pin name Y signal _1165_ layer 1 50 -100
cell 1644 INVX1:_3382_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[11] layer 1 -80 -540
pin name Y signal _1166_ layer 1 80 0
cell 1645 NAND3X1:_3383_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1166_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1167_ layer 1 -80 680
cell 1646 NAND3X1:_3384_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1165_ layer 1 -40 -100
pin name C signal _1167_ layer 1 80 260
pin name Y signal _1168_ layer 1 -80 680
cell 1647 NAND2X1:_3385_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1163_ layer 1 -160 -340
pin name B signal _1168_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[11] layer 1 100 -680
cell 1648 NAND2X1:_3386_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[12] layer 1 160 140
pin name Y signal _1169_ layer 1 100 -680
cell 1649 INVX1:_3387_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[12] layer 1 -80 -540
pin name Y signal _1170_ layer 1 80 0
cell 1650 OAI21X1:_3388_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1170_ layer 1 160 300
pin name Y signal _1171_ layer 1 50 -100
cell 1651 INVX1:_3389_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[12] layer 1 -80 -540
pin name Y signal _1172_ layer 1 80 0
cell 1652 NAND3X1:_3390_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1172_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1173_ layer 1 -80 680
cell 1653 NAND3X1:_3391_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1171_ layer 1 -40 -100
pin name C signal _1173_ layer 1 80 260
pin name Y signal _1174_ layer 1 -80 680
cell 1654 NAND2X1:_3392_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1169_ layer 1 -160 -340
pin name B signal _1174_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[12] layer 1 100 -680
cell 1655 NAND2X1:_3393_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[13] layer 1 160 140
pin name Y signal _1175_ layer 1 100 -680
cell 1656 INVX1:_3394_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[13] layer 1 -80 -540
pin name Y signal _1176_ layer 1 80 0
cell 1657 OAI21X1:_3395_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1176_ layer 1 160 300
pin name Y signal _1177_ layer 1 50 -100
cell 1658 INVX1:_3396_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[13] layer 1 -80 -540
pin name Y signal _1178_ layer 1 80 0
cell 1659 NAND3X1:_3397_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1178_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1179_ layer 1 -80 680
cell 1660 NAND3X1:_3398_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1177_ layer 1 -40 -100
pin name C signal _1179_ layer 1 80 260
pin name Y signal _1180_ layer 1 -80 680
cell 1661 NAND2X1:_3399_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1175_ layer 1 -160 -340
pin name B signal _1180_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[13] layer 1 100 -680
cell 1662 NAND2X1:_3400_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[14] layer 1 160 140
pin name Y signal _1181_ layer 1 100 -680
cell 1663 INVX1:_3401_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[14] layer 1 -80 -540
pin name Y signal _1182_ layer 1 80 0
cell 1664 OAI21X1:_3402_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1182_ layer 1 160 300
pin name Y signal _1183_ layer 1 50 -100
cell 1665 INVX1:_3403_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[14] layer 1 -80 -540
pin name Y signal _1184_ layer 1 80 0
cell 1666 NAND3X1:_3404_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1184_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1185_ layer 1 -80 680
cell 1667 NAND3X1:_3405_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1183_ layer 1 -40 -100
pin name C signal _1185_ layer 1 80 260
pin name Y signal _1186_ layer 1 -80 680
cell 1668 NAND2X1:_3406_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1181_ layer 1 -160 -340
pin name B signal _1186_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[14] layer 1 100 -680
cell 1669 NAND2X1:_3407_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.imm_en_bF$pin/A signal \control_unit_ints_09.imm_en_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal \data_mux_inst_06.imm_out\[15] layer 1 160 140
pin name Y signal _1187_ layer 1 100 -680
cell 1670 INVX1:_3408_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \alu_inst01.inst12.y\[15] layer 1 -80 -540
pin name Y signal _1188_ layer 1 80 0
cell 1671 OAI21X1:_3409_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1196_ layer 1 -160 -330
pin name B signal _1198_ layer 1 -80 -140
pin name C signal _1188_ layer 1 160 300
pin name Y signal _1189_ layer 1 50 -100
cell 1672 INVX1:_3410_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal data_in[15] layer 1 -80 -540
pin name Y signal _1190_ layer 1 80 0
cell 1673 NAND3X1:_3411_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1190_ layer 1 -240 60
pin name B signal _1201_ layer 1 -40 -100
pin name C signal _1203_ layer 1 80 260
pin name Y signal _1191_ layer 1 -80 680
cell 1674 NAND3X1:_3412_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1194_ layer 1 -240 60
pin name B signal _1189_ layer 1 -40 -100
pin name C signal _1191_ layer 1 80 260
pin name Y signal _1192_ layer 1 -80 680
cell 1675 NAND2X1:_3413_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1187_ layer 1 -160 -340
pin name B signal _1192_ layer 1 160 140
pin name Y signal \data_mux_inst_06.m_regD\[15] layer 1 100 -680
cell 1676 INVX1:_3414_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal imm[0] layer 1 -80 -540
pin name Y signal _1220_ layer 1 80 0
cell 1677 NOR2X1:_3415_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf6\ layer 1 -160 -540
end_pin_group
pin name B signal _1220_ layer 1 160 -60
pin name Y signal \data_mux_inst_06.imm_out\[0] layer 1 0 -300
cell 1678 INVX1:_3416_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal imm[1] layer 1 -80 -540
pin name Y signal _1221_ layer 1 80 0
cell 1679 NOR2X1:_3417_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf5\ layer 1 -160 -540
end_pin_group
pin name B signal _1221_ layer 1 160 -60
pin name Y signal \data_mux_inst_06.imm_out\[1] layer 1 0 -300
cell 1680 INVX1:_3418_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal imm[2] layer 1 -80 -540
pin name Y signal _1222_ layer 1 80 0
cell 1681 NOR2X1:_3419_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf4\ layer 1 -160 -540
end_pin_group
pin name B signal _1222_ layer 1 160 -60
pin name Y signal \data_mux_inst_06.imm_out\[2] layer 1 0 -300
cell 1682 INVX1:_3420_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal imm[3] layer 1 -80 -540
pin name Y signal _1223_ layer 1 80 0
cell 1683 NOR2X1:_3421_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf3\ layer 1 -160 -540
end_pin_group
pin name B signal _1223_ layer 1 160 -60
pin name Y signal \data_mux_inst_06.imm_out\[3] layer 1 0 -300
cell 1684 INVX1:_3422_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal imm[4] layer 1 -80 -540
pin name Y signal _1224_ layer 1 80 0
cell 1685 NOR2X1:_3423_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf2\ layer 1 -160 -540
end_pin_group
pin name B signal _1224_ layer 1 160 -60
pin name Y signal \data_mux_inst_06.imm_out\[4] layer 1 0 -300
cell 1686 INVX1:_3424_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal imm[5] layer 1 -80 -540
pin name Y signal _1225_ layer 1 80 0
cell 1687 NOR2X1:_3425_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf1\ layer 1 -160 -540
end_pin_group
pin name B signal _1225_ layer 1 160 -60
pin name Y signal \data_mux_inst_06.imm_out\[5] layer 1 0 -300
cell 1688 INVX1:_3426_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal imm[6] layer 1 -80 -540
pin name Y signal _1226_ layer 1 80 0
cell 1689 NOR2X1:_3427_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf0\ layer 1 -160 -540
end_pin_group
pin name B signal _1226_ layer 1 160 -60
pin name Y signal \data_mux_inst_06.imm_out\[6] layer 1 0 -300
cell 1690 INVX1:_3428_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal imm[7] layer 1 -80 -540
pin name Y signal _1227_ layer 1 80 0
cell 1691 NOR2X1:_3429_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf6\ layer 1 -160 -540
end_pin_group
pin name B signal _1227_ layer 1 160 -60
pin name Y signal \data_mux_inst_06.imm_out\[7] layer 1 0 -300
cell 1692 AND2X2:_3430_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf5\ layer 1 -240 -260
end_pin_group
pin name B signal imm[0] layer 1 -80 -100
pin name Y signal \data_mux_inst_06.imm_out\[8] layer 1 180 -680
cell 1693 AND2X2:_3431_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf4\ layer 1 -240 -260
end_pin_group
pin name B signal imm[1] layer 1 -80 -100
pin name Y signal \data_mux_inst_06.imm_out\[9] layer 1 180 -680
cell 1694 AND2X2:_3432_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf3\ layer 1 -240 -260
end_pin_group
pin name B signal imm[2] layer 1 -80 -100
pin name Y signal \data_mux_inst_06.imm_out\[10] layer 1 180 -680
cell 1695 AND2X2:_3433_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf2\ layer 1 -240 -260
end_pin_group
pin name B signal imm[3] layer 1 -80 -100
pin name Y signal \data_mux_inst_06.imm_out\[11] layer 1 180 -680
cell 1696 AND2X2:_3434_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf1\ layer 1 -240 -260
end_pin_group
pin name B signal imm[4] layer 1 -80 -100
pin name Y signal \data_mux_inst_06.imm_out\[12] layer 1 180 -680
cell 1697 AND2X2:_3435_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf0\ layer 1 -240 -260
end_pin_group
pin name B signal imm[5] layer 1 -80 -100
pin name Y signal \data_mux_inst_06.imm_out\[13] layer 1 180 -680
cell 1698 AND2X2:_3436_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf6\ layer 1 -240 -260
end_pin_group
pin name B signal imm[6] layer 1 -80 -100
pin name Y signal \data_mux_inst_06.imm_out\[14] layer 1 180 -680
cell 1699 AND2X2:_3437_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf5\ layer 1 -240 -260
end_pin_group
pin name B signal imm[7] layer 1 -80 -100
pin name Y signal \data_mux_inst_06.imm_out\[15] layer 1 180 -680
cell 1700 INVX8:_3438_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin_group
pin name reset_bF$pin/A signal reset_bF$buf3 layer 1 -320 -340
end_pin_group
pin name Y signal _1248_ layer 1 -160 410
cell 1701 INVX8:_3439_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf2\ layer 1 -320 -340
end_pin_group
pin name Y signal _1249_ layer 1 -160 410
cell 1702 NAND2X1:_3440_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/A signal \instruction_decoder_inst_08.rBadrs_0_bF$buf7\ layer 1 -160 -340
end_pin_group
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1250_ layer 1 100 -680
cell 1703 NAND2X1:_3441_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal data_in[2] layer 1 -160 -340
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/B signal \control_unit_ints_09.inst_wr_bF$buf1\ layer 1 160 140
end_pin_group
pin name Y signal _1251_ layer 1 100 -680
cell 1704 AOI21X1:_3442_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1250_ layer 1 -160 -70
pin name B signal _1251_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf3 layer 1 240 -500
end_pin_group
pin name Y signal _1232_[0] layer 1 80 -680
cell 1705 NAND2X1:_3443_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/A signal \instruction_decoder_inst_08.rBadrs_1_bF$buf7\ layer 1 -160 -340
end_pin_group
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1252_ layer 1 100 -680
cell 1706 NAND2X1:_3444_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[3] layer 1 160 140
pin name Y signal _1253_ layer 1 100 -680
cell 1707 AOI21X1:_3445_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1252_ layer 1 -160 -70
pin name B signal _1253_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf2 layer 1 240 -500
end_pin_group
pin name Y signal _1232_[1] layer 1 80 -680
cell 1708 NAND2X1:_3446_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[2] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1254_ layer 1 100 -680
cell 1709 NAND2X1:_3447_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[4] layer 1 160 140
pin name Y signal _1255_ layer 1 100 -680
cell 1710 AOI21X1:_3448_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1254_ layer 1 -160 -70
pin name B signal _1255_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf1 layer 1 240 -500
end_pin_group
pin name Y signal _1232_[2] layer 1 80 -680
cell 1711 NAND2X1:_3449_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/A signal \instruction_decoder_inst_08.rAadrs_0_bF$buf7\ layer 1 -160 -340
end_pin_group
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1256_ layer 1 100 -680
cell 1712 NAND2X1:_3450_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[5] layer 1 160 140
pin name Y signal _1257_ layer 1 100 -680
cell 1713 AOI21X1:_3451_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1256_ layer 1 -160 -70
pin name B signal _1257_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf0 layer 1 240 -500
end_pin_group
pin name Y signal _1231_[0] layer 1 80 -680
cell 1714 NAND2X1:_3452_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/A signal \instruction_decoder_inst_08.rAadrs_1_bF$buf7\ layer 1 -160 -340
end_pin_group
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1258_ layer 1 100 -680
cell 1715 NAND2X1:_3453_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[6] layer 1 160 140
pin name Y signal _1259_ layer 1 100 -680
cell 1716 AOI21X1:_3454_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1258_ layer 1 -160 -70
pin name B signal _1259_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf3 layer 1 240 -500
end_pin_group
pin name Y signal _1231_[1] layer 1 80 -680
cell 1717 NAND2X1:_3455_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[2] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1260_ layer 1 100 -680
cell 1718 NAND2X1:_3456_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[7] layer 1 160 140
pin name Y signal _1261_ layer 1 100 -680
cell 1719 AOI21X1:_3457_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1260_ layer 1 -160 -70
pin name B signal _1261_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf2 layer 1 240 -500
end_pin_group
pin name Y signal _1231_[2] layer 1 80 -680
cell 1720 NAND2X1:_3458_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[9] layer 1 160 140
pin name Y signal _1262_ layer 1 100 -680
cell 1721 NAND2X1:_3459_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rDadrs\[0] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1263_ layer 1 100 -680
cell 1722 AOI21X1:_3460_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1263_ layer 1 -160 -70
pin name B signal _1262_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf1 layer 1 240 -500
end_pin_group
pin name Y signal _1233_[0] layer 1 80 -680
cell 1723 NAND2X1:_3461_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[10] layer 1 160 140
pin name Y signal _1264_ layer 1 100 -680
cell 1724 NAND2X1:_3462_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rDadrs\[1] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1265_ layer 1 100 -680
cell 1725 AOI21X1:_3463_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1265_ layer 1 -160 -70
pin name B signal _1264_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf0 layer 1 240 -500
end_pin_group
pin name Y signal _1233_[1] layer 1 80 -680
cell 1726 NAND2X1:_3464_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[11] layer 1 160 140
pin name Y signal _1266_ layer 1 100 -680
cell 1727 NAND2X1:_3465_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rDadrs\[2] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1267_ layer 1 100 -680
cell 1728 AOI21X1:_3466_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1267_ layer 1 -160 -70
pin name B signal _1266_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf3 layer 1 240 -500
end_pin_group
pin name Y signal _1233_[2] layer 1 80 -680
cell 1729 NAND2X1:_3467_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[12] layer 1 160 140
pin name Y signal _1268_ layer 1 100 -680
cell 1730 NAND2X1:_3468_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[0] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1269_ layer 1 100 -680
cell 1731 AOI21X1:_3469_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1269_ layer 1 -160 -70
pin name B signal _1268_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf2 layer 1 240 -500
end_pin_group
pin name Y signal _1230_[0] layer 1 80 -680
cell 1732 NAND2X1:_3470_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[13] layer 1 160 140
pin name Y signal _1270_ layer 1 100 -680
cell 1733 NAND2X1:_3471_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[1] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1271_ layer 1 100 -680
cell 1734 AOI21X1:_3472_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1271_ layer 1 -160 -70
pin name B signal _1270_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf1 layer 1 240 -500
end_pin_group
pin name Y signal _1230_[1] layer 1 80 -680
cell 1735 NAND2X1:_3473_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[14] layer 1 160 140
pin name Y signal _1272_ layer 1 100 -680
cell 1736 NAND2X1:_3474_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[2] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1273_ layer 1 100 -680
cell 1737 AOI21X1:_3475_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1273_ layer 1 -160 -70
pin name B signal _1272_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf0 layer 1 240 -500
end_pin_group
pin name Y signal _1230_[2] layer 1 80 -680
cell 1738 NAND2X1:_3476_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf1\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[15] layer 1 160 140
pin name Y signal _1234_ layer 1 100 -680
cell 1739 NAND2X1:_3477_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \alu_inst01.inst12.sel\[3] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1235_ layer 1 100 -680
cell 1740 AOI21X1:_3478_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1235_ layer 1 -160 -70
pin name B signal _1234_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf3 layer 1 240 -500
end_pin_group
pin name Y signal _1230_[3] layer 1 80 -680
cell 1741 NAND2X1:_3479_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf0\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[0] layer 1 160 140
pin name Y signal _1236_ layer 1 100 -680
cell 1742 NAND2X1:_3480_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal imm[0] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1237_ layer 1 100 -680
cell 1743 AOI21X1:_3481_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1237_ layer 1 -160 -70
pin name B signal _1236_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf2 layer 1 240 -500
end_pin_group
pin name Y signal _1229_[0] layer 1 80 -680
cell 1744 NAND2X1:_3482_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf3\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[1] layer 1 160 140
pin name Y signal _1238_ layer 1 100 -680
cell 1745 NAND2X1:_3483_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal imm[1] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1239_ layer 1 100 -680
cell 1746 AOI21X1:_3484_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1239_ layer 1 -160 -70
pin name B signal _1238_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf1 layer 1 240 -500
end_pin_group
pin name Y signal _1229_[1] layer 1 80 -680
cell 1747 NAND2X1:_3485_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal imm[2] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1240_ layer 1 100 -680
cell 1748 AOI21X1:_3486_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1240_ layer 1 -160 -70
pin name B signal _1251_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf0 layer 1 240 -500
end_pin_group
pin name Y signal _1229_[2] layer 1 80 -680
cell 1749 NAND2X1:_3487_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal imm[3] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1241_ layer 1 100 -680
cell 1750 AOI21X1:_3488_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1241_ layer 1 -160 -70
pin name B signal _1253_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf3 layer 1 240 -500
end_pin_group
pin name Y signal _1229_[3] layer 1 80 -680
cell 1751 NAND2X1:_3489_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal imm[4] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1242_ layer 1 100 -680
cell 1752 AOI21X1:_3490_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1242_ layer 1 -160 -70
pin name B signal _1255_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf2 layer 1 240 -500
end_pin_group
pin name Y signal _1229_[4] layer 1 80 -680
cell 1753 NAND2X1:_3491_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal imm[5] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1243_ layer 1 100 -680
cell 1754 AOI21X1:_3492_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1243_ layer 1 -160 -70
pin name B signal _1257_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf1 layer 1 240 -500
end_pin_group
pin name Y signal _1229_[5] layer 1 80 -680
cell 1755 NAND2X1:_3493_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal imm[6] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1244_ layer 1 100 -680
cell 1756 AOI21X1:_3494_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1244_ layer 1 -160 -70
pin name B signal _1259_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf0 layer 1 240 -500
end_pin_group
pin name Y signal _1229_[6] layer 1 80 -680
cell 1757 NAND2X1:_3495_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal imm[7] layer 1 -160 -340
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1245_ layer 1 100 -680
cell 1758 AOI21X1:_3496_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1245_ layer 1 -160 -70
pin name B signal _1261_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf3 layer 1 240 -500
end_pin_group
pin name Y signal _1229_[7] layer 1 80 -680
cell 1759 NAND2X1:_3497_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.inst_wr_bF$pin/A signal \control_unit_ints_09.inst_wr_bF$buf2\ layer 1 -160 -340
end_pin_group
pin name B signal data_in[8] layer 1 160 140
pin name Y signal _1246_ layer 1 100 -680
cell 1760 NAND2X1:_3498_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf4\ layer 1 -160 -340
end_pin_group
pin_group
pin name _1249__bF$pin/B signal _1249__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1247_ layer 1 100 -680
cell 1761 AOI21X1:_3499_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1247_ layer 1 -160 -70
pin name B signal _1246_ layer 1 -80 -260
pin_group
pin name _1248__bF$pin/C signal _1248__bF$buf2 layer 1 240 -500
end_pin_group
pin name Y signal _1228_ layer 1 80 -680
cell 1762 DFFPOSX1:_3500_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1228_ layer 1 -450 -110
pin name Q signal \control_unit_ints_09.flag\ layer 1 580 -420
cell 1763 DFFPOSX1:_3501_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1229_[0] layer 1 -450 -110
pin name Q signal imm[0] layer 1 580 -420
cell 1764 DFFPOSX1:_3502_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1229_[1] layer 1 -450 -110
pin name Q signal imm[1] layer 1 580 -420
cell 1765 DFFPOSX1:_3503_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1229_[2] layer 1 -450 -110
pin name Q signal imm[2] layer 1 580 -420
cell 1766 DFFPOSX1:_3504_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1229_[3] layer 1 -450 -110
pin name Q signal imm[3] layer 1 580 -420
cell 1767 DFFPOSX1:_3505_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1229_[4] layer 1 -450 -110
pin name Q signal imm[4] layer 1 580 -420
cell 1768 DFFPOSX1:_3506_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1229_[5] layer 1 -450 -110
pin name Q signal imm[5] layer 1 580 -420
cell 1769 DFFPOSX1:_3507_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1229_[6] layer 1 -450 -110
pin name Q signal imm[6] layer 1 580 -420
cell 1770 DFFPOSX1:_3508_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1229_[7] layer 1 -450 -110
pin name Q signal imm[7] layer 1 580 -420
cell 1771 DFFPOSX1:_3509_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1230_[0] layer 1 -450 -110
pin name Q signal \alu_inst01.inst12.sel\[0] layer 1 580 -420
cell 1772 DFFPOSX1:_3510_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1230_[1] layer 1 -450 -110
pin name Q signal \alu_inst01.inst12.sel\[1] layer 1 580 -420
cell 1773 DFFPOSX1:_3511_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1230_[2] layer 1 -450 -110
pin name Q signal \alu_inst01.inst12.sel\[2] layer 1 580 -420
cell 1774 DFFPOSX1:_3512_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1230_[3] layer 1 -450 -110
pin name Q signal \alu_inst01.inst12.sel\[3] layer 1 580 -420
cell 1775 DFFPOSX1:_3513_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1233_[0] layer 1 -450 -110
pin name Q signal \instruction_decoder_inst_08.rDadrs\[0] layer 1 580 -420
cell 1776 DFFPOSX1:_3514_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1233_[1] layer 1 -450 -110
pin name Q signal \instruction_decoder_inst_08.rDadrs\[1] layer 1 580 -420
cell 1777 DFFPOSX1:_3515_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1233_[2] layer 1 -450 -110
pin name Q signal \instruction_decoder_inst_08.rDadrs\[2] layer 1 580 -420
cell 1778 DFFPOSX1:_3516_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1231_[0] layer 1 -450 -110
pin name Q signal \instruction_decoder_inst_08.rAadrs\[0] layer 1 580 -420
cell 1779 DFFPOSX1:_3517_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1231_[1] layer 1 -450 -110
pin name Q signal \instruction_decoder_inst_08.rAadrs\[1] layer 1 580 -420
cell 1780 DFFPOSX1:_3518_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1231_[2] layer 1 -450 -110
pin name Q signal \instruction_decoder_inst_08.rAadrs\[2] layer 1 580 -420
cell 1781 DFFPOSX1:_3519_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1232_[0] layer 1 -450 -110
pin name Q signal \instruction_decoder_inst_08.rBadrs\[0] layer 1 580 -420
cell 1782 DFFPOSX1:_3520_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1232_[1] layer 1 -450 -110
pin name Q signal \instruction_decoder_inst_08.rBadrs\[1] layer 1 580 -420
cell 1783 DFFPOSX1:_3521_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1232_[2] layer 1 -450 -110
pin name Q signal \instruction_decoder_inst_08.rBadrs\[2] layer 1 580 -420
cell 1784 INVX4:_3522_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[0] layer 1 -160 -340
pin name Y signal _1404_ layer 1 0 0
cell 1785 INVX1:_3523_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \instruction_decoder_inst_08.rDadrs\[2] layer 1 -80 -540
pin name Y signal _1405_ layer 1 80 0
cell 1786 INVX1:_3524_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \instruction_decoder_inst_08.rDadrs\[1] layer 1 -80 -540
pin name Y signal _1406_ layer 1 80 0
cell 1787 NOR2X1:_3525_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1405_ layer 1 -160 -540
pin name B signal _1406_ layer 1 160 -60
pin name Y signal _1407_ layer 1 0 -300
cell 1788 INVX1:_3526_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \instruction_decoder_inst_08.rDadrs\[0] layer 1 -80 -540
pin name Y signal _1408_ layer 1 80 0
cell 1789 NAND3X1:_3527_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \control_unit_ints_09.reg_en\ layer 1 -240 60
pin name B signal \control_unit_ints_09.rD_wr\ layer 1 -40 -100
pin_group
pin name reset_bF$pin/C signal reset_bF$buf2 layer 1 80 260
end_pin_group
pin name Y signal _1409_ layer 1 -80 680
cell 1790 NOR2X1:_3528_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1408_ layer 1 -160 -540
pin_group
pin name _1409__bF$pin/B signal _1409__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1410_ layer 1 0 -300
cell 1791 NAND2X1:_3529_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1407_ layer 1 -160 -340
pin name B signal _1410_ layer 1 160 140
pin name Y signal _1411_ layer 1 100 -680
cell 1792 NAND2X1:_3530_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rDadrs\[0] layer 1 -160 -340
pin name B signal _1407_ layer 1 160 140
pin name Y signal _1412_ layer 1 100 -680
cell 1793 OAI21X1:_3531_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf2 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[0] layer 1 160 300
pin name Y signal _1413_ layer 1 50 -100
cell 1794 OAI21X1:_3532_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1404_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1413_ layer 1 160 300
pin name Y signal _1276_ layer 1 50 -100
cell 1795 INVX4:_3533_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[1] layer 1 -160 -340
pin name Y signal _1414_ layer 1 0 0
cell 1796 OAI21X1:_3534_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf1 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[1] layer 1 160 300
pin name Y signal _1415_ layer 1 50 -100
cell 1797 OAI21X1:_3535_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1414_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1415_ layer 1 160 300
pin name Y signal _1277_ layer 1 50 -100
cell 1798 INVX4:_3536_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[2] layer 1 -160 -340
pin name Y signal _1416_ layer 1 0 0
cell 1799 OAI21X1:_3537_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf0 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[2] layer 1 160 300
pin name Y signal _1417_ layer 1 50 -100
cell 1800 OAI21X1:_3538_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1416_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1417_ layer 1 160 300
pin name Y signal _1278_ layer 1 50 -100
cell 1801 INVX4:_3539_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[3] layer 1 -160 -340
pin name Y signal _1418_ layer 1 0 0
cell 1802 OAI21X1:_3540_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf3 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[3] layer 1 160 300
pin name Y signal _1419_ layer 1 50 -100
cell 1803 OAI21X1:_3541_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1418_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1419_ layer 1 160 300
pin name Y signal _1279_ layer 1 50 -100
cell 1804 INVX4:_3542_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[4] layer 1 -160 -340
pin name Y signal _1420_ layer 1 0 0
cell 1805 OAI21X1:_3543_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf2 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[4] layer 1 160 300
pin name Y signal _1421_ layer 1 50 -100
cell 1806 OAI21X1:_3544_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1420_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1421_ layer 1 160 300
pin name Y signal _1280_ layer 1 50 -100
cell 1807 INVX4:_3545_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[5] layer 1 -160 -340
pin name Y signal _1422_ layer 1 0 0
cell 1808 OAI21X1:_3546_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf1 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[5] layer 1 160 300
pin name Y signal _1423_ layer 1 50 -100
cell 1809 OAI21X1:_3547_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1422_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1423_ layer 1 160 300
pin name Y signal _1281_ layer 1 50 -100
cell 1810 INVX4:_3548_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[6] layer 1 -160 -340
pin name Y signal _1424_ layer 1 0 0
cell 1811 OAI21X1:_3549_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf0 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[6] layer 1 160 300
pin name Y signal _1425_ layer 1 50 -100
cell 1812 OAI21X1:_3550_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1424_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1425_ layer 1 160 300
pin name Y signal _1282_ layer 1 50 -100
cell 1813 INVX4:_3551_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[7] layer 1 -160 -340
pin name Y signal _1426_ layer 1 0 0
cell 1814 OAI21X1:_3552_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf3 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[7] layer 1 160 300
pin name Y signal _1427_ layer 1 50 -100
cell 1815 OAI21X1:_3553_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1426_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1427_ layer 1 160 300
pin name Y signal _1283_ layer 1 50 -100
cell 1816 INVX4:_3554_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[8] layer 1 -160 -340
pin name Y signal _1428_ layer 1 0 0
cell 1817 OAI21X1:_3555_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf2 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[8] layer 1 160 300
pin name Y signal _1429_ layer 1 50 -100
cell 1818 OAI21X1:_3556_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1428_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1429_ layer 1 160 300
pin name Y signal _1284_ layer 1 50 -100
cell 1819 INVX4:_3557_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[9] layer 1 -160 -340
pin name Y signal _1430_ layer 1 0 0
cell 1820 OAI21X1:_3558_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf1 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[9] layer 1 160 300
pin name Y signal _1431_ layer 1 50 -100
cell 1821 OAI21X1:_3559_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1430_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1431_ layer 1 160 300
pin name Y signal _1285_ layer 1 50 -100
cell 1822 INVX4:_3560_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[10] layer 1 -160 -340
pin name Y signal _1432_ layer 1 0 0
cell 1823 OAI21X1:_3561_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf0 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[10] layer 1 160 300
pin name Y signal _1433_ layer 1 50 -100
cell 1824 OAI21X1:_3562_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1432_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1433_ layer 1 160 300
pin name Y signal _1286_ layer 1 50 -100
cell 1825 INVX4:_3563_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[11] layer 1 -160 -340
pin name Y signal _1434_ layer 1 0 0
cell 1826 OAI21X1:_3564_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf3 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[11] layer 1 160 300
pin name Y signal _1435_ layer 1 50 -100
cell 1827 OAI21X1:_3565_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1434_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1435_ layer 1 160 300
pin name Y signal _1287_ layer 1 50 -100
cell 1828 INVX4:_3566_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[12] layer 1 -160 -340
pin name Y signal _1436_ layer 1 0 0
cell 1829 OAI21X1:_3567_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf2 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[12] layer 1 160 300
pin name Y signal _1437_ layer 1 50 -100
cell 1830 OAI21X1:_3568_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1436_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1437_ layer 1 160 300
pin name Y signal _1288_ layer 1 50 -100
cell 1831 INVX4:_3569_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[13] layer 1 -160 -340
pin name Y signal _1438_ layer 1 0 0
cell 1832 OAI21X1:_3570_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf1 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[13] layer 1 160 300
pin name Y signal _1439_ layer 1 50 -100
cell 1833 OAI21X1:_3571_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1438_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1439_ layer 1 160 300
pin name Y signal _1289_ layer 1 50 -100
cell 1834 INVX4:_3572_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[14] layer 1 -160 -340
pin name Y signal _1440_ layer 1 0 0
cell 1835 OAI21X1:_3573_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf0 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[14] layer 1 160 300
pin name Y signal _1441_ layer 1 50 -100
cell 1836 OAI21X1:_3574_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1440_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1441_ layer 1 160 300
pin name Y signal _1290_ layer 1 50 -100
cell 1837 INVX4:_3575_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \data_mux_inst_06.m_regD\[15] layer 1 -160 -340
pin name Y signal _1442_ layer 1 0 0
cell 1838 OAI21X1:_3576_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name _1409__bF$pin/A signal _1409__bF$buf3 layer 1 -160 -330
end_pin_group
pin name B signal _1412_ layer 1 -80 -140
pin name C signal \internal_register_inst_07.internal_reg[7]\[15] layer 1 160 300
pin name Y signal _1443_ layer 1 50 -100
cell 1839 OAI21X1:_3577_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1442_ layer 1 -160 -330
pin name B signal _1411_ layer 1 -80 -140
pin name C signal _1443_ layer 1 160 300
pin name Y signal _1291_ layer 1 50 -100
cell 1840 NOR2X1:_3578_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rDadrs\[0] layer 1 -160 -540
pin_group
pin name _1409__bF$pin/B signal _1409__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1444_ layer 1 0 -300
cell 1841 NAND2X1:_3579_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1407_ layer 1 -160 -340
pin name B signal _1444_ layer 1 160 140
pin name Y signal _1445_ layer 1 100 -680
cell 1842 NAND2X1:_3580_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[0] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1446_ layer 1 100 -680
cell 1843 OAI21X1:_3581_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1404_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1446_ layer 1 160 300
pin name Y signal _1292_ layer 1 50 -100
cell 1844 NAND2X1:_3582_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[1] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1447_ layer 1 100 -680
cell 1845 OAI21X1:_3583_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1414_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf1 layer 1 -80 -140
end_pin_group
pin name C signal _1447_ layer 1 160 300
pin name Y signal _1293_ layer 1 50 -100
cell 1846 NAND2X1:_3584_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[2] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1448_ layer 1 100 -680
cell 1847 OAI21X1:_3585_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1416_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf4 layer 1 -80 -140
end_pin_group
pin name C signal _1448_ layer 1 160 300
pin name Y signal _1294_ layer 1 50 -100
cell 1848 NAND2X1:_3586_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[3] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1449_ layer 1 100 -680
cell 1849 OAI21X1:_3587_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1418_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf2 layer 1 -80 -140
end_pin_group
pin name C signal _1449_ layer 1 160 300
pin name Y signal _1295_ layer 1 50 -100
cell 1850 NAND2X1:_3588_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[4] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1450_ layer 1 100 -680
cell 1851 OAI21X1:_3589_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1420_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf0 layer 1 -80 -140
end_pin_group
pin name C signal _1450_ layer 1 160 300
pin name Y signal _1296_ layer 1 50 -100
cell 1852 NAND2X1:_3590_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[5] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1451_ layer 1 100 -680
cell 1853 OAI21X1:_3591_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1422_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1451_ layer 1 160 300
pin name Y signal _1297_ layer 1 50 -100
cell 1854 NAND2X1:_3592_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[6] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1452_ layer 1 100 -680
cell 1855 OAI21X1:_3593_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1424_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf1 layer 1 -80 -140
end_pin_group
pin name C signal _1452_ layer 1 160 300
pin name Y signal _1298_ layer 1 50 -100
cell 1856 NAND2X1:_3594_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[7] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1453_ layer 1 100 -680
cell 1857 OAI21X1:_3595_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1426_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf4 layer 1 -80 -140
end_pin_group
pin name C signal _1453_ layer 1 160 300
pin name Y signal _1299_ layer 1 50 -100
cell 1858 NAND2X1:_3596_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[8] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1454_ layer 1 100 -680
cell 1859 OAI21X1:_3597_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1428_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf2 layer 1 -80 -140
end_pin_group
pin name C signal _1454_ layer 1 160 300
pin name Y signal _1300_ layer 1 50 -100
cell 1860 NAND2X1:_3598_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[9] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1455_ layer 1 100 -680
cell 1861 OAI21X1:_3599_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1430_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf0 layer 1 -80 -140
end_pin_group
pin name C signal _1455_ layer 1 160 300
pin name Y signal _1301_ layer 1 50 -100
cell 1862 NAND2X1:_3600_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[10] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1456_ layer 1 100 -680
cell 1863 OAI21X1:_3601_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1432_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1456_ layer 1 160 300
pin name Y signal _1302_ layer 1 50 -100
cell 1864 NAND2X1:_3602_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[11] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1457_ layer 1 100 -680
cell 1865 OAI21X1:_3603_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1434_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf1 layer 1 -80 -140
end_pin_group
pin name C signal _1457_ layer 1 160 300
pin name Y signal _1303_ layer 1 50 -100
cell 1866 NAND2X1:_3604_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[12] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1458_ layer 1 100 -680
cell 1867 OAI21X1:_3605_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1436_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf4 layer 1 -80 -140
end_pin_group
pin name C signal _1458_ layer 1 160 300
pin name Y signal _1304_ layer 1 50 -100
cell 1868 NAND2X1:_3606_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[13] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1459_ layer 1 100 -680
cell 1869 OAI21X1:_3607_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1438_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf2 layer 1 -80 -140
end_pin_group
pin name C signal _1459_ layer 1 160 300
pin name Y signal _1305_ layer 1 50 -100
cell 1870 NAND2X1:_3608_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[14] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1460_ layer 1 100 -680
cell 1871 OAI21X1:_3609_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1440_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf0 layer 1 -80 -140
end_pin_group
pin name C signal _1460_ layer 1 160 300
pin name Y signal _1306_ layer 1 50 -100
cell 1872 NAND2X1:_3610_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[15] layer 1 -160 -340
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1461_ layer 1 100 -680
cell 1873 OAI21X1:_3611_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1442_ layer 1 -160 -330
pin_group
pin name _1445__bF$pin/B signal _1445__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1461_ layer 1 160 300
pin name Y signal _1307_ layer 1 50 -100
cell 1874 NOR2X1:_3612_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rDadrs\[1] layer 1 -160 -540
pin name B signal _1405_ layer 1 160 -60
pin name Y signal _1462_ layer 1 0 -300
cell 1875 NAND2X1:_3613_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1462_ layer 1 -160 -340
pin name B signal _1410_ layer 1 160 140
pin name Y signal _1463_ layer 1 100 -680
cell 1876 NAND2X1:_3614_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[0] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1464_ layer 1 100 -680
cell 1877 OAI21X1:_3615_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1404_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1464_ layer 1 160 300
pin name Y signal _1308_ layer 1 50 -100
cell 1878 NAND2X1:_3616_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[1] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1465_ layer 1 100 -680
cell 1879 OAI21X1:_3617_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1414_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf1 layer 1 -80 -140
end_pin_group
pin name C signal _1465_ layer 1 160 300
pin name Y signal _1309_ layer 1 50 -100
cell 1880 NAND2X1:_3618_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[2] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1466_ layer 1 100 -680
cell 1881 OAI21X1:_3619_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1416_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf4 layer 1 -80 -140
end_pin_group
pin name C signal _1466_ layer 1 160 300
pin name Y signal _1310_ layer 1 50 -100
cell 1882 NAND2X1:_3620_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[3] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1467_ layer 1 100 -680
cell 1883 OAI21X1:_3621_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1418_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf2 layer 1 -80 -140
end_pin_group
pin name C signal _1467_ layer 1 160 300
pin name Y signal _1311_ layer 1 50 -100
cell 1884 NAND2X1:_3622_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[4] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1468_ layer 1 100 -680
cell 1885 OAI21X1:_3623_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1420_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf0 layer 1 -80 -140
end_pin_group
pin name C signal _1468_ layer 1 160 300
pin name Y signal _1312_ layer 1 50 -100
cell 1886 NAND2X1:_3624_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[5] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1469_ layer 1 100 -680
cell 1887 OAI21X1:_3625_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1422_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1469_ layer 1 160 300
pin name Y signal _1313_ layer 1 50 -100
cell 1888 NAND2X1:_3626_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[6] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1470_ layer 1 100 -680
cell 1889 OAI21X1:_3627_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1424_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf1 layer 1 -80 -140
end_pin_group
pin name C signal _1470_ layer 1 160 300
pin name Y signal _1314_ layer 1 50 -100
cell 1890 NAND2X1:_3628_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[7] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1471_ layer 1 100 -680
cell 1891 OAI21X1:_3629_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1426_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf4 layer 1 -80 -140
end_pin_group
pin name C signal _1471_ layer 1 160 300
pin name Y signal _1315_ layer 1 50 -100
cell 1892 NAND2X1:_3630_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[8] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1472_ layer 1 100 -680
cell 1893 OAI21X1:_3631_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1428_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf2 layer 1 -80 -140
end_pin_group
pin name C signal _1472_ layer 1 160 300
pin name Y signal _1316_ layer 1 50 -100
cell 1894 NAND2X1:_3632_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[9] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1473_ layer 1 100 -680
cell 1895 OAI21X1:_3633_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1430_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf0 layer 1 -80 -140
end_pin_group
pin name C signal _1473_ layer 1 160 300
pin name Y signal _1317_ layer 1 50 -100
cell 1896 NAND2X1:_3634_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[10] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1474_ layer 1 100 -680
cell 1897 OAI21X1:_3635_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1432_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1474_ layer 1 160 300
pin name Y signal _1318_ layer 1 50 -100
cell 1898 NAND2X1:_3636_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[11] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1475_ layer 1 100 -680
cell 1899 OAI21X1:_3637_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1434_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf1 layer 1 -80 -140
end_pin_group
pin name C signal _1475_ layer 1 160 300
pin name Y signal _1319_ layer 1 50 -100
cell 1900 NAND2X1:_3638_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[12] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1476_ layer 1 100 -680
cell 1901 OAI21X1:_3639_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1436_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf4 layer 1 -80 -140
end_pin_group
pin name C signal _1476_ layer 1 160 300
pin name Y signal _1320_ layer 1 50 -100
cell 1902 NAND2X1:_3640_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[13] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1477_ layer 1 100 -680
cell 1903 OAI21X1:_3641_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1438_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf2 layer 1 -80 -140
end_pin_group
pin name C signal _1477_ layer 1 160 300
pin name Y signal _1321_ layer 1 50 -100
cell 1904 NAND2X1:_3642_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[14] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1478_ layer 1 100 -680
cell 1905 OAI21X1:_3643_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1440_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf0 layer 1 -80 -140
end_pin_group
pin name C signal _1478_ layer 1 160 300
pin name Y signal _1322_ layer 1 50 -100
cell 1906 NAND2X1:_3644_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[15] layer 1 -160 -340
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1479_ layer 1 100 -680
cell 1907 OAI21X1:_3645_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1442_ layer 1 -160 -330
pin_group
pin name _1463__bF$pin/B signal _1463__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1479_ layer 1 160 300
pin name Y signal _1323_ layer 1 50 -100
cell 1908 AND2X2:_3646_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1444_ layer 1 -240 -260
pin name B signal _1462_ layer 1 -80 -100
pin name Y signal _1480_ layer 1 180 -680
cell 1909 NOR2X1:_3647_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[0] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1481_ layer 1 0 -300
cell 1910 AOI21X1:_3648_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1404_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1481_ layer 1 240 -500
pin name Y signal _1324_ layer 1 80 -680
cell 1911 NOR2X1:_3649_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[1] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1482_ layer 1 0 -300
cell 1912 AOI21X1:_3650_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1414_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1482_ layer 1 240 -500
pin name Y signal _1325_ layer 1 80 -680
cell 1913 NOR2X1:_3651_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[2] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1483_ layer 1 0 -300
cell 1914 AOI21X1:_3652_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1416_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1483_ layer 1 240 -500
pin name Y signal _1326_ layer 1 80 -680
cell 1915 NOR2X1:_3653_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[3] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1484_ layer 1 0 -300
cell 1916 AOI21X1:_3654_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1418_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1484_ layer 1 240 -500
pin name Y signal _1327_ layer 1 80 -680
cell 1917 NOR2X1:_3655_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[4] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1485_ layer 1 0 -300
cell 1918 AOI21X1:_3656_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1420_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1485_ layer 1 240 -500
pin name Y signal _1328_ layer 1 80 -680
cell 1919 NOR2X1:_3657_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[5] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1486_ layer 1 0 -300
cell 1920 AOI21X1:_3658_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1422_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1486_ layer 1 240 -500
pin name Y signal _1329_ layer 1 80 -680
cell 1921 NOR2X1:_3659_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[6] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1487_ layer 1 0 -300
cell 1922 AOI21X1:_3660_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1424_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1487_ layer 1 240 -500
pin name Y signal _1330_ layer 1 80 -680
cell 1923 NOR2X1:_3661_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[7] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1488_ layer 1 0 -300
cell 1924 AOI21X1:_3662_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1426_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1488_ layer 1 240 -500
pin name Y signal _1331_ layer 1 80 -680
cell 1925 NOR2X1:_3663_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[8] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1489_ layer 1 0 -300
cell 1926 AOI21X1:_3664_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1428_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1489_ layer 1 240 -500
pin name Y signal _1332_ layer 1 80 -680
cell 1927 NOR2X1:_3665_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[9] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1490_ layer 1 0 -300
cell 1928 AOI21X1:_3666_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1430_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1490_ layer 1 240 -500
pin name Y signal _1333_ layer 1 80 -680
cell 1929 NOR2X1:_3667_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[10] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1491_ layer 1 0 -300
cell 1930 AOI21X1:_3668_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1432_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1491_ layer 1 240 -500
pin name Y signal _1334_ layer 1 80 -680
cell 1931 NOR2X1:_3669_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[11] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1492_ layer 1 0 -300
cell 1932 AOI21X1:_3670_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1434_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1492_ layer 1 240 -500
pin name Y signal _1335_ layer 1 80 -680
cell 1933 NOR2X1:_3671_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[12] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1493_ layer 1 0 -300
cell 1934 AOI21X1:_3672_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1436_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1493_ layer 1 240 -500
pin name Y signal _1336_ layer 1 80 -680
cell 1935 NOR2X1:_3673_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[13] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1494_ layer 1 0 -300
cell 1936 AOI21X1:_3674_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1438_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1494_ layer 1 240 -500
pin name Y signal _1337_ layer 1 80 -680
cell 1937 NOR2X1:_3675_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[14] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1495_ layer 1 0 -300
cell 1938 AOI21X1:_3676_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1440_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1495_ layer 1 240 -500
pin name Y signal _1338_ layer 1 80 -680
cell 1939 NOR2X1:_3677_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[4]\[15] layer 1 -160 -540
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1496_ layer 1 0 -300
cell 1940 AOI21X1:_3678_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1442_ layer 1 -160 -70
pin_group
pin name _1480__bF$pin/B signal _1480__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1496_ layer 1 240 -500
pin name Y signal _1339_ layer 1 80 -680
cell 1941 NOR2X1:_3679_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rDadrs\[2] layer 1 -160 -540
pin name B signal _1406_ layer 1 160 -60
pin name Y signal _1497_ layer 1 0 -300
cell 1942 NAND2X1:_3680_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1497_ layer 1 -160 -340
pin name B signal _1410_ layer 1 160 140
pin name Y signal _1498_ layer 1 100 -680
cell 1943 NAND2X1:_3681_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[0] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1499_ layer 1 100 -680
cell 1944 OAI21X1:_3682_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1404_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1499_ layer 1 160 300
pin name Y signal _1340_ layer 1 50 -100
cell 1945 NAND2X1:_3683_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[1] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1500_ layer 1 100 -680
cell 1946 OAI21X1:_3684_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1414_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf1 layer 1 -80 -140
end_pin_group
pin name C signal _1500_ layer 1 160 300
pin name Y signal _1341_ layer 1 50 -100
cell 1947 NAND2X1:_3685_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[2] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1501_ layer 1 100 -680
cell 1948 OAI21X1:_3686_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1416_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf4 layer 1 -80 -140
end_pin_group
pin name C signal _1501_ layer 1 160 300
pin name Y signal _1342_ layer 1 50 -100
cell 1949 NAND2X1:_3687_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[3] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1502_ layer 1 100 -680
cell 1950 OAI21X1:_3688_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1418_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf2 layer 1 -80 -140
end_pin_group
pin name C signal _1502_ layer 1 160 300
pin name Y signal _1343_ layer 1 50 -100
cell 1951 NAND2X1:_3689_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[4] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1503_ layer 1 100 -680
cell 1952 OAI21X1:_3690_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1420_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf0 layer 1 -80 -140
end_pin_group
pin name C signal _1503_ layer 1 160 300
pin name Y signal _1344_ layer 1 50 -100
cell 1953 NAND2X1:_3691_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[5] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1504_ layer 1 100 -680
cell 1954 OAI21X1:_3692_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1422_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1504_ layer 1 160 300
pin name Y signal _1345_ layer 1 50 -100
cell 1955 NAND2X1:_3693_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[6] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1505_ layer 1 100 -680
cell 1956 OAI21X1:_3694_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1424_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf1 layer 1 -80 -140
end_pin_group
pin name C signal _1505_ layer 1 160 300
pin name Y signal _1346_ layer 1 50 -100
cell 1957 NAND2X1:_3695_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[7] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1506_ layer 1 100 -680
cell 1958 OAI21X1:_3696_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1426_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf4 layer 1 -80 -140
end_pin_group
pin name C signal _1506_ layer 1 160 300
pin name Y signal _1347_ layer 1 50 -100
cell 1959 NAND2X1:_3697_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[8] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1507_ layer 1 100 -680
cell 1960 OAI21X1:_3698_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1428_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf2 layer 1 -80 -140
end_pin_group
pin name C signal _1507_ layer 1 160 300
pin name Y signal _1348_ layer 1 50 -100
cell 1961 NAND2X1:_3699_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[9] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1508_ layer 1 100 -680
cell 1962 OAI21X1:_3700_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1430_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf0 layer 1 -80 -140
end_pin_group
pin name C signal _1508_ layer 1 160 300
pin name Y signal _1349_ layer 1 50 -100
cell 1963 NAND2X1:_3701_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[10] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1509_ layer 1 100 -680
cell 1964 OAI21X1:_3702_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1432_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1509_ layer 1 160 300
pin name Y signal _1350_ layer 1 50 -100
cell 1965 NAND2X1:_3703_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[11] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf2 layer 1 160 140
end_pin_group
pin name Y signal _1510_ layer 1 100 -680
cell 1966 OAI21X1:_3704_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1434_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf1 layer 1 -80 -140
end_pin_group
pin name C signal _1510_ layer 1 160 300
pin name Y signal _1351_ layer 1 50 -100
cell 1967 NAND2X1:_3705_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[12] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf0 layer 1 160 140
end_pin_group
pin name Y signal _1511_ layer 1 100 -680
cell 1968 OAI21X1:_3706_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1436_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf4 layer 1 -80 -140
end_pin_group
pin name C signal _1511_ layer 1 160 300
pin name Y signal _1352_ layer 1 50 -100
cell 1969 NAND2X1:_3707_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[13] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf3 layer 1 160 140
end_pin_group
pin name Y signal _1512_ layer 1 100 -680
cell 1970 OAI21X1:_3708_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1438_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf2 layer 1 -80 -140
end_pin_group
pin name C signal _1512_ layer 1 160 300
pin name Y signal _1353_ layer 1 50 -100
cell 1971 NAND2X1:_3709_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[14] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf1 layer 1 160 140
end_pin_group
pin name Y signal _1513_ layer 1 100 -680
cell 1972 OAI21X1:_3710_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1440_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf0 layer 1 -80 -140
end_pin_group
pin name C signal _1513_ layer 1 160 300
pin name Y signal _1354_ layer 1 50 -100
cell 1973 NAND2X1:_3711_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[15] layer 1 -160 -340
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf4 layer 1 160 140
end_pin_group
pin name Y signal _1514_ layer 1 100 -680
cell 1974 OAI21X1:_3712_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1442_ layer 1 -160 -330
pin_group
pin name _1498__bF$pin/B signal _1498__bF$buf3 layer 1 -80 -140
end_pin_group
pin name C signal _1514_ layer 1 160 300
pin name Y signal _1355_ layer 1 50 -100
cell 1975 AND2X2:_3713_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1444_ layer 1 -240 -260
pin name B signal _1497_ layer 1 -80 -100
pin name Y signal _1515_ layer 1 180 -680
cell 1976 NOR2X1:_3714_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[0] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1516_ layer 1 0 -300
cell 1977 AOI21X1:_3715_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1404_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1516_ layer 1 240 -500
pin name Y signal _1356_ layer 1 80 -680
cell 1978 NOR2X1:_3716_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[1] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1517_ layer 1 0 -300
cell 1979 AOI21X1:_3717_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1414_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1517_ layer 1 240 -500
pin name Y signal _1357_ layer 1 80 -680
cell 1980 NOR2X1:_3718_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[2] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1518_ layer 1 0 -300
cell 1981 AOI21X1:_3719_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1416_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1518_ layer 1 240 -500
pin name Y signal _1358_ layer 1 80 -680
cell 1982 NOR2X1:_3720_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[3] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1519_ layer 1 0 -300
cell 1983 AOI21X1:_3721_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1418_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1519_ layer 1 240 -500
pin name Y signal _1359_ layer 1 80 -680
cell 1984 NOR2X1:_3722_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[4] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1520_ layer 1 0 -300
cell 1985 AOI21X1:_3723_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1420_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1520_ layer 1 240 -500
pin name Y signal _1360_ layer 1 80 -680
cell 1986 NOR2X1:_3724_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[5] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1521_ layer 1 0 -300
cell 1987 AOI21X1:_3725_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1422_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1521_ layer 1 240 -500
pin name Y signal _1361_ layer 1 80 -680
cell 1988 NOR2X1:_3726_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[6] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1522_ layer 1 0 -300
cell 1989 AOI21X1:_3727_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1424_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1522_ layer 1 240 -500
pin name Y signal _1362_ layer 1 80 -680
cell 1990 NOR2X1:_3728_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[7] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1523_ layer 1 0 -300
cell 1991 AOI21X1:_3729_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1426_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1523_ layer 1 240 -500
pin name Y signal _1363_ layer 1 80 -680
cell 1992 NOR2X1:_3730_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[8] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1524_ layer 1 0 -300
cell 1993 AOI21X1:_3731_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1428_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1524_ layer 1 240 -500
pin name Y signal _1364_ layer 1 80 -680
cell 1994 NOR2X1:_3732_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[9] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1525_ layer 1 0 -300
cell 1995 AOI21X1:_3733_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1430_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1525_ layer 1 240 -500
pin name Y signal _1365_ layer 1 80 -680
cell 1996 NOR2X1:_3734_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[10] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1526_ layer 1 0 -300
cell 1997 AOI21X1:_3735_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1432_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1526_ layer 1 240 -500
pin name Y signal _1366_ layer 1 80 -680
cell 1998 NOR2X1:_3736_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[11] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1527_ layer 1 0 -300
cell 1999 AOI21X1:_3737_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1434_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1527_ layer 1 240 -500
pin name Y signal _1367_ layer 1 80 -680
cell 2000 NOR2X1:_3738_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[12] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1528_ layer 1 0 -300
cell 2001 AOI21X1:_3739_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1436_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1528_ layer 1 240 -500
pin name Y signal _1368_ layer 1 80 -680
cell 2002 NOR2X1:_3740_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[13] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1529_ layer 1 0 -300
cell 2003 AOI21X1:_3741_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1438_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1529_ layer 1 240 -500
pin name Y signal _1369_ layer 1 80 -680
cell 2004 NOR2X1:_3742_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[14] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1530_ layer 1 0 -300
cell 2005 AOI21X1:_3743_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1440_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1530_ layer 1 240 -500
pin name Y signal _1370_ layer 1 80 -680
cell 2006 NOR2X1:_3744_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[15] layer 1 -160 -540
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1531_ layer 1 0 -300
cell 2007 AOI21X1:_3745_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1442_ layer 1 -160 -70
pin_group
pin name _1515__bF$pin/B signal _1515__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1531_ layer 1 240 -500
pin name Y signal _1371_ layer 1 80 -680
cell 2008 INVX8:_3746_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \instruction_decoder_inst_08.rBadrs\[2] layer 1 -320 -340
pin name Y signal _1532_ layer 1 -160 410
cell 2009 MUX2X1:_3747_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[0] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[0] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf6\ layer 1 -400 -140
end_pin_group
pin name Y signal _1533_ layer 1 20 500
cell 2010 INVX8:_3748_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/A signal \instruction_decoder_inst_08.rBadrs_0_bF$buf5\ layer 1 -320 -340
end_pin_group
pin name Y signal _1534_ layer 1 -160 410
cell 2011 NOR2X1:_3749_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[0] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1535_ layer 1 0 -300
cell 2012 OAI21X1:_3750_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[0] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1536_ layer 1 50 -100
cell 2013 OAI22X1:_3751_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1536_ layer 1 -240 -330
pin name B signal _1535_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1533_ layer 1 160 -140
pin name Y signal _1537_ layer 1 0 -300
cell 2014 MUX2X1:_3752_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[0] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[0] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1538_ layer 1 20 500
cell 2015 NOR2X1:_3753_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[0] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1539_ layer 1 0 -300
cell 2016 OAI21X1:_3754_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[0] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1540_ layer 1 50 -100
cell 2017 OAI22X1:_3755_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1540_ layer 1 -240 -330
pin name B signal _1539_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1538_ layer 1 160 -140
pin name Y signal _1541_ layer 1 0 -300
cell 2018 MUX2X1:_3756_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1541_ layer 1 240 -60
pin name B signal _1537_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1542_ layer 1 20 500
cell 2019 INVX1:_3757_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \control_unit_ints_09.reg_en\ layer 1 -80 -540
pin name Y signal _1543_ layer 1 80 0
cell 2020 NOR2X1:_3758_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.rD_wr\ layer 1 -160 -540
pin name B signal _1543_ layer 1 160 -60
pin name Y signal _1544_ layer 1 0 -300
cell 2021 OAI21X1:_3759_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_0_bF$pin/A signal \internal_register_inst_07.rb_out_0_bF$buf3\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf7 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf1 layer 1 160 300
end_pin_group
pin name Y signal _1545_ layer 1 50 -100
cell 2022 AOI21X1:_3760_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1542_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf6 layer 1 -80 -260
end_pin_group
pin name C signal _1545_ layer 1 240 -500
pin name Y signal _1275_[0] layer 1 80 -680
cell 2023 MUX2X1:_3761_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[1] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[1] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1546_ layer 1 20 500
cell 2024 NOR2X1:_3762_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[1] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1547_ layer 1 0 -300
cell 2025 OAI21X1:_3763_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[1] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1548_ layer 1 50 -100
cell 2026 OAI22X1:_3764_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1548_ layer 1 -240 -330
pin name B signal _1547_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1546_ layer 1 160 -140
pin name Y signal _1549_ layer 1 0 -300
cell 2027 MUX2X1:_3765_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[1] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[1] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1550_ layer 1 20 500
cell 2028 NOR2X1:_3766_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[1] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1551_ layer 1 0 -300
cell 2029 OAI21X1:_3767_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[1] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1552_ layer 1 50 -100
cell 2030 OAI22X1:_3768_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1552_ layer 1 -240 -330
pin name B signal _1551_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1550_ layer 1 160 -140
pin name Y signal _1553_ layer 1 0 -300
cell 2031 MUX2X1:_3769_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1553_ layer 1 240 -60
pin name B signal _1549_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1554_ layer 1 20 500
cell 2032 OAI21X1:_3770_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_1_bF$pin/A signal \internal_register_inst_07.rb_out_1_bF$buf1\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf5 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf0 layer 1 160 300
end_pin_group
pin name Y signal _1555_ layer 1 50 -100
cell 2033 AOI21X1:_3771_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1554_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1555_ layer 1 240 -500
pin name Y signal _1275_[1] layer 1 80 -680
cell 2034 MUX2X1:_3772_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[2] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[2] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1556_ layer 1 20 500
cell 2035 NOR2X1:_3773_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[2] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1557_ layer 1 0 -300
cell 2036 OAI21X1:_3774_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[2] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1558_ layer 1 50 -100
cell 2037 OAI22X1:_3775_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1558_ layer 1 -240 -330
pin name B signal _1557_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1556_ layer 1 160 -140
pin name Y signal _1559_ layer 1 0 -300
cell 2038 MUX2X1:_3776_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[2] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[2] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1560_ layer 1 20 500
cell 2039 NOR2X1:_3777_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[2] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1561_ layer 1 0 -300
cell 2040 OAI21X1:_3778_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[2] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1562_ layer 1 50 -100
cell 2041 OAI22X1:_3779_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1562_ layer 1 -240 -330
pin name B signal _1561_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1560_ layer 1 160 -140
pin name Y signal _1563_ layer 1 0 -300
cell 2042 MUX2X1:_3780_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1563_ layer 1 240 -60
pin name B signal _1559_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1564_ layer 1 20 500
cell 2043 OAI21X1:_3781_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_2_bF$pin/A signal \internal_register_inst_07.rb_out_2_bF$buf2\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf3 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf5 layer 1 160 300
end_pin_group
pin name Y signal _1565_ layer 1 50 -100
cell 2044 AOI21X1:_3782_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1564_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1565_ layer 1 240 -500
pin name Y signal _1275_[2] layer 1 80 -680
cell 2045 MUX2X1:_3783_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[3] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[3] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1566_ layer 1 20 500
cell 2046 NOR2X1:_3784_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[3] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1567_ layer 1 0 -300
cell 2047 OAI21X1:_3785_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[3] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1568_ layer 1 50 -100
cell 2048 OAI22X1:_3786_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1568_ layer 1 -240 -330
pin name B signal _1567_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1566_ layer 1 160 -140
pin name Y signal _1569_ layer 1 0 -300
cell 2049 MUX2X1:_3787_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[3] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[3] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1570_ layer 1 20 500
cell 2050 NOR2X1:_3788_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[3] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1571_ layer 1 0 -300
cell 2051 OAI21X1:_3789_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[3] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1572_ layer 1 50 -100
cell 2052 OAI22X1:_3790_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1572_ layer 1 -240 -330
pin name B signal _1571_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1570_ layer 1 160 -140
pin name Y signal _1573_ layer 1 0 -300
cell 2053 MUX2X1:_3791_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1573_ layer 1 240 -60
pin name B signal _1569_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1574_ layer 1 20 500
cell 2054 OAI21X1:_3792_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_3_bF$pin/A signal \internal_register_inst_07.rb_out_3_bF$buf0\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf1 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf4 layer 1 160 300
end_pin_group
pin name Y signal _1575_ layer 1 50 -100
cell 2055 AOI21X1:_3793_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1574_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1575_ layer 1 240 -500
pin name Y signal _1275_[3] layer 1 80 -680
cell 2056 MUX2X1:_3794_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[4] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[4] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1576_ layer 1 20 500
cell 2057 NOR2X1:_3795_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[4] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1577_ layer 1 0 -300
cell 2058 OAI21X1:_3796_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[4] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1578_ layer 1 50 -100
cell 2059 OAI22X1:_3797_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1578_ layer 1 -240 -330
pin name B signal _1577_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1576_ layer 1 160 -140
pin name Y signal _1579_ layer 1 0 -300
cell 2060 MUX2X1:_3798_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[4] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[4] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1580_ layer 1 20 500
cell 2061 NOR2X1:_3799_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[4] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1581_ layer 1 0 -300
cell 2062 OAI21X1:_3800_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[4] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1582_ layer 1 50 -100
cell 2063 OAI22X1:_3801_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1582_ layer 1 -240 -330
pin name B signal _1581_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1580_ layer 1 160 -140
pin name Y signal _1583_ layer 1 0 -300
cell 2064 MUX2X1:_3802_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1583_ layer 1 240 -60
pin name B signal _1579_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1584_ layer 1 20 500
cell 2065 OAI21X1:_3803_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_4_bF$pin/A signal \internal_register_inst_07.rb_out_4_bF$buf0\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf7 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf3 layer 1 160 300
end_pin_group
pin name Y signal _1585_ layer 1 50 -100
cell 2066 AOI21X1:_3804_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1584_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf6 layer 1 -80 -260
end_pin_group
pin name C signal _1585_ layer 1 240 -500
pin name Y signal _1275_[4] layer 1 80 -680
cell 2067 MUX2X1:_3805_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[5] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[5] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1586_ layer 1 20 500
cell 2068 NOR2X1:_3806_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[5] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1587_ layer 1 0 -300
cell 2069 OAI21X1:_3807_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[5] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1588_ layer 1 50 -100
cell 2070 OAI22X1:_3808_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1588_ layer 1 -240 -330
pin name B signal _1587_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1586_ layer 1 160 -140
pin name Y signal _1589_ layer 1 0 -300
cell 2071 MUX2X1:_3809_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[5] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[5] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1590_ layer 1 20 500
cell 2072 NOR2X1:_3810_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[5] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1591_ layer 1 0 -300
cell 2073 OAI21X1:_3811_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[5] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1592_ layer 1 50 -100
cell 2074 OAI22X1:_3812_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1592_ layer 1 -240 -330
pin name B signal _1591_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1590_ layer 1 160 -140
pin name Y signal _1593_ layer 1 0 -300
cell 2075 MUX2X1:_3813_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1593_ layer 1 240 -60
pin name B signal _1589_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1594_ layer 1 20 500
cell 2076 OAI21X1:_3814_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_5_bF$pin/A signal \internal_register_inst_07.rb_out_5_bF$buf0\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf5 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf2 layer 1 160 300
end_pin_group
pin name Y signal _1595_ layer 1 50 -100
cell 2077 AOI21X1:_3815_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1594_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1595_ layer 1 240 -500
pin name Y signal _1275_[5] layer 1 80 -680
cell 2078 MUX2X1:_3816_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[6] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[6] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1596_ layer 1 20 500
cell 2079 NOR2X1:_3817_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[6] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1597_ layer 1 0 -300
cell 2080 OAI21X1:_3818_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[6] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1598_ layer 1 50 -100
cell 2081 OAI22X1:_3819_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1598_ layer 1 -240 -330
pin name B signal _1597_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1596_ layer 1 160 -140
pin name Y signal _1599_ layer 1 0 -300
cell 2082 MUX2X1:_3820_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[6] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[6] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1600_ layer 1 20 500
cell 2083 NOR2X1:_3821_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[6] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1601_ layer 1 0 -300
cell 2084 OAI21X1:_3822_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[6] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1602_ layer 1 50 -100
cell 2085 OAI22X1:_3823_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1602_ layer 1 -240 -330
pin name B signal _1601_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1600_ layer 1 160 -140
pin name Y signal _1603_ layer 1 0 -300
cell 2086 MUX2X1:_3824_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1603_ layer 1 240 -60
pin name B signal _1599_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1604_ layer 1 20 500
cell 2087 OAI21X1:_3825_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_6_bF$pin/A signal \internal_register_inst_07.rb_out_6_bF$buf0\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf3 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf1 layer 1 160 300
end_pin_group
pin name Y signal _1605_ layer 1 50 -100
cell 2088 AOI21X1:_3826_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1604_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1605_ layer 1 240 -500
pin name Y signal _1275_[6] layer 1 80 -680
cell 2089 MUX2X1:_3827_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[7] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[7] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1606_ layer 1 20 500
cell 2090 NOR2X1:_3828_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[7] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1607_ layer 1 0 -300
cell 2091 OAI21X1:_3829_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[7] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1608_ layer 1 50 -100
cell 2092 OAI22X1:_3830_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1608_ layer 1 -240 -330
pin name B signal _1607_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1606_ layer 1 160 -140
pin name Y signal _1609_ layer 1 0 -300
cell 2093 MUX2X1:_3831_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[7] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[7] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1610_ layer 1 20 500
cell 2094 NOR2X1:_3832_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[7] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1611_ layer 1 0 -300
cell 2095 OAI21X1:_3833_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[7] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1612_ layer 1 50 -100
cell 2096 OAI22X1:_3834_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1612_ layer 1 -240 -330
pin name B signal _1611_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1610_ layer 1 160 -140
pin name Y signal _1613_ layer 1 0 -300
cell 2097 MUX2X1:_3835_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1613_ layer 1 240 -60
pin name B signal _1609_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1614_ layer 1 20 500
cell 2098 OAI21X1:_3836_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_7_bF$pin/A signal \internal_register_inst_07.rb_out_7_bF$buf4\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf1 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf0 layer 1 160 300
end_pin_group
pin name Y signal _1615_ layer 1 50 -100
cell 2099 AOI21X1:_3837_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1614_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1615_ layer 1 240 -500
pin name Y signal _1275_[7] layer 1 80 -680
cell 2100 MUX2X1:_3838_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[8] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[8] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1616_ layer 1 20 500
cell 2101 NOR2X1:_3839_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[8] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1617_ layer 1 0 -300
cell 2102 OAI21X1:_3840_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[8] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1618_ layer 1 50 -100
cell 2103 OAI22X1:_3841_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1618_ layer 1 -240 -330
pin name B signal _1617_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1616_ layer 1 160 -140
pin name Y signal _1619_ layer 1 0 -300
cell 2104 MUX2X1:_3842_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[8] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[8] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1620_ layer 1 20 500
cell 2105 NOR2X1:_3843_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[8] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1621_ layer 1 0 -300
cell 2106 OAI21X1:_3844_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[8] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1622_ layer 1 50 -100
cell 2107 OAI22X1:_3845_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1622_ layer 1 -240 -330
pin name B signal _1621_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1620_ layer 1 160 -140
pin name Y signal _1623_ layer 1 0 -300
cell 2108 MUX2X1:_3846_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1623_ layer 1 240 -60
pin name B signal _1619_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1624_ layer 1 20 500
cell 2109 OAI21X1:_3847_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_8_bF$pin/A signal \internal_register_inst_07.rb_out_8_bF$buf2\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf7 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf5 layer 1 160 300
end_pin_group
pin name Y signal _1625_ layer 1 50 -100
cell 2110 AOI21X1:_3848_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1624_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf6 layer 1 -80 -260
end_pin_group
pin name C signal _1625_ layer 1 240 -500
pin name Y signal _1275_[8] layer 1 80 -680
cell 2111 MUX2X1:_3849_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[9] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[9] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1626_ layer 1 20 500
cell 2112 NOR2X1:_3850_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[9] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1627_ layer 1 0 -300
cell 2113 OAI21X1:_3851_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[9] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1628_ layer 1 50 -100
cell 2114 OAI22X1:_3852_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1628_ layer 1 -240 -330
pin name B signal _1627_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1626_ layer 1 160 -140
pin name Y signal _1629_ layer 1 0 -300
cell 2115 MUX2X1:_3853_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[9] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[9] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1630_ layer 1 20 500
cell 2116 NOR2X1:_3854_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[9] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1631_ layer 1 0 -300
cell 2117 OAI21X1:_3855_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[9] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1632_ layer 1 50 -100
cell 2118 OAI22X1:_3856_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1632_ layer 1 -240 -330
pin name B signal _1631_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1630_ layer 1 160 -140
pin name Y signal _1633_ layer 1 0 -300
cell 2119 MUX2X1:_3857_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1633_ layer 1 240 -60
pin name B signal _1629_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1634_ layer 1 20 500
cell 2120 OAI21X1:_3858_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_9_bF$pin/A signal \internal_register_inst_07.rb_out_9_bF$buf1\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf5 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf4 layer 1 160 300
end_pin_group
pin name Y signal _1635_ layer 1 50 -100
cell 2121 AOI21X1:_3859_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1634_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1635_ layer 1 240 -500
pin name Y signal _1275_[9] layer 1 80 -680
cell 2122 MUX2X1:_3860_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[10] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[10] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1636_ layer 1 20 500
cell 2123 NOR2X1:_3861_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[10] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1637_ layer 1 0 -300
cell 2124 OAI21X1:_3862_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[10] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1638_ layer 1 50 -100
cell 2125 OAI22X1:_3863_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1638_ layer 1 -240 -330
pin name B signal _1637_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1636_ layer 1 160 -140
pin name Y signal _1639_ layer 1 0 -300
cell 2126 MUX2X1:_3864_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[10] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[10] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1640_ layer 1 20 500
cell 2127 NOR2X1:_3865_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[10] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1641_ layer 1 0 -300
cell 2128 OAI21X1:_3866_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[10] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1642_ layer 1 50 -100
cell 2129 OAI22X1:_3867_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1642_ layer 1 -240 -330
pin name B signal _1641_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1640_ layer 1 160 -140
pin name Y signal _1643_ layer 1 0 -300
cell 2130 MUX2X1:_3868_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1643_ layer 1 240 -60
pin name B signal _1639_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1644_ layer 1 20 500
cell 2131 OAI21X1:_3869_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_10_bF$pin/A signal \internal_register_inst_07.rb_out_10_bF$buf3\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf3 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf3 layer 1 160 300
end_pin_group
pin name Y signal _1645_ layer 1 50 -100
cell 2132 AOI21X1:_3870_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1644_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1645_ layer 1 240 -500
pin name Y signal _1275_[10] layer 1 80 -680
cell 2133 MUX2X1:_3871_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[11] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[11] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1646_ layer 1 20 500
cell 2134 NOR2X1:_3872_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[11] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1647_ layer 1 0 -300
cell 2135 OAI21X1:_3873_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[11] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1648_ layer 1 50 -100
cell 2136 OAI22X1:_3874_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1648_ layer 1 -240 -330
pin name B signal _1647_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1646_ layer 1 160 -140
pin name Y signal _1649_ layer 1 0 -300
cell 2137 MUX2X1:_3875_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[11] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[11] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1650_ layer 1 20 500
cell 2138 NOR2X1:_3876_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[11] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1651_ layer 1 0 -300
cell 2139 OAI21X1:_3877_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[11] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1652_ layer 1 50 -100
cell 2140 OAI22X1:_3878_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1652_ layer 1 -240 -330
pin name B signal _1651_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1650_ layer 1 160 -140
pin name Y signal _1653_ layer 1 0 -300
cell 2141 MUX2X1:_3879_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1653_ layer 1 240 -60
pin name B signal _1649_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1654_ layer 1 20 500
cell 2142 OAI21X1:_3880_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_11_bF$pin/A signal \internal_register_inst_07.rb_out_11_bF$buf2\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf1 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf2 layer 1 160 300
end_pin_group
pin name Y signal _1655_ layer 1 50 -100
cell 2143 AOI21X1:_3881_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1654_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1655_ layer 1 240 -500
pin name Y signal _1275_[11] layer 1 80 -680
cell 2144 MUX2X1:_3882_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[12] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[12] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1656_ layer 1 20 500
cell 2145 NOR2X1:_3883_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[12] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1657_ layer 1 0 -300
cell 2146 OAI21X1:_3884_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[12] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1658_ layer 1 50 -100
cell 2147 OAI22X1:_3885_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1658_ layer 1 -240 -330
pin name B signal _1657_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1656_ layer 1 160 -140
pin name Y signal _1659_ layer 1 0 -300
cell 2148 MUX2X1:_3886_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[12] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[12] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1660_ layer 1 20 500
cell 2149 NOR2X1:_3887_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[12] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1661_ layer 1 0 -300
cell 2150 OAI21X1:_3888_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[12] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1662_ layer 1 50 -100
cell 2151 OAI22X1:_3889_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1662_ layer 1 -240 -330
pin name B signal _1661_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1660_ layer 1 160 -140
pin name Y signal _1663_ layer 1 0 -300
cell 2152 MUX2X1:_3890_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1663_ layer 1 240 -60
pin name B signal _1659_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1664_ layer 1 20 500
cell 2153 OAI21X1:_3891_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_12_bF$pin/A signal \internal_register_inst_07.rb_out_12_bF$buf2\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf7 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf1 layer 1 160 300
end_pin_group
pin name Y signal _1665_ layer 1 50 -100
cell 2154 AOI21X1:_3892_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1664_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf6 layer 1 -80 -260
end_pin_group
pin name C signal _1665_ layer 1 240 -500
pin name Y signal _1275_[12] layer 1 80 -680
cell 2155 MUX2X1:_3893_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[13] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[13] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1666_ layer 1 20 500
cell 2156 NOR2X1:_3894_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[13] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1667_ layer 1 0 -300
cell 2157 OAI21X1:_3895_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[13] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1668_ layer 1 50 -100
cell 2158 OAI22X1:_3896_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1668_ layer 1 -240 -330
pin name B signal _1667_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1666_ layer 1 160 -140
pin name Y signal _1669_ layer 1 0 -300
cell 2159 MUX2X1:_3897_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[13] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[13] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1670_ layer 1 20 500
cell 2160 NOR2X1:_3898_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[13] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1671_ layer 1 0 -300
cell 2161 OAI21X1:_3899_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[13] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1672_ layer 1 50 -100
cell 2162 OAI22X1:_3900_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1672_ layer 1 -240 -330
pin name B signal _1671_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1670_ layer 1 160 -140
pin name Y signal _1673_ layer 1 0 -300
cell 2163 MUX2X1:_3901_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1673_ layer 1 240 -60
pin name B signal _1669_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1674_ layer 1 20 500
cell 2164 OAI21X1:_3902_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_13_bF$pin/A signal \internal_register_inst_07.rb_out_13_bF$buf1\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf5 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf0 layer 1 160 300
end_pin_group
pin name Y signal _1675_ layer 1 50 -100
cell 2165 AOI21X1:_3903_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1674_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1675_ layer 1 240 -500
pin name Y signal _1275_[13] layer 1 80 -680
cell 2166 MUX2X1:_3904_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[14] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[14] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1676_ layer 1 20 500
cell 2167 NOR2X1:_3905_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[14] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1677_ layer 1 0 -300
cell 2168 OAI21X1:_3906_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[14] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1678_ layer 1 50 -100
cell 2169 OAI22X1:_3907_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1678_ layer 1 -240 -330
pin name B signal _1677_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1676_ layer 1 160 -140
pin name Y signal _1679_ layer 1 0 -300
cell 2170 MUX2X1:_3908_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[14] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[14] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1680_ layer 1 20 500
cell 2171 NOR2X1:_3909_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[14] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1681_ layer 1 0 -300
cell 2172 OAI21X1:_3910_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[14] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1682_ layer 1 50 -100
cell 2173 OAI22X1:_3911_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1682_ layer 1 -240 -330
pin name B signal _1681_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1680_ layer 1 160 -140
pin name Y signal _1683_ layer 1 0 -300
cell 2174 MUX2X1:_3912_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1683_ layer 1 240 -60
pin name B signal _1679_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1684_ layer 1 20 500
cell 2175 OAI21X1:_3913_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_14_bF$pin/A signal \internal_register_inst_07.rb_out_14_bF$buf1\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf3 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf5 layer 1 160 300
end_pin_group
pin name Y signal _1685_ layer 1 50 -100
cell 2176 AOI21X1:_3914_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1684_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1685_ layer 1 240 -500
pin name Y signal _1275_[14] layer 1 80 -680
cell 2177 MUX2X1:_3915_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[15] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[15] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1686_ layer 1 20 500
cell 2178 NOR2X1:_3916_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[15] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1687_ layer 1 0 -300
cell 2179 OAI21X1:_3917_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[15] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1688_ layer 1 50 -100
cell 2180 OAI22X1:_3918_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1688_ layer 1 -240 -330
pin name B signal _1687_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1686_ layer 1 160 -140
pin name Y signal _1689_ layer 1 0 -300
cell 2181 MUX2X1:_3919_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[15] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[15] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rBadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1690_ layer 1 20 500
cell 2182 NOR2X1:_3920_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[15] layer 1 -160 -540
pin_group
pin name _1534__bF$pin/B signal _1534__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1691_ layer 1 0 -300
cell 2183 OAI21X1:_3921_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[15] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rBadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rBadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1692_ layer 1 50 -100
cell 2184 OAI22X1:_3922_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1692_ layer 1 -240 -330
pin name B signal _1691_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rBadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rBadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1690_ layer 1 160 -140
pin name Y signal _1693_ layer 1 0 -300
cell 2185 MUX2X1:_3923_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1693_ layer 1 240 -60
pin name B signal _1689_ layer 1 -240 -140
pin name S signal _1532_ layer 1 -400 -140
pin name Y signal _1694_ layer 1 20 500
cell 2186 OAI21X1:_3924_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.rb_out_15_bF$pin/A signal \internal_register_inst_07.rb_out_15_bF$buf3\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf1 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf4 layer 1 160 300
end_pin_group
pin name Y signal _1695_ layer 1 50 -100
cell 2187 AOI21X1:_3925_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1694_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1695_ layer 1 240 -500
pin name Y signal _1275_[15] layer 1 80 -680
cell 2188 NOR2X1:_3926_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \instruction_decoder_inst_08.rDadrs\[2] layer 1 -160 -540
pin name B signal \instruction_decoder_inst_08.rDadrs\[1] layer 1 160 -60
pin name Y signal _1696_ layer 1 0 -300
cell 2189 AND2X2:_3927_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1410_ layer 1 -240 -260
pin name B signal _1696_ layer 1 -80 -100
pin name Y signal _1697_ layer 1 180 -680
cell 2190 NOR2X1:_3928_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[0] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1698_ layer 1 0 -300
cell 2191 AOI21X1:_3929_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1404_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1698_ layer 1 240 -500
pin name Y signal _1372_ layer 1 80 -680
cell 2192 NOR2X1:_3930_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[1] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1699_ layer 1 0 -300
cell 2193 AOI21X1:_3931_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1414_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1699_ layer 1 240 -500
pin name Y signal _1373_ layer 1 80 -680
cell 2194 NOR2X1:_3932_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[2] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1700_ layer 1 0 -300
cell 2195 AOI21X1:_3933_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1416_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1700_ layer 1 240 -500
pin name Y signal _1374_ layer 1 80 -680
cell 2196 NOR2X1:_3934_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[3] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1701_ layer 1 0 -300
cell 2197 AOI21X1:_3935_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1418_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1701_ layer 1 240 -500
pin name Y signal _1375_ layer 1 80 -680
cell 2198 NOR2X1:_3936_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[4] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1702_ layer 1 0 -300
cell 2199 AOI21X1:_3937_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1420_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1702_ layer 1 240 -500
pin name Y signal _1376_ layer 1 80 -680
cell 2200 NOR2X1:_3938_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[5] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1703_ layer 1 0 -300
cell 2201 AOI21X1:_3939_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1422_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1703_ layer 1 240 -500
pin name Y signal _1377_ layer 1 80 -680
cell 2202 NOR2X1:_3940_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[6] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1704_ layer 1 0 -300
cell 2203 AOI21X1:_3941_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1424_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1704_ layer 1 240 -500
pin name Y signal _1378_ layer 1 80 -680
cell 2204 NOR2X1:_3942_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[7] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1705_ layer 1 0 -300
cell 2205 AOI21X1:_3943_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1426_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1705_ layer 1 240 -500
pin name Y signal _1379_ layer 1 80 -680
cell 2206 NOR2X1:_3944_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[8] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1706_ layer 1 0 -300
cell 2207 AOI21X1:_3945_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1428_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1706_ layer 1 240 -500
pin name Y signal _1380_ layer 1 80 -680
cell 2208 NOR2X1:_3946_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[9] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1707_ layer 1 0 -300
cell 2209 AOI21X1:_3947_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1430_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1707_ layer 1 240 -500
pin name Y signal _1381_ layer 1 80 -680
cell 2210 NOR2X1:_3948_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[10] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1708_ layer 1 0 -300
cell 2211 AOI21X1:_3949_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1432_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1708_ layer 1 240 -500
pin name Y signal _1382_ layer 1 80 -680
cell 2212 NOR2X1:_3950_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[11] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1709_ layer 1 0 -300
cell 2213 AOI21X1:_3951_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1434_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1709_ layer 1 240 -500
pin name Y signal _1383_ layer 1 80 -680
cell 2214 NOR2X1:_3952_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[12] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1710_ layer 1 0 -300
cell 2215 AOI21X1:_3953_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1436_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1710_ layer 1 240 -500
pin name Y signal _1384_ layer 1 80 -680
cell 2216 NOR2X1:_3954_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[13] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1711_ layer 1 0 -300
cell 2217 AOI21X1:_3955_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1438_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1711_ layer 1 240 -500
pin name Y signal _1385_ layer 1 80 -680
cell 2218 NOR2X1:_3956_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[14] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1712_ layer 1 0 -300
cell 2219 AOI21X1:_3957_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1440_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1712_ layer 1 240 -500
pin name Y signal _1386_ layer 1 80 -680
cell 2220 NOR2X1:_3958_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[15] layer 1 -160 -540
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1713_ layer 1 0 -300
cell 2221 AOI21X1:_3959_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1442_ layer 1 -160 -70
pin_group
pin name _1697__bF$pin/B signal _1697__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1713_ layer 1 240 -500
pin name Y signal _1387_ layer 1 80 -680
cell 2222 INVX8:_3960_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \instruction_decoder_inst_08.rAadrs\[2] layer 1 -320 -340
pin name Y signal _1714_ layer 1 -160 410
cell 2223 MUX2X1:_3961_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[0] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[0] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf6\ layer 1 -400 -140
end_pin_group
pin name Y signal _1715_ layer 1 20 500
cell 2224 INVX8:_3962_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/A signal \instruction_decoder_inst_08.rAadrs_0_bF$buf5\ layer 1 -320 -340
end_pin_group
pin name Y signal _1716_ layer 1 -160 410
cell 2225 NOR2X1:_3963_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[0] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1717_ layer 1 0 -300
cell 2226 OAI21X1:_3964_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[0] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1718_ layer 1 50 -100
cell 2227 OAI22X1:_3965_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1718_ layer 1 -240 -330
pin name B signal _1717_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1715_ layer 1 160 -140
pin name Y signal _1719_ layer 1 0 -300
cell 2228 MUX2X1:_3966_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[0] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[0] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1720_ layer 1 20 500
cell 2229 NOR2X1:_3967_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[0] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1721_ layer 1 0 -300
cell 2230 OAI21X1:_3968_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[0] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1722_ layer 1 50 -100
cell 2231 OAI22X1:_3969_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1722_ layer 1 -240 -330
pin name B signal _1721_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1720_ layer 1 160 -140
pin name Y signal _1723_ layer 1 0 -300
cell 2232 MUX2X1:_3970_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1723_ layer 1 240 -60
pin name B signal _1719_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1724_ layer 1 20 500
cell 2233 OAI21X1:_3971_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf3\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf7 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf3 layer 1 160 300
end_pin_group
pin name Y signal _1725_ layer 1 50 -100
cell 2234 AOI21X1:_3972_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1724_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf6 layer 1 -80 -260
end_pin_group
pin name C signal _1725_ layer 1 240 -500
pin name Y signal _1274_[0] layer 1 80 -680
cell 2235 MUX2X1:_3973_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[1] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[1] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1726_ layer 1 20 500
cell 2236 NOR2X1:_3974_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[1] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1727_ layer 1 0 -300
cell 2237 OAI21X1:_3975_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[1] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1728_ layer 1 50 -100
cell 2238 OAI22X1:_3976_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1728_ layer 1 -240 -330
pin name B signal _1727_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1726_ layer 1 160 -140
pin name Y signal _1729_ layer 1 0 -300
cell 2239 MUX2X1:_3977_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[1] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[1] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1730_ layer 1 20 500
cell 2240 NOR2X1:_3978_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[1] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1731_ layer 1 0 -300
cell 2241 OAI21X1:_3979_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[1] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1732_ layer 1 50 -100
cell 2242 OAI22X1:_3980_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1732_ layer 1 -240 -330
pin name B signal _1731_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1730_ layer 1 160 -140
pin name Y signal _1733_ layer 1 0 -300
cell 2243 MUX2X1:_3981_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1733_ layer 1 240 -60
pin name B signal _1729_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1734_ layer 1 20 500
cell 2244 OAI21X1:_3982_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/A signal \internal_register_inst_07.ra_out_1_bF$buf1\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf5 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf2 layer 1 160 300
end_pin_group
pin name Y signal _1735_ layer 1 50 -100
cell 2245 AOI21X1:_3983_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1734_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1735_ layer 1 240 -500
pin name Y signal _1274_[1] layer 1 80 -680
cell 2246 MUX2X1:_3984_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[2] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[2] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1736_ layer 1 20 500
cell 2247 NOR2X1:_3985_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[2] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1737_ layer 1 0 -300
cell 2248 OAI21X1:_3986_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[2] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1738_ layer 1 50 -100
cell 2249 OAI22X1:_3987_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1738_ layer 1 -240 -330
pin name B signal _1737_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1736_ layer 1 160 -140
pin name Y signal _1739_ layer 1 0 -300
cell 2250 MUX2X1:_3988_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[2] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[2] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1740_ layer 1 20 500
cell 2251 NOR2X1:_3989_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[2] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1741_ layer 1 0 -300
cell 2252 OAI21X1:_3990_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[2] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1742_ layer 1 50 -100
cell 2253 OAI22X1:_3991_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1742_ layer 1 -240 -330
pin name B signal _1741_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1740_ layer 1 160 -140
pin name Y signal _1743_ layer 1 0 -300
cell 2254 MUX2X1:_3992_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1743_ layer 1 240 -60
pin name B signal _1739_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1744_ layer 1 20 500
cell 2255 OAI21X1:_3993_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/A signal \internal_register_inst_07.ra_out_2_bF$buf1\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf3 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf1 layer 1 160 300
end_pin_group
pin name Y signal _1745_ layer 1 50 -100
cell 2256 AOI21X1:_3994_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1744_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1745_ layer 1 240 -500
pin name Y signal _1274_[2] layer 1 80 -680
cell 2257 MUX2X1:_3995_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[3] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[3] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1746_ layer 1 20 500
cell 2258 NOR2X1:_3996_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[3] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1747_ layer 1 0 -300
cell 2259 OAI21X1:_3997_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[3] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1748_ layer 1 50 -100
cell 2260 OAI22X1:_3998_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1748_ layer 1 -240 -330
pin name B signal _1747_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1746_ layer 1 160 -140
pin name Y signal _1749_ layer 1 0 -300
cell 2261 MUX2X1:_3999_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[3] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[3] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1750_ layer 1 20 500
cell 2262 NOR2X1:_4000_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[3] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1751_ layer 1 0 -300
cell 2263 OAI21X1:_4001_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[3] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1752_ layer 1 50 -100
cell 2264 OAI22X1:_4002_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1752_ layer 1 -240 -330
pin name B signal _1751_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1750_ layer 1 160 -140
pin name Y signal _1753_ layer 1 0 -300
cell 2265 MUX2X1:_4003_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1753_ layer 1 240 -60
pin name B signal _1749_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1754_ layer 1 20 500
cell 2266 OAI21X1:_4004_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/A signal \internal_register_inst_07.ra_out_3_bF$buf0\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf1 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf0 layer 1 160 300
end_pin_group
pin name Y signal _1755_ layer 1 50 -100
cell 2267 AOI21X1:_4005_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1754_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1755_ layer 1 240 -500
pin name Y signal _1274_[3] layer 1 80 -680
cell 2268 MUX2X1:_4006_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[4] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[4] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1756_ layer 1 20 500
cell 2269 NOR2X1:_4007_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[4] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1757_ layer 1 0 -300
cell 2270 OAI21X1:_4008_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[4] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1758_ layer 1 50 -100
cell 2271 OAI22X1:_4009_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1758_ layer 1 -240 -330
pin name B signal _1757_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1756_ layer 1 160 -140
pin name Y signal _1759_ layer 1 0 -300
cell 2272 MUX2X1:_4010_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[4] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[4] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1760_ layer 1 20 500
cell 2273 NOR2X1:_4011_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[4] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1761_ layer 1 0 -300
cell 2274 OAI21X1:_4012_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[4] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1762_ layer 1 50 -100
cell 2275 OAI22X1:_4013_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1762_ layer 1 -240 -330
pin name B signal _1761_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1760_ layer 1 160 -140
pin name Y signal _1763_ layer 1 0 -300
cell 2276 MUX2X1:_4014_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1763_ layer 1 240 -60
pin name B signal _1759_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1764_ layer 1 20 500
cell 2277 OAI21X1:_4015_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/A signal \internal_register_inst_07.ra_out_4_bF$buf0\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf7 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf5 layer 1 160 300
end_pin_group
pin name Y signal _1765_ layer 1 50 -100
cell 2278 AOI21X1:_4016_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1764_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf6 layer 1 -80 -260
end_pin_group
pin name C signal _1765_ layer 1 240 -500
pin name Y signal _1274_[4] layer 1 80 -680
cell 2279 MUX2X1:_4017_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[5] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[5] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1766_ layer 1 20 500
cell 2280 NOR2X1:_4018_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[5] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1767_ layer 1 0 -300
cell 2281 OAI21X1:_4019_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[5] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1768_ layer 1 50 -100
cell 2282 OAI22X1:_4020_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1768_ layer 1 -240 -330
pin name B signal _1767_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1766_ layer 1 160 -140
pin name Y signal _1769_ layer 1 0 -300
cell 2283 MUX2X1:_4021_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[5] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[5] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1770_ layer 1 20 500
cell 2284 NOR2X1:_4022_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[5] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1771_ layer 1 0 -300
cell 2285 OAI21X1:_4023_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[5] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1772_ layer 1 50 -100
cell 2286 OAI22X1:_4024_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1772_ layer 1 -240 -330
pin name B signal _1771_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1770_ layer 1 160 -140
pin name Y signal _1773_ layer 1 0 -300
cell 2287 MUX2X1:_4025_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1773_ layer 1 240 -60
pin name B signal _1769_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1774_ layer 1 20 500
cell 2288 OAI21X1:_4026_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/A signal \internal_register_inst_07.ra_out_5_bF$buf4\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf5 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf4 layer 1 160 300
end_pin_group
pin name Y signal _1775_ layer 1 50 -100
cell 2289 AOI21X1:_4027_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1774_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1775_ layer 1 240 -500
pin name Y signal _1274_[5] layer 1 80 -680
cell 2290 MUX2X1:_4028_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[6] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[6] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1776_ layer 1 20 500
cell 2291 NOR2X1:_4029_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[6] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1777_ layer 1 0 -300
cell 2292 OAI21X1:_4030_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[6] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1778_ layer 1 50 -100
cell 2293 OAI22X1:_4031_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1778_ layer 1 -240 -330
pin name B signal _1777_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1776_ layer 1 160 -140
pin name Y signal _1779_ layer 1 0 -300
cell 2294 MUX2X1:_4032_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[6] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[6] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1780_ layer 1 20 500
cell 2295 NOR2X1:_4033_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[6] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1781_ layer 1 0 -300
cell 2296 OAI21X1:_4034_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[6] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1782_ layer 1 50 -100
cell 2297 OAI22X1:_4035_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1782_ layer 1 -240 -330
pin name B signal _1781_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1780_ layer 1 160 -140
pin name Y signal _1783_ layer 1 0 -300
cell 2298 MUX2X1:_4036_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1783_ layer 1 240 -60
pin name B signal _1779_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1784_ layer 1 20 500
cell 2299 OAI21X1:_4037_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/A signal \internal_register_inst_07.ra_out_6_bF$buf0\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf3 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf3 layer 1 160 300
end_pin_group
pin name Y signal _1785_ layer 1 50 -100
cell 2300 AOI21X1:_4038_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1784_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1785_ layer 1 240 -500
pin name Y signal _1274_[6] layer 1 80 -680
cell 2301 MUX2X1:_4039_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[7] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[7] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1786_ layer 1 20 500
cell 2302 NOR2X1:_4040_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[7] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1787_ layer 1 0 -300
cell 2303 OAI21X1:_4041_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[7] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1788_ layer 1 50 -100
cell 2304 OAI22X1:_4042_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1788_ layer 1 -240 -330
pin name B signal _1787_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1786_ layer 1 160 -140
pin name Y signal _1789_ layer 1 0 -300
cell 2305 MUX2X1:_4043_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[7] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[7] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1790_ layer 1 20 500
cell 2306 NOR2X1:_4044_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[7] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1791_ layer 1 0 -300
cell 2307 OAI21X1:_4045_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[7] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1792_ layer 1 50 -100
cell 2308 OAI22X1:_4046_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1792_ layer 1 -240 -330
pin name B signal _1791_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1790_ layer 1 160 -140
pin name Y signal _1793_ layer 1 0 -300
cell 2309 MUX2X1:_4047_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1793_ layer 1 240 -60
pin name B signal _1789_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1794_ layer 1 20 500
cell 2310 OAI21X1:_4048_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/A signal \internal_register_inst_07.ra_out_7_bF$buf3\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf1 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf2 layer 1 160 300
end_pin_group
pin name Y signal _1795_ layer 1 50 -100
cell 2311 AOI21X1:_4049_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1794_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1795_ layer 1 240 -500
pin name Y signal _1274_[7] layer 1 80 -680
cell 2312 MUX2X1:_4050_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[8] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[8] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1796_ layer 1 20 500
cell 2313 NOR2X1:_4051_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[8] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1797_ layer 1 0 -300
cell 2314 OAI21X1:_4052_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[8] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1798_ layer 1 50 -100
cell 2315 OAI22X1:_4053_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1798_ layer 1 -240 -330
pin name B signal _1797_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1796_ layer 1 160 -140
pin name Y signal _1799_ layer 1 0 -300
cell 2316 MUX2X1:_4054_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[8] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[8] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1800_ layer 1 20 500
cell 2317 NOR2X1:_4055_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[8] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1801_ layer 1 0 -300
cell 2318 OAI21X1:_4056_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[8] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1802_ layer 1 50 -100
cell 2319 OAI22X1:_4057_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1802_ layer 1 -240 -330
pin name B signal _1801_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1800_ layer 1 160 -140
pin name Y signal _1803_ layer 1 0 -300
cell 2320 MUX2X1:_4058_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1803_ layer 1 240 -60
pin name B signal _1799_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1804_ layer 1 20 500
cell 2321 OAI21X1:_4059_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/A signal \internal_register_inst_07.ra_out_8_bF$buf1\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf7 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf1 layer 1 160 300
end_pin_group
pin name Y signal _1805_ layer 1 50 -100
cell 2322 AOI21X1:_4060_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1804_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf6 layer 1 -80 -260
end_pin_group
pin name C signal _1805_ layer 1 240 -500
pin name Y signal _1274_[8] layer 1 80 -680
cell 2323 MUX2X1:_4061_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[9] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[9] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1806_ layer 1 20 500
cell 2324 NOR2X1:_4062_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[9] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1807_ layer 1 0 -300
cell 2325 OAI21X1:_4063_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[9] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1808_ layer 1 50 -100
cell 2326 OAI22X1:_4064_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1808_ layer 1 -240 -330
pin name B signal _1807_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1806_ layer 1 160 -140
pin name Y signal _1809_ layer 1 0 -300
cell 2327 MUX2X1:_4065_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[9] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[9] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1810_ layer 1 20 500
cell 2328 NOR2X1:_4066_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[9] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1811_ layer 1 0 -300
cell 2329 OAI21X1:_4067_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[9] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1812_ layer 1 50 -100
cell 2330 OAI22X1:_4068_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1812_ layer 1 -240 -330
pin name B signal _1811_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1810_ layer 1 160 -140
pin name Y signal _1813_ layer 1 0 -300
cell 2331 MUX2X1:_4069_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1813_ layer 1 240 -60
pin name B signal _1809_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1814_ layer 1 20 500
cell 2332 OAI21X1:_4070_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/A signal \internal_register_inst_07.ra_out_9_bF$buf4\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf5 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf0 layer 1 160 300
end_pin_group
pin name Y signal _1815_ layer 1 50 -100
cell 2333 AOI21X1:_4071_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1814_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1815_ layer 1 240 -500
pin name Y signal _1274_[9] layer 1 80 -680
cell 2334 MUX2X1:_4072_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[10] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[10] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1816_ layer 1 20 500
cell 2335 NOR2X1:_4073_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[10] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1817_ layer 1 0 -300
cell 2336 OAI21X1:_4074_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[10] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1818_ layer 1 50 -100
cell 2337 OAI22X1:_4075_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1818_ layer 1 -240 -330
pin name B signal _1817_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1816_ layer 1 160 -140
pin name Y signal _1819_ layer 1 0 -300
cell 2338 MUX2X1:_4076_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[10] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[10] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1820_ layer 1 20 500
cell 2339 NOR2X1:_4077_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[10] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1821_ layer 1 0 -300
cell 2340 OAI21X1:_4078_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[10] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1822_ layer 1 50 -100
cell 2341 OAI22X1:_4079_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1822_ layer 1 -240 -330
pin name B signal _1821_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1820_ layer 1 160 -140
pin name Y signal _1823_ layer 1 0 -300
cell 2342 MUX2X1:_4080_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1823_ layer 1 240 -60
pin name B signal _1819_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1824_ layer 1 20 500
cell 2343 OAI21X1:_4081_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/A signal \internal_register_inst_07.ra_out_10_bF$buf2\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf3 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf5 layer 1 160 300
end_pin_group
pin name Y signal _1825_ layer 1 50 -100
cell 2344 AOI21X1:_4082_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1824_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1825_ layer 1 240 -500
pin name Y signal _1274_[10] layer 1 80 -680
cell 2345 MUX2X1:_4083_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[11] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[11] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1826_ layer 1 20 500
cell 2346 NOR2X1:_4084_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[11] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1827_ layer 1 0 -300
cell 2347 OAI21X1:_4085_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[11] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1828_ layer 1 50 -100
cell 2348 OAI22X1:_4086_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1828_ layer 1 -240 -330
pin name B signal _1827_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1826_ layer 1 160 -140
pin name Y signal _1829_ layer 1 0 -300
cell 2349 MUX2X1:_4087_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[11] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[11] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1830_ layer 1 20 500
cell 2350 NOR2X1:_4088_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[11] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1831_ layer 1 0 -300
cell 2351 OAI21X1:_4089_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[11] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1832_ layer 1 50 -100
cell 2352 OAI22X1:_4090_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1832_ layer 1 -240 -330
pin name B signal _1831_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1830_ layer 1 160 -140
pin name Y signal _1833_ layer 1 0 -300
cell 2353 MUX2X1:_4091_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1833_ layer 1 240 -60
pin name B signal _1829_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1834_ layer 1 20 500
cell 2354 OAI21X1:_4092_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/A signal \internal_register_inst_07.ra_out_11_bF$buf0\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf1 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf4 layer 1 160 300
end_pin_group
pin name Y signal _1835_ layer 1 50 -100
cell 2355 AOI21X1:_4093_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1834_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1835_ layer 1 240 -500
pin name Y signal _1274_[11] layer 1 80 -680
cell 2356 MUX2X1:_4094_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[12] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[12] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1836_ layer 1 20 500
cell 2357 NOR2X1:_4095_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[12] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1837_ layer 1 0 -300
cell 2358 OAI21X1:_4096_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[12] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1838_ layer 1 50 -100
cell 2359 OAI22X1:_4097_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1838_ layer 1 -240 -330
pin name B signal _1837_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1836_ layer 1 160 -140
pin name Y signal _1839_ layer 1 0 -300
cell 2360 MUX2X1:_4098_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[12] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[12] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1840_ layer 1 20 500
cell 2361 NOR2X1:_4099_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[12] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1841_ layer 1 0 -300
cell 2362 OAI21X1:_4100_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[12] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1842_ layer 1 50 -100
cell 2363 OAI22X1:_4101_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1842_ layer 1 -240 -330
pin name B signal _1841_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1840_ layer 1 160 -140
pin name Y signal _1843_ layer 1 0 -300
cell 2364 MUX2X1:_4102_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1843_ layer 1 240 -60
pin name B signal _1839_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1844_ layer 1 20 500
cell 2365 OAI21X1:_4103_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/A signal \internal_register_inst_07.ra_out_12_bF$buf0\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf7 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf3 layer 1 160 300
end_pin_group
pin name Y signal _1845_ layer 1 50 -100
cell 2366 AOI21X1:_4104_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1844_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf6 layer 1 -80 -260
end_pin_group
pin name C signal _1845_ layer 1 240 -500
pin name Y signal _1274_[12] layer 1 80 -680
cell 2367 MUX2X1:_4105_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[13] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[13] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1846_ layer 1 20 500
cell 2368 NOR2X1:_4106_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[13] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1847_ layer 1 0 -300
cell 2369 OAI21X1:_4107_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[13] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1848_ layer 1 50 -100
cell 2370 OAI22X1:_4108_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1848_ layer 1 -240 -330
pin name B signal _1847_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1846_ layer 1 160 -140
pin name Y signal _1849_ layer 1 0 -300
cell 2371 MUX2X1:_4109_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[13] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[13] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1850_ layer 1 20 500
cell 2372 NOR2X1:_4110_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[13] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1851_ layer 1 0 -300
cell 2373 OAI21X1:_4111_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[13] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1852_ layer 1 50 -100
cell 2374 OAI22X1:_4112_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1852_ layer 1 -240 -330
pin name B signal _1851_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1850_ layer 1 160 -140
pin name Y signal _1853_ layer 1 0 -300
cell 2375 MUX2X1:_4113_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1853_ layer 1 240 -60
pin name B signal _1849_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1854_ layer 1 20 500
cell 2376 OAI21X1:_4114_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/A signal \internal_register_inst_07.ra_out_13_bF$buf1\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf5 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf2 layer 1 160 300
end_pin_group
pin name Y signal _1855_ layer 1 50 -100
cell 2377 AOI21X1:_4115_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1854_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1855_ layer 1 240 -500
pin name Y signal _1274_[13] layer 1 80 -680
cell 2378 MUX2X1:_4116_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[14] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[14] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf5\ layer 1 -400 -140
end_pin_group
pin name Y signal _1856_ layer 1 20 500
cell 2379 NOR2X1:_4117_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[14] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1857_ layer 1 0 -300
cell 2380 OAI21X1:_4118_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[14] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf4\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf6\ layer 1 160 300
end_pin_group
pin name Y signal _1858_ layer 1 50 -100
cell 2381 OAI22X1:_4119_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1858_ layer 1 -240 -330
pin name B signal _1857_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf5\ layer 1 320 -260
end_pin_group
pin name D signal _1856_ layer 1 160 -140
pin name Y signal _1859_ layer 1 0 -300
cell 2382 MUX2X1:_4120_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[14] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[14] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf3\ layer 1 -400 -140
end_pin_group
pin name Y signal _1860_ layer 1 20 500
cell 2383 NOR2X1:_4121_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[14] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1861_ layer 1 0 -300
cell 2384 OAI21X1:_4122_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[14] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf2\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf4\ layer 1 160 300
end_pin_group
pin name Y signal _1862_ layer 1 50 -100
cell 2385 OAI22X1:_4123_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1862_ layer 1 -240 -330
pin name B signal _1861_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf3\ layer 1 320 -260
end_pin_group
pin name D signal _1860_ layer 1 160 -140
pin name Y signal _1863_ layer 1 0 -300
cell 2386 MUX2X1:_4124_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1863_ layer 1 240 -60
pin name B signal _1859_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1864_ layer 1 20 500
cell 2387 OAI21X1:_4125_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/A signal \internal_register_inst_07.ra_out_14_bF$buf1\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf3 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf1 layer 1 160 300
end_pin_group
pin name Y signal _1865_ layer 1 50 -100
cell 2388 AOI21X1:_4126_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1864_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1865_ layer 1 240 -500
pin name Y signal _1274_[14] layer 1 80 -680
cell 2389 MUX2X1:_4127_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[5]\[15] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[4]\[15] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf1\ layer 1 -400 -140
end_pin_group
pin name Y signal _1866_ layer 1 20 500
cell 2390 NOR2X1:_4128_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[7]\[15] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1867_ layer 1 0 -300
cell 2391 OAI21X1:_4129_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[6]\[15] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf0\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf2\ layer 1 160 300
end_pin_group
pin name Y signal _1868_ layer 1 50 -100
cell 2392 OAI22X1:_4130_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1868_ layer 1 -240 -330
pin name B signal _1867_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf1\ layer 1 320 -260
end_pin_group
pin name D signal _1866_ layer 1 160 -140
pin name Y signal _1869_ layer 1 0 -300
cell 2393 MUX2X1:_4131_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \internal_register_inst_07.internal_reg[1]\[15] layer 1 240 -60
pin name B signal \internal_register_inst_07.internal_reg[0]\[15] layer 1 -240 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/S signal \instruction_decoder_inst_08.rAadrs_0_bF$buf7\ layer 1 -400 -140
end_pin_group
pin name Y signal _1870_ layer 1 20 500
cell 2394 NOR2X1:_4132_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[3]\[15] layer 1 -160 -540
pin_group
pin name _1716__bF$pin/B signal _1716__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1871_ layer 1 0 -300
cell 2395 OAI21X1:_4133_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \internal_register_inst_07.internal_reg[2]\[15] layer 1 -160 -330
pin_group
pin name \instruction_decoder_inst_08.rAadrs_0_bF$pin/B signal \instruction_decoder_inst_08.rAadrs_0_bF$buf6\ layer 1 -80 -140
end_pin_group
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf0\ layer 1 160 300
end_pin_group
pin name Y signal _1872_ layer 1 50 -100
cell 2396 OAI22X1:_4134_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1872_ layer 1 -240 -330
pin name B signal _1871_ layer 1 -160 -140
pin_group
pin name \instruction_decoder_inst_08.rAadrs_1_bF$pin/C signal \instruction_decoder_inst_08.rAadrs_1_bF$buf7\ layer 1 320 -260
end_pin_group
pin name D signal _1870_ layer 1 160 -140
pin name Y signal _1873_ layer 1 0 -300
cell 2397 MUX2X1:_4135_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _1873_ layer 1 240 -60
pin name B signal _1869_ layer 1 -240 -140
pin name S signal _1714_ layer 1 -400 -140
pin name Y signal _1874_ layer 1 20 500
cell 2398 OAI21X1:_4136_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/A signal \internal_register_inst_07.ra_out_15_bF$buf2\ layer 1 -160 -330
end_pin_group
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf1 layer 1 -80 -140
end_pin_group
pin_group
pin name reset_bF$pin/C signal reset_bF$buf0 layer 1 160 300
end_pin_group
pin name Y signal _1875_ layer 1 50 -100
cell 2399 AOI21X1:_4137_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1874_ layer 1 -160 -70
pin_group
pin name _1544__bF$pin/B signal _1544__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1875_ layer 1 240 -500
pin name Y signal _1274_[15] layer 1 80 -680
cell 2400 AND2X2:_4138_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1444_ layer 1 -240 -260
pin name B signal _1696_ layer 1 -80 -100
pin name Y signal _1876_ layer 1 180 -680
cell 2401 NOR2X1:_4139_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[0] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1877_ layer 1 0 -300
cell 2402 AOI21X1:_4140_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1404_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1877_ layer 1 240 -500
pin name Y signal _1388_ layer 1 80 -680
cell 2403 NOR2X1:_4141_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[1] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1878_ layer 1 0 -300
cell 2404 AOI21X1:_4142_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1414_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1878_ layer 1 240 -500
pin name Y signal _1389_ layer 1 80 -680
cell 2405 NOR2X1:_4143_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[2] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1879_ layer 1 0 -300
cell 2406 AOI21X1:_4144_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1416_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1879_ layer 1 240 -500
pin name Y signal _1390_ layer 1 80 -680
cell 2407 NOR2X1:_4145_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[3] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1880_ layer 1 0 -300
cell 2408 AOI21X1:_4146_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1418_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1880_ layer 1 240 -500
pin name Y signal _1391_ layer 1 80 -680
cell 2409 NOR2X1:_4147_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[4] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1881_ layer 1 0 -300
cell 2410 AOI21X1:_4148_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1420_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1881_ layer 1 240 -500
pin name Y signal _1392_ layer 1 80 -680
cell 2411 NOR2X1:_4149_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[5] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1882_ layer 1 0 -300
cell 2412 AOI21X1:_4150_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1422_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1882_ layer 1 240 -500
pin name Y signal _1393_ layer 1 80 -680
cell 2413 NOR2X1:_4151_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[6] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1883_ layer 1 0 -300
cell 2414 AOI21X1:_4152_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1424_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1883_ layer 1 240 -500
pin name Y signal _1394_ layer 1 80 -680
cell 2415 NOR2X1:_4153_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[7] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1884_ layer 1 0 -300
cell 2416 AOI21X1:_4154_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1426_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1884_ layer 1 240 -500
pin name Y signal _1395_ layer 1 80 -680
cell 2417 NOR2X1:_4155_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[8] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1885_ layer 1 0 -300
cell 2418 AOI21X1:_4156_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1428_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1885_ layer 1 240 -500
pin name Y signal _1396_ layer 1 80 -680
cell 2419 NOR2X1:_4157_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[9] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1886_ layer 1 0 -300
cell 2420 AOI21X1:_4158_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1430_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1886_ layer 1 240 -500
pin name Y signal _1397_ layer 1 80 -680
cell 2421 NOR2X1:_4159_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[10] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1887_ layer 1 0 -300
cell 2422 AOI21X1:_4160_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1432_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1887_ layer 1 240 -500
pin name Y signal _1398_ layer 1 80 -680
cell 2423 NOR2X1:_4161_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[11] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf2 layer 1 160 -60
end_pin_group
pin name Y signal _1888_ layer 1 0 -300
cell 2424 AOI21X1:_4162_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1434_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf1 layer 1 -80 -260
end_pin_group
pin name C signal _1888_ layer 1 240 -500
pin name Y signal _1399_ layer 1 80 -680
cell 2425 NOR2X1:_4163_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[12] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf0 layer 1 160 -60
end_pin_group
pin name Y signal _1889_ layer 1 0 -300
cell 2426 AOI21X1:_4164_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1436_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf4 layer 1 -80 -260
end_pin_group
pin name C signal _1889_ layer 1 240 -500
pin name Y signal _1400_ layer 1 80 -680
cell 2427 NOR2X1:_4165_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[13] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf3 layer 1 160 -60
end_pin_group
pin name Y signal _1890_ layer 1 0 -300
cell 2428 AOI21X1:_4166_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1438_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf2 layer 1 -80 -260
end_pin_group
pin name C signal _1890_ layer 1 240 -500
pin name Y signal _1401_ layer 1 80 -680
cell 2429 NOR2X1:_4167_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[14] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _1891_ layer 1 0 -300
cell 2430 AOI21X1:_4168_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1440_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf0 layer 1 -80 -260
end_pin_group
pin name C signal _1891_ layer 1 240 -500
pin name Y signal _1402_ layer 1 80 -680
cell 2431 NOR2X1:_4169_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \internal_register_inst_07.internal_reg[0]\[15] layer 1 -160 -540
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf4 layer 1 160 -60
end_pin_group
pin name Y signal _1892_ layer 1 0 -300
cell 2432 AOI21X1:_4170_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1442_ layer 1 -160 -70
pin_group
pin name _1876__bF$pin/B signal _1876__bF$buf3 layer 1 -80 -260
end_pin_group
pin name C signal _1892_ layer 1 240 -500
pin name Y signal _1403_ layer 1 80 -680
cell 2433 DFFPOSX1:_4171_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1276_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[0] layer 1 580 -420
cell 2434 DFFPOSX1:_4172_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1277_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[1] layer 1 580 -420
cell 2435 DFFPOSX1:_4173_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1278_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[2] layer 1 580 -420
cell 2436 DFFPOSX1:_4174_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1279_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[3] layer 1 580 -420
cell 2437 DFFPOSX1:_4175_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1280_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[4] layer 1 580 -420
cell 2438 DFFPOSX1:_4176_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1281_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[5] layer 1 580 -420
cell 2439 DFFPOSX1:_4177_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1282_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[6] layer 1 580 -420
cell 2440 DFFPOSX1:_4178_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1283_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[7] layer 1 580 -420
cell 2441 DFFPOSX1:_4179_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1284_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[8] layer 1 580 -420
cell 2442 DFFPOSX1:_4180_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1285_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[9] layer 1 580 -420
cell 2443 DFFPOSX1:_4181_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1286_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[10] layer 1 580 -420
cell 2444 DFFPOSX1:_4182_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1287_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[11] layer 1 580 -420
cell 2445 DFFPOSX1:_4183_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1288_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[12] layer 1 580 -420
cell 2446 DFFPOSX1:_4184_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1289_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[13] layer 1 580 -420
cell 2447 DFFPOSX1:_4185_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1290_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[14] layer 1 580 -420
cell 2448 DFFPOSX1:_4186_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1291_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[7]\[15] layer 1 580 -420
cell 2449 DFFPOSX1:_4187_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1340_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[0] layer 1 580 -420
cell 2450 DFFPOSX1:_4188_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1341_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[1] layer 1 580 -420
cell 2451 DFFPOSX1:_4189_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1342_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[2] layer 1 580 -420
cell 2452 DFFPOSX1:_4190_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1343_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[3] layer 1 580 -420
cell 2453 DFFPOSX1:_4191_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1344_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[4] layer 1 580 -420
cell 2454 DFFPOSX1:_4192_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1345_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[5] layer 1 580 -420
cell 2455 DFFPOSX1:_4193_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1346_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[6] layer 1 580 -420
cell 2456 DFFPOSX1:_4194_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1347_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[7] layer 1 580 -420
cell 2457 DFFPOSX1:_4195_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1348_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[8] layer 1 580 -420
cell 2458 DFFPOSX1:_4196_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1349_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[9] layer 1 580 -420
cell 2459 DFFPOSX1:_4197_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1350_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[10] layer 1 580 -420
cell 2460 DFFPOSX1:_4198_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1351_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[11] layer 1 580 -420
cell 2461 DFFPOSX1:_4199_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1352_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[12] layer 1 580 -420
cell 2462 DFFPOSX1:_4200_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1353_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[13] layer 1 580 -420
cell 2463 DFFPOSX1:_4201_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1354_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[14] layer 1 580 -420
cell 2464 DFFPOSX1:_4202_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1355_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[3]\[15] layer 1 580 -420
cell 2465 DFFPOSX1:_4203_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1292_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[0] layer 1 580 -420
cell 2466 DFFPOSX1:_4204_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1293_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[1] layer 1 580 -420
cell 2467 DFFPOSX1:_4205_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1294_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[2] layer 1 580 -420
cell 2468 DFFPOSX1:_4206_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1295_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[3] layer 1 580 -420
cell 2469 DFFPOSX1:_4207_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1296_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[4] layer 1 580 -420
cell 2470 DFFPOSX1:_4208_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1297_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[5] layer 1 580 -420
cell 2471 DFFPOSX1:_4209_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1298_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[6] layer 1 580 -420
cell 2472 DFFPOSX1:_4210_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1299_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[7] layer 1 580 -420
cell 2473 DFFPOSX1:_4211_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1300_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[8] layer 1 580 -420
cell 2474 DFFPOSX1:_4212_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1301_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[9] layer 1 580 -420
cell 2475 DFFPOSX1:_4213_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1302_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[10] layer 1 580 -420
cell 2476 DFFPOSX1:_4214_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1303_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[11] layer 1 580 -420
cell 2477 DFFPOSX1:_4215_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1304_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[12] layer 1 580 -420
cell 2478 DFFPOSX1:_4216_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1305_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[13] layer 1 580 -420
cell 2479 DFFPOSX1:_4217_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1306_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[14] layer 1 580 -420
cell 2480 DFFPOSX1:_4218_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1307_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[6]\[15] layer 1 580 -420
cell 2481 DFFPOSX1:_4219_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1356_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[0] layer 1 580 -420
cell 2482 DFFPOSX1:_4220_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1357_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[1] layer 1 580 -420
cell 2483 DFFPOSX1:_4221_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1358_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[2] layer 1 580 -420
cell 2484 DFFPOSX1:_4222_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1359_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[3] layer 1 580 -420
cell 2485 DFFPOSX1:_4223_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1360_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[4] layer 1 580 -420
cell 2486 DFFPOSX1:_4224_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1361_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[5] layer 1 580 -420
cell 2487 DFFPOSX1:_4225_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1362_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[6] layer 1 580 -420
cell 2488 DFFPOSX1:_4226_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1363_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[7] layer 1 580 -420
cell 2489 DFFPOSX1:_4227_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1364_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[8] layer 1 580 -420
cell 2490 DFFPOSX1:_4228_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1365_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[9] layer 1 580 -420
cell 2491 DFFPOSX1:_4229_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1366_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[10] layer 1 580 -420
cell 2492 DFFPOSX1:_4230_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1367_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[11] layer 1 580 -420
cell 2493 DFFPOSX1:_4231_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1368_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[12] layer 1 580 -420
cell 2494 DFFPOSX1:_4232_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1369_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[13] layer 1 580 -420
cell 2495 DFFPOSX1:_4233_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1370_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[14] layer 1 580 -420
cell 2496 DFFPOSX1:_4234_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1371_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[2]\[15] layer 1 580 -420
cell 2497 DFFPOSX1:_4235_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1308_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[0] layer 1 580 -420
cell 2498 DFFPOSX1:_4236_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1309_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[1] layer 1 580 -420
cell 2499 DFFPOSX1:_4237_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1310_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[2] layer 1 580 -420
cell 2500 DFFPOSX1:_4238_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1311_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[3] layer 1 580 -420
cell 2501 DFFPOSX1:_4239_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1312_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[4] layer 1 580 -420
cell 2502 DFFPOSX1:_4240_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1313_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[5] layer 1 580 -420
cell 2503 DFFPOSX1:_4241_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1314_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[6] layer 1 580 -420
cell 2504 DFFPOSX1:_4242_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1315_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[7] layer 1 580 -420
cell 2505 DFFPOSX1:_4243_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1316_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[8] layer 1 580 -420
cell 2506 DFFPOSX1:_4244_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1317_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[9] layer 1 580 -420
cell 2507 DFFPOSX1:_4245_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1318_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[10] layer 1 580 -420
cell 2508 DFFPOSX1:_4246_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1319_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[11] layer 1 580 -420
cell 2509 DFFPOSX1:_4247_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1320_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[12] layer 1 580 -420
cell 2510 DFFPOSX1:_4248_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1321_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[13] layer 1 580 -420
cell 2511 DFFPOSX1:_4249_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1322_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[14] layer 1 580 -420
cell 2512 DFFPOSX1:_4250_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1323_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[5]\[15] layer 1 580 -420
cell 2513 DFFPOSX1:_4251_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1324_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[0] layer 1 580 -420
cell 2514 DFFPOSX1:_4252_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1325_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[1] layer 1 580 -420
cell 2515 DFFPOSX1:_4253_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1326_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[2] layer 1 580 -420
cell 2516 DFFPOSX1:_4254_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1327_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[3] layer 1 580 -420
cell 2517 DFFPOSX1:_4255_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1328_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[4] layer 1 580 -420
cell 2518 DFFPOSX1:_4256_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1329_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[5] layer 1 580 -420
cell 2519 DFFPOSX1:_4257_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1330_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[6] layer 1 580 -420
cell 2520 DFFPOSX1:_4258_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1331_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[7] layer 1 580 -420
cell 2521 DFFPOSX1:_4259_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1332_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[8] layer 1 580 -420
cell 2522 DFFPOSX1:_4260_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1333_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[9] layer 1 580 -420
cell 2523 DFFPOSX1:_4261_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1334_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[10] layer 1 580 -420
cell 2524 DFFPOSX1:_4262_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1335_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[11] layer 1 580 -420
cell 2525 DFFPOSX1:_4263_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1336_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[12] layer 1 580 -420
cell 2526 DFFPOSX1:_4264_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1337_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[13] layer 1 580 -420
cell 2527 DFFPOSX1:_4265_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1338_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[14] layer 1 580 -420
cell 2528 DFFPOSX1:_4266_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1339_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[4]\[15] layer 1 580 -420
cell 2529 DFFPOSX1:_4267_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1372_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[0] layer 1 580 -420
cell 2530 DFFPOSX1:_4268_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1373_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[1] layer 1 580 -420
cell 2531 DFFPOSX1:_4269_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1374_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[2] layer 1 580 -420
cell 2532 DFFPOSX1:_4270_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1375_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[3] layer 1 580 -420
cell 2533 DFFPOSX1:_4271_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1376_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[4] layer 1 580 -420
cell 2534 DFFPOSX1:_4272_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1377_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[5] layer 1 580 -420
cell 2535 DFFPOSX1:_4273_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1378_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[6] layer 1 580 -420
cell 2536 DFFPOSX1:_4274_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1379_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[7] layer 1 580 -420
cell 2537 DFFPOSX1:_4275_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1380_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[8] layer 1 580 -420
cell 2538 DFFPOSX1:_4276_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1381_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[9] layer 1 580 -420
cell 2539 DFFPOSX1:_4277_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1382_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[10] layer 1 580 -420
cell 2540 DFFPOSX1:_4278_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1383_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[11] layer 1 580 -420
cell 2541 DFFPOSX1:_4279_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1384_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[12] layer 1 580 -420
cell 2542 DFFPOSX1:_4280_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1385_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[13] layer 1 580 -420
cell 2543 DFFPOSX1:_4281_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1386_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[14] layer 1 580 -420
cell 2544 DFFPOSX1:_4282_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1387_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[1]\[15] layer 1 580 -420
cell 2545 DFFPOSX1:_4283_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1388_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[0] layer 1 580 -420
cell 2546 DFFPOSX1:_4284_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1389_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[1] layer 1 580 -420
cell 2547 DFFPOSX1:_4285_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1390_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[2] layer 1 580 -420
cell 2548 DFFPOSX1:_4286_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1391_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[3] layer 1 580 -420
cell 2549 DFFPOSX1:_4287_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1392_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[4] layer 1 580 -420
cell 2550 DFFPOSX1:_4288_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1393_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[5] layer 1 580 -420
cell 2551 DFFPOSX1:_4289_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1394_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[6] layer 1 580 -420
cell 2552 DFFPOSX1:_4290_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1395_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[7] layer 1 580 -420
cell 2553 DFFPOSX1:_4291_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1396_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[8] layer 1 580 -420
cell 2554 DFFPOSX1:_4292_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1397_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[9] layer 1 580 -420
cell 2555 DFFPOSX1:_4293_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1398_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[10] layer 1 580 -420
cell 2556 DFFPOSX1:_4294_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1399_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[11] layer 1 580 -420
cell 2557 DFFPOSX1:_4295_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1400_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[12] layer 1 580 -420
cell 2558 DFFPOSX1:_4296_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1401_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[13] layer 1 580 -420
cell 2559 DFFPOSX1:_4297_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1402_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[14] layer 1 580 -420
cell 2560 DFFPOSX1:_4298_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1403_ layer 1 -450 -110
pin name Q signal \internal_register_inst_07.internal_reg[0]\[15] layer 1 580 -420
cell 2561 DFFPOSX1:_4299_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[0] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[0] layer 1 580 -420
cell 2562 DFFPOSX1:_4300_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[1] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[1] layer 1 580 -420
cell 2563 DFFPOSX1:_4301_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[2] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[2] layer 1 580 -420
cell 2564 DFFPOSX1:_4302_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[3] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[3] layer 1 580 -420
cell 2565 DFFPOSX1:_4303_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[4] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[4] layer 1 580 -420
cell 2566 DFFPOSX1:_4304_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[5] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[5] layer 1 580 -420
cell 2567 DFFPOSX1:_4305_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[6] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[6] layer 1 580 -420
cell 2568 DFFPOSX1:_4306_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[7] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[7] layer 1 580 -420
cell 2569 DFFPOSX1:_4307_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[8] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[8] layer 1 580 -420
cell 2570 DFFPOSX1:_4308_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[9] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[9] layer 1 580 -420
cell 2571 DFFPOSX1:_4309_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[10] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[10] layer 1 580 -420
cell 2572 DFFPOSX1:_4310_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[11] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[11] layer 1 580 -420
cell 2573 DFFPOSX1:_4311_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[12] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[12] layer 1 580 -420
cell 2574 DFFPOSX1:_4312_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[13] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[13] layer 1 580 -420
cell 2575 DFFPOSX1:_4313_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[14] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[14] layer 1 580 -420
cell 2576 DFFPOSX1:_4314_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1274_[15] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.ra_out\[15] layer 1 580 -420
cell 2577 DFFPOSX1:_4315_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[0] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[0] layer 1 580 -420
cell 2578 DFFPOSX1:_4316_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[1] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[1] layer 1 580 -420
cell 2579 DFFPOSX1:_4317_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[2] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[2] layer 1 580 -420
cell 2580 DFFPOSX1:_4318_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[3] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[3] layer 1 580 -420
cell 2581 DFFPOSX1:_4319_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[4] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[4] layer 1 580 -420
cell 2582 DFFPOSX1:_4320_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[5] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[5] layer 1 580 -420
cell 2583 DFFPOSX1:_4321_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[6] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[6] layer 1 580 -420
cell 2584 DFFPOSX1:_4322_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[7] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[7] layer 1 580 -420
cell 2585 DFFPOSX1:_4323_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[8] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[8] layer 1 580 -420
cell 2586 DFFPOSX1:_4324_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[9] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[9] layer 1 580 -420
cell 2587 DFFPOSX1:_4325_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[10] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[10] layer 1 580 -420
cell 2588 DFFPOSX1:_4326_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[11] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[11] layer 1 580 -420
cell 2589 DFFPOSX1:_4327_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[12] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[12] layer 1 580 -420
cell 2590 DFFPOSX1:_4328_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[13] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[13] layer 1 580 -420
cell 2591 DFFPOSX1:_4329_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[14] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[14] layer 1 580 -420
cell 2592 DFFPOSX1:_4330_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1275_[15] layer 1 -450 -110
pin name Q signal \internal_register_inst_07.rb_out\[15] layer 1 580 -420
cell 2593 INVX4:_4331_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name reset_bF$pin/A signal reset_bF$buf5 layer 1 -160 -340
end_pin_group
pin name Y signal _1942_ layer 1 0 0
cell 2594 INVX1:_4332_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \control_unit_ints_09.pc_op\[1] layer 1 -80 -540
pin name Y signal _1943_ layer 1 80 0
cell 2595 INVX1:_4333_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \control_unit_ints_09.pc_op\[0] layer 1 -80 -540
pin name Y signal _1944_ layer 1 80 0
cell 2596 NOR2X1:_4334_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1943_ layer 1 -160 -540
pin name B signal _1944_ layer 1 160 -60
pin name Y signal _1945_ layer 1 0 -300
cell 2597 NAND2X1:_4335_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \address_mux_inst_05.pc_out\[0] layer 1 -160 -340
pin name B signal _1945_ layer 1 160 140
pin name Y signal _1946_ layer 1 100 -680
cell 2598 INVX1:_4336_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[0] layer 1 -80 -540
pin name Y signal _1947_ layer 1 80 0
cell 2599 NOR2X1:_4337_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.pc_op\[0] layer 1 -160 -540
pin name B signal _1943_ layer 1 160 -60
pin name Y signal _1948_ layer 1 0 -300
cell 2600 NOR2X1:_4338_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \control_unit_ints_09.pc_op\[1] layer 1 -160 -540
pin name B signal _1944_ layer 1 160 -60
pin name Y signal _1949_ layer 1 0 -300
cell 2601 AOI22X1:_4339_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1948_ layer 1 -240 -70
pin name B signal _1947_ layer 1 -160 -260
pin name C signal pc_in[0] layer 1 320 -60
pin name D signal _1949_ layer 1 140 -180
pin name Y signal _1950_ layer 1 10 -430
cell 2602 AOI21X1:_4340_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1950_ layer 1 -160 -70
pin name B signal _1946_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[0] layer 1 80 -680
cell 2603 INVX1:_4341_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[1] layer 1 -80 -540
pin name Y signal _1951_ layer 1 80 0
cell 2604 NAND2X1:_4342_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1947_ layer 1 -160 -340
pin name B signal _1951_ layer 1 160 140
pin name Y signal _1952_ layer 1 100 -680
cell 2605 AND2X2:_4343_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \address_mux_inst_05.pc_out\[0] layer 1 -240 -260
pin name B signal \address_mux_inst_05.pc_out\[1] layer 1 -80 -100
pin name Y signal _1953_ layer 1 180 -680
cell 2606 INVX1:_4344_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _1953_ layer 1 -80 -540
pin name Y signal _1954_ layer 1 80 0
cell 2607 NAND3X1:_4345_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1952_ layer 1 -40 -100
pin name C signal _1954_ layer 1 80 260
pin name Y signal _1955_ layer 1 -80 680
cell 2608 AOI22X1:_4346_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[1] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[1] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1956_ layer 1 10 -430
cell 2609 AOI21X1:_4347_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1956_ layer 1 -160 -70
pin name B signal _1955_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[1] layer 1 80 -680
cell 2610 INVX1:_4348_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[2] layer 1 -80 -540
pin name Y signal _1957_ layer 1 80 0
cell 2611 OAI21X1:_4349_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1947_ layer 1 -160 -330
pin name B signal _1951_ layer 1 -80 -140
pin name C signal _1957_ layer 1 160 300
pin name Y signal _1958_ layer 1 50 -100
cell 2612 NAND3X1:_4350_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \address_mux_inst_05.pc_out\[0] layer 1 -240 60
pin name B signal \address_mux_inst_05.pc_out\[1] layer 1 -40 -100
pin name C signal \address_mux_inst_05.pc_out\[2] layer 1 80 260
pin name Y signal _1959_ layer 1 -80 680
cell 2613 NAND3X1:_4351_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1959_ layer 1 -40 -100
pin name C signal _1958_ layer 1 80 260
pin name Y signal _1960_ layer 1 -80 680
cell 2614 AOI22X1:_4352_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[2] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[2] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1961_ layer 1 10 -430
cell 2615 AOI21X1:_4353_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1961_ layer 1 -160 -70
pin name B signal _1960_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[2] layer 1 80 -680
cell 2616 INVX1:_4354_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[3] layer 1 -80 -540
pin name Y signal _1962_ layer 1 80 0
cell 2617 OAI21X1:_4355_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1957_ layer 1 -160 -330
pin name B signal _1954_ layer 1 -80 -140
pin name C signal _1962_ layer 1 160 300
pin name Y signal _1963_ layer 1 50 -100
cell 2618 NAND3X1:_4356_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \address_mux_inst_05.pc_out\[2] layer 1 -240 60
pin name B signal \address_mux_inst_05.pc_out\[3] layer 1 -40 -100
pin name C signal _1953_ layer 1 80 260
pin name Y signal _1964_ layer 1 -80 680
cell 2619 NAND3X1:_4357_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1964_ layer 1 -40 -100
pin name C signal _1963_ layer 1 80 260
pin name Y signal _1965_ layer 1 -80 680
cell 2620 AOI22X1:_4358_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[3] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[3] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1966_ layer 1 10 -430
cell 2621 AOI21X1:_4359_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1965_ layer 1 -160 -70
pin name B signal _1966_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[3] layer 1 80 -680
cell 2622 INVX2:_4360_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[4] layer 1 -80 -340
pin name Y signal _1967_ layer 1 80 0
cell 2623 OAI21X1:_4361_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1962_ layer 1 -160 -330
pin name B signal _1959_ layer 1 -80 -140
pin name C signal _1967_ layer 1 160 300
pin name Y signal _1968_ layer 1 50 -100
cell 2624 NOR3X1:_4362_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _1962_ layer 1 -350 -500
pin name B signal _1967_ layer 1 -200 -300
pin name C signal _1959_ layer 1 -40 -100
pin name Y signal _1969_ layer 1 -210 -670
cell 2625 INVX1:_4363_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _1969_ layer 1 -80 -540
pin name Y signal _1970_ layer 1 80 0
cell 2626 NAND3X1:_4364_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1968_ layer 1 -40 -100
pin name C signal _1970_ layer 1 80 260
pin name Y signal _1971_ layer 1 -80 680
cell 2627 AOI22X1:_4365_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[4] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[4] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1972_ layer 1 10 -430
cell 2628 AOI21X1:_4366_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1971_ layer 1 -160 -70
pin name B signal _1972_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[4] layer 1 80 -680
cell 2629 INVX1:_4367_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[5] layer 1 -80 -540
pin name Y signal _1973_ layer 1 80 0
cell 2630 OAI21X1:_4368_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1967_ layer 1 -160 -330
pin name B signal _1964_ layer 1 -80 -140
pin name C signal _1973_ layer 1 160 300
pin name Y signal _1974_ layer 1 50 -100
cell 2631 NOR3X1:_4369_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _1967_ layer 1 -350 -500
pin name B signal _1973_ layer 1 -200 -300
pin name C signal _1964_ layer 1 -40 -100
pin name Y signal _1975_ layer 1 -210 -670
cell 2632 INVX1:_4370_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _1975_ layer 1 -80 -540
pin name Y signal _1976_ layer 1 80 0
cell 2633 NAND3X1:_4371_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1974_ layer 1 -40 -100
pin name C signal _1976_ layer 1 80 260
pin name Y signal _1977_ layer 1 -80 680
cell 2634 AOI22X1:_4372_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[5] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[5] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1978_ layer 1 10 -430
cell 2635 AOI21X1:_4373_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1977_ layer 1 -160 -70
pin name B signal _1978_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[5] layer 1 80 -680
cell 2636 INVX1:_4374_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[6] layer 1 -80 -540
pin name Y signal _1979_ layer 1 80 0
cell 2637 OAI21X1:_4375_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1973_ layer 1 -160 -330
pin name B signal _1970_ layer 1 -80 -140
pin name C signal _1979_ layer 1 160 300
pin name Y signal _1980_ layer 1 50 -100
cell 2638 NAND3X1:_4376_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \address_mux_inst_05.pc_out\[5] layer 1 -240 60
pin name B signal \address_mux_inst_05.pc_out\[6] layer 1 -40 -100
pin name C signal _1969_ layer 1 80 260
pin name Y signal _1981_ layer 1 -80 680
cell 2639 NAND3X1:_4377_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1981_ layer 1 -40 -100
pin name C signal _1980_ layer 1 80 260
pin name Y signal _1982_ layer 1 -80 680
cell 2640 AOI22X1:_4378_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[6] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[6] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1983_ layer 1 10 -430
cell 2641 AOI21X1:_4379_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1982_ layer 1 -160 -70
pin name B signal _1983_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[6] layer 1 80 -680
cell 2642 INVX1:_4380_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[7] layer 1 -80 -540
pin name Y signal _1894_ layer 1 80 0
cell 2643 OAI21X1:_4381_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1979_ layer 1 -160 -330
pin name B signal _1976_ layer 1 -80 -140
pin name C signal _1894_ layer 1 160 300
pin name Y signal _1895_ layer 1 50 -100
cell 2644 NAND3X1:_4382_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \address_mux_inst_05.pc_out\[6] layer 1 -240 60
pin name B signal \address_mux_inst_05.pc_out\[7] layer 1 -40 -100
pin name C signal _1975_ layer 1 80 260
pin name Y signal _1896_ layer 1 -80 680
cell 2645 NAND3X1:_4383_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1896_ layer 1 -40 -100
pin name C signal _1895_ layer 1 80 260
pin name Y signal _1897_ layer 1 -80 680
cell 2646 AOI22X1:_4384_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[7] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[7] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1898_ layer 1 10 -430
cell 2647 AOI21X1:_4385_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1897_ layer 1 -160 -70
pin name B signal _1898_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[7] layer 1 80 -680
cell 2648 INVX1:_4386_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[8] layer 1 -80 -540
pin name Y signal _1899_ layer 1 80 0
cell 2649 OAI21X1:_4387_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1894_ layer 1 -160 -330
pin name B signal _1981_ layer 1 -80 -140
pin name C signal _1899_ layer 1 160 300
pin name Y signal _1900_ layer 1 50 -100
cell 2650 NOR3X1:_4388_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _1894_ layer 1 -350 -500
pin name B signal _1899_ layer 1 -200 -300
pin name C signal _1981_ layer 1 -40 -100
pin name Y signal _1901_ layer 1 -210 -670
cell 2651 INVX1:_4389_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _1901_ layer 1 -80 -540
pin name Y signal _1902_ layer 1 80 0
cell 2652 NAND3X1:_4390_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1900_ layer 1 -40 -100
pin name C signal _1902_ layer 1 80 260
pin name Y signal _1903_ layer 1 -80 680
cell 2653 AOI22X1:_4391_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[8] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[8] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1904_ layer 1 10 -430
cell 2654 AOI21X1:_4392_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1903_ layer 1 -160 -70
pin name B signal _1904_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[8] layer 1 80 -680
cell 2655 INVX1:_4393_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[9] layer 1 -80 -540
pin name Y signal _1905_ layer 1 80 0
cell 2656 NOR3X1:_4394_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _1899_ layer 1 -350 -500
pin name B signal _1905_ layer 1 -200 -300
pin name C signal _1896_ layer 1 -40 -100
pin name Y signal _1906_ layer 1 -210 -670
cell 2657 OAI21X1:_4395_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \address_mux_inst_05.pc_out\[9] layer 1 -160 -330
pin name B signal _1901_ layer 1 -80 -140
pin name C signal _1948_ layer 1 160 300
pin name Y signal _1907_ layer 1 50 -100
cell 2658 AOI22X1:_4396_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[9] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[9] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1908_ layer 1 10 -430
cell 2659 OAI21X1:_4397_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1906_ layer 1 -160 -330
pin name B signal _1907_ layer 1 -80 -140
pin name C signal _1908_ layer 1 160 300
pin name Y signal _1909_ layer 1 50 -100
cell 2660 AND2X2:_4398_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1909_ layer 1 -240 -260
pin_group
pin name reset_bF$pin/B signal reset_bF$buf4 layer 1 -80 -100
end_pin_group
pin name Y signal _1893_[9] layer 1 180 -680
cell 2661 NAND3X1:_4399_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \address_mux_inst_05.pc_out\[9] layer 1 -240 60
pin name B signal \address_mux_inst_05.pc_out\[10] layer 1 -40 -100
pin name C signal _1901_ layer 1 80 260
pin name Y signal _1910_ layer 1 -80 680
cell 2662 INVX1:_4400_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[10] layer 1 -80 -540
pin name Y signal _1911_ layer 1 80 0
cell 2663 OAI21X1:_4401_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1905_ layer 1 -160 -330
pin name B signal _1902_ layer 1 -80 -140
pin name C signal _1911_ layer 1 160 300
pin name Y signal _1912_ layer 1 50 -100
cell 2664 NAND3X1:_4402_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1910_ layer 1 -40 -100
pin name C signal _1912_ layer 1 80 260
pin name Y signal _1913_ layer 1 -80 680
cell 2665 AOI22X1:_4403_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[10] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[10] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1914_ layer 1 10 -430
cell 2666 AOI21X1:_4404_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1913_ layer 1 -160 -70
pin name B signal _1914_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[10] layer 1 80 -680
cell 2667 NAND3X1:_4405_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \address_mux_inst_05.pc_out\[10] layer 1 -240 60
pin name B signal \address_mux_inst_05.pc_out\[11] layer 1 -40 -100
pin name C signal _1906_ layer 1 80 260
pin name Y signal _1915_ layer 1 -80 680
cell 2668 INVX1:_4406_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[11] layer 1 -80 -540
pin name Y signal _1916_ layer 1 80 0
cell 2669 NAND2X1:_4407_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1916_ layer 1 -160 -340
pin name B signal _1910_ layer 1 160 140
pin name Y signal _1917_ layer 1 100 -680
cell 2670 NAND3X1:_4408_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1917_ layer 1 -40 -100
pin name C signal _1915_ layer 1 80 260
pin name Y signal _1918_ layer 1 -80 680
cell 2671 AOI22X1:_4409_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[11] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[11] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1919_ layer 1 10 -430
cell 2672 AOI21X1:_4410_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1918_ layer 1 -160 -70
pin name B signal _1919_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[11] layer 1 80 -680
cell 2673 INVX1:_4411_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[12] layer 1 -80 -540
pin name Y signal _1920_ layer 1 80 0
cell 2674 NOR3X1:_4412_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _1916_ layer 1 -350 -500
pin name B signal _1920_ layer 1 -200 -300
pin name C signal _1910_ layer 1 -40 -100
pin name Y signal _1921_ layer 1 -210 -670
cell 2675 OAI21X1:_4413_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1916_ layer 1 -160 -330
pin name B signal _1910_ layer 1 -80 -140
pin name C signal _1920_ layer 1 160 300
pin name Y signal _1922_ layer 1 50 -100
cell 2676 NAND2X1:_4414_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1948_ layer 1 -160 -340
pin name B signal _1922_ layer 1 160 140
pin name Y signal _1923_ layer 1 100 -680
cell 2677 AOI22X1:_4415_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[12] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[12] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1924_ layer 1 10 -430
cell 2678 OAI21X1:_4416_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1921_ layer 1 -160 -330
pin name B signal _1923_ layer 1 -80 -140
pin name C signal _1924_ layer 1 160 300
pin name Y signal _1925_ layer 1 50 -100
cell 2679 AND2X2:_4417_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1925_ layer 1 -240 -260
pin_group
pin name reset_bF$pin/B signal reset_bF$buf3 layer 1 -80 -100
end_pin_group
pin name Y signal _1893_[12] layer 1 180 -680
cell 2680 INVX1:_4418_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[13] layer 1 -80 -540
pin name Y signal _1926_ layer 1 80 0
cell 2681 NOR3X1:_4419_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _1920_ layer 1 -350 -500
pin name B signal _1926_ layer 1 -200 -300
pin name C signal _1915_ layer 1 -40 -100
pin name Y signal _1927_ layer 1 -210 -670
cell 2682 OAI21X1:_4420_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \address_mux_inst_05.pc_out\[13] layer 1 -160 -330
pin name B signal _1921_ layer 1 -80 -140
pin name C signal _1948_ layer 1 160 300
pin name Y signal _1928_ layer 1 50 -100
cell 2683 AOI22X1:_4421_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[13] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[13] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1929_ layer 1 10 -430
cell 2684 OAI21X1:_4422_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1927_ layer 1 -160 -330
pin name B signal _1928_ layer 1 -80 -140
pin name C signal _1929_ layer 1 160 300
pin name Y signal _1930_ layer 1 50 -100
cell 2685 AND2X2:_4423_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1930_ layer 1 -240 -260
pin_group
pin name reset_bF$pin/B signal reset_bF$buf2 layer 1 -80 -100
end_pin_group
pin name Y signal _1893_[13] layer 1 180 -680
cell 2686 NAND3X1:_4424_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \address_mux_inst_05.pc_out\[13] layer 1 -240 60
pin name B signal \address_mux_inst_05.pc_out\[14] layer 1 -40 -100
pin name C signal _1921_ layer 1 80 260
pin name Y signal _1931_ layer 1 -80 680
cell 2687 INVX1:_4425_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[14] layer 1 -80 -540
pin name Y signal _1932_ layer 1 80 0
cell 2688 INVX1:_4426_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _1921_ layer 1 -80 -540
pin name Y signal _1933_ layer 1 80 0
cell 2689 OAI21X1:_4427_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1926_ layer 1 -160 -330
pin name B signal _1933_ layer 1 -80 -140
pin name C signal _1932_ layer 1 160 300
pin name Y signal _1934_ layer 1 50 -100
cell 2690 NAND3X1:_4428_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1931_ layer 1 -40 -100
pin name C signal _1934_ layer 1 80 260
pin name Y signal _1935_ layer 1 -80 680
cell 2691 AOI22X1:_4429_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[14] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[14] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1936_ layer 1 10 -430
cell 2692 AOI21X1:_4430_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1935_ layer 1 -160 -70
pin name B signal _1936_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[14] layer 1 80 -680
cell 2693 NAND3X1:_4431_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \address_mux_inst_05.pc_out\[14] layer 1 -240 60
pin name B signal \address_mux_inst_05.pc_out\[15] layer 1 -40 -100
pin name C signal _1927_ layer 1 80 260
pin name Y signal _1937_ layer 1 -80 680
cell 2694 INVX1:_4432_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \address_mux_inst_05.pc_out\[15] layer 1 -80 -540
pin name Y signal _1938_ layer 1 80 0
cell 2695 NAND2X1:_4433_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _1938_ layer 1 -160 -340
pin name B signal _1931_ layer 1 160 140
pin name Y signal _1939_ layer 1 100 -680
cell 2696 NAND3X1:_4434_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1948_ layer 1 -240 60
pin name B signal _1939_ layer 1 -40 -100
pin name C signal _1937_ layer 1 80 260
pin name Y signal _1940_ layer 1 -80 680
cell 2697 AOI22X1:_4435_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _1949_ layer 1 -240 -70
pin name B signal pc_in[15] layer 1 -160 -260
pin name C signal \address_mux_inst_05.pc_out\[15] layer 1 320 -60
pin name D signal _1945_ layer 1 140 -180
pin name Y signal _1941_ layer 1 10 -430
cell 2698 AOI21X1:_4436_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _1940_ layer 1 -160 -70
pin name B signal _1941_ layer 1 -80 -260
pin name C signal _1942_ layer 1 240 -500
pin name Y signal _1893_[15] layer 1 80 -680
cell 2699 DFFPOSX1:_4437_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[0] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[0] layer 1 580 -420
cell 2700 DFFPOSX1:_4438_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[1] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[1] layer 1 580 -420
cell 2701 DFFPOSX1:_4439_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[2] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[2] layer 1 580 -420
cell 2702 DFFPOSX1:_4440_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[3] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[3] layer 1 580 -420
cell 2703 DFFPOSX1:_4441_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[4] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[4] layer 1 580 -420
cell 2704 DFFPOSX1:_4442_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[5] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[5] layer 1 580 -420
cell 2705 DFFPOSX1:_4443_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[6] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[6] layer 1 580 -420
cell 2706 DFFPOSX1:_4444_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf1 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[7] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[7] layer 1 580 -420
cell 2707 DFFPOSX1:_4445_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf0 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[8] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[8] layer 1 580 -420
cell 2708 DFFPOSX1:_4446_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf13 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[9] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[9] layer 1 580 -420
cell 2709 DFFPOSX1:_4447_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf12 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[10] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[10] layer 1 580 -420
cell 2710 DFFPOSX1:_4448_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[11] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[11] layer 1 580 -420
cell 2711 DFFPOSX1:_4449_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[12] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[12] layer 1 580 -420
cell 2712 DFFPOSX1:_4450_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[13] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[13] layer 1 580 -420
cell 2713 DFFPOSX1:_4451_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[14] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[14] layer 1 580 -420
cell 2714 DFFPOSX1:_4452_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name clock_bF$pin/CLK signal clock_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _1893_[15] layer 1 -450 -110
pin name Q signal \address_mux_inst_05.pc_out\[15] layer 1 580 -420
cell 2715 INVX1:_4453_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[0] layer 1 -80 -540
pin name Y signal _1984_ layer 1 80 0
cell 2716 NAND2X1:_4454_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \internal_register_inst_07.ra_out_0_bF$pin/A signal \internal_register_inst_07.ra_out_0_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \control_unit_ints_09.flag_bF$pin/B signal \control_unit_ints_09.flag_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _1985_ layer 1 100 -680
cell 2717 OAI21X1:_4455_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf2\ layer 1 -160 -330
end_pin_group
pin name B signal _1984_ layer 1 -80 -140
pin name C signal _1985_ layer 1 160 300
pin name Y signal pc_in[0] layer 1 50 -100
cell 2718 INVX1:_4456_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[1] layer 1 -80 -540
pin name Y signal _1986_ layer 1 80 0
cell 2719 NAND2X1:_4457_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf1\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_1_bF$pin/B signal \internal_register_inst_07.ra_out_1_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _1987_ layer 1 100 -680
cell 2720 OAI21X1:_4458_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf0\ layer 1 -160 -330
end_pin_group
pin name B signal _1986_ layer 1 -80 -140
pin name C signal _1987_ layer 1 160 300
pin name Y signal pc_in[1] layer 1 50 -100
cell 2721 INVX1:_4459_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[2] layer 1 -80 -540
pin name Y signal _1988_ layer 1 80 0
cell 2722 NAND2X1:_4460_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf6\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_2_bF$pin/B signal \internal_register_inst_07.ra_out_2_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _1989_ layer 1 100 -680
cell 2723 OAI21X1:_4461_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf5\ layer 1 -160 -330
end_pin_group
pin name B signal _1988_ layer 1 -80 -140
pin name C signal _1989_ layer 1 160 300
pin name Y signal pc_in[2] layer 1 50 -100
cell 2724 INVX1:_4462_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[3] layer 1 -80 -540
pin name Y signal _1990_ layer 1 80 0
cell 2725 NAND2X1:_4463_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf4\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_3_bF$pin/B signal \internal_register_inst_07.ra_out_3_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _1991_ layer 1 100 -680
cell 2726 OAI21X1:_4464_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf3\ layer 1 -160 -330
end_pin_group
pin name B signal _1990_ layer 1 -80 -140
pin name C signal _1991_ layer 1 160 300
pin name Y signal pc_in[3] layer 1 50 -100
cell 2727 INVX1:_4465_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[4] layer 1 -80 -540
pin name Y signal _1992_ layer 1 80 0
cell 2728 NAND2X1:_4466_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_4_bF$pin/B signal \internal_register_inst_07.ra_out_4_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _1993_ layer 1 100 -680
cell 2729 OAI21X1:_4467_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf1\ layer 1 -160 -330
end_pin_group
pin name B signal _1992_ layer 1 -80 -140
pin name C signal _1993_ layer 1 160 300
pin name Y signal pc_in[4] layer 1 50 -100
cell 2730 INVX1:_4468_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[5] layer 1 -80 -540
pin name Y signal _1994_ layer 1 80 0
cell 2731 NAND2X1:_4469_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf0\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_5_bF$pin/B signal \internal_register_inst_07.ra_out_5_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _1995_ layer 1 100 -680
cell 2732 OAI21X1:_4470_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf6\ layer 1 -160 -330
end_pin_group
pin name B signal _1994_ layer 1 -80 -140
pin name C signal _1995_ layer 1 160 300
pin name Y signal pc_in[5] layer 1 50 -100
cell 2733 INVX1:_4471_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[6] layer 1 -80 -540
pin name Y signal _1996_ layer 1 80 0
cell 2734 NAND2X1:_4472_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf5\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_6_bF$pin/B signal \internal_register_inst_07.ra_out_6_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _1997_ layer 1 100 -680
cell 2735 OAI21X1:_4473_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf4\ layer 1 -160 -330
end_pin_group
pin name B signal _1996_ layer 1 -80 -140
pin name C signal _1997_ layer 1 160 300
pin name Y signal pc_in[6] layer 1 50 -100
cell 2736 INVX1:_4474_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[7] layer 1 -80 -540
pin name Y signal _1998_ layer 1 80 0
cell 2737 NAND2X1:_4475_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf3\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_7_bF$pin/B signal \internal_register_inst_07.ra_out_7_bF$buf2\ layer 1 160 140
end_pin_group
pin name Y signal _1999_ layer 1 100 -680
cell 2738 OAI21X1:_4476_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf2\ layer 1 -160 -330
end_pin_group
pin name B signal _1998_ layer 1 -80 -140
pin name C signal _1999_ layer 1 160 300
pin name Y signal pc_in[7] layer 1 50 -100
cell 2739 INVX1:_4477_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[8] layer 1 -80 -540
pin name Y signal _2000_ layer 1 80 0
cell 2740 NAND2X1:_4478_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf1\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_8_bF$pin/B signal \internal_register_inst_07.ra_out_8_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _2001_ layer 1 100 -680
cell 2741 OAI21X1:_4479_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf0\ layer 1 -160 -330
end_pin_group
pin name B signal _2000_ layer 1 -80 -140
pin name C signal _2001_ layer 1 160 300
pin name Y signal pc_in[8] layer 1 50 -100
cell 2742 INVX1:_4480_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[9] layer 1 -80 -540
pin name Y signal _2002_ layer 1 80 0
cell 2743 NAND2X1:_4481_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf6\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_9_bF$pin/B signal \internal_register_inst_07.ra_out_9_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _2003_ layer 1 100 -680
cell 2744 OAI21X1:_4482_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf5\ layer 1 -160 -330
end_pin_group
pin name B signal _2002_ layer 1 -80 -140
pin name C signal _2003_ layer 1 160 300
pin name Y signal pc_in[9] layer 1 50 -100
cell 2745 INVX1:_4483_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[10] layer 1 -80 -540
pin name Y signal _2004_ layer 1 80 0
cell 2746 NAND2X1:_4484_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf4\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_10_bF$pin/B signal \internal_register_inst_07.ra_out_10_bF$buf1\ layer 1 160 140
end_pin_group
pin name Y signal _2005_ layer 1 100 -680
cell 2747 OAI21X1:_4485_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf3\ layer 1 -160 -330
end_pin_group
pin name B signal _2004_ layer 1 -80 -140
pin name C signal _2005_ layer 1 160 300
pin name Y signal pc_in[10] layer 1 50 -100
cell 2748 INVX1:_4486_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[11] layer 1 -80 -540
pin name Y signal _2006_ layer 1 80 0
cell 2749 NAND2X1:_4487_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf2\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_11_bF$pin/B signal \internal_register_inst_07.ra_out_11_bF$buf4\ layer 1 160 140
end_pin_group
pin name Y signal _2007_ layer 1 100 -680
cell 2750 OAI21X1:_4488_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf1\ layer 1 -160 -330
end_pin_group
pin name B signal _2006_ layer 1 -80 -140
pin name C signal _2007_ layer 1 160 300
pin name Y signal pc_in[11] layer 1 50 -100
cell 2751 INVX1:_4489_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[12] layer 1 -80 -540
pin name Y signal _2008_ layer 1 80 0
cell 2752 NAND2X1:_4490_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf0\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_12_bF$pin/B signal \internal_register_inst_07.ra_out_12_bF$buf3\ layer 1 160 140
end_pin_group
pin name Y signal _2009_ layer 1 100 -680
cell 2753 OAI21X1:_4491_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf6\ layer 1 -160 -330
end_pin_group
pin name B signal _2008_ layer 1 -80 -140
pin name C signal _2009_ layer 1 160 300
pin name Y signal pc_in[12] layer 1 50 -100
cell 2754 INVX1:_4492_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[13] layer 1 -80 -540
pin name Y signal _2010_ layer 1 80 0
cell 2755 NAND2X1:_4493_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf5\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_13_bF$pin/B signal \internal_register_inst_07.ra_out_13_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _2011_ layer 1 100 -680
cell 2756 OAI21X1:_4494_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf4\ layer 1 -160 -330
end_pin_group
pin name B signal _2010_ layer 1 -80 -140
pin name C signal _2011_ layer 1 160 300
pin name Y signal pc_in[13] layer 1 50 -100
cell 2757 INVX1:_4495_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[14] layer 1 -80 -540
pin name Y signal _2012_ layer 1 80 0
cell 2758 NAND2X1:_4496_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf3\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_14_bF$pin/B signal \internal_register_inst_07.ra_out_14_bF$buf0\ layer 1 160 140
end_pin_group
pin name Y signal _2013_ layer 1 100 -680
cell 2759 OAI21X1:_4497_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf2\ layer 1 -160 -330
end_pin_group
pin name B signal _2012_ layer 1 -80 -140
pin name C signal _2013_ layer 1 160 300
pin name Y signal pc_in[14] layer 1 50 -100
cell 2760 INVX1:_4498_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \data_mux_inst_06.imm_out\[15] layer 1 -80 -540
pin name Y signal _2014_ layer 1 80 0
cell 2761 NAND2X1:_4499_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf1\ layer 1 -160 -340
end_pin_group
pin_group
pin name \internal_register_inst_07.ra_out_15_bF$pin/B signal \internal_register_inst_07.ra_out_15_bF$buf1\ layer 1 160 140
end_pin_group
pin name Y signal _2015_ layer 1 100 -680
cell 2762 OAI21X1:_4500_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name \control_unit_ints_09.flag_bF$pin/A signal \control_unit_ints_09.flag_bF$buf0\ layer 1 -160 -330
end_pin_group
pin name B signal _2014_ layer 1 -80 -140
pin name C signal _2015_ layer 1 160 300
pin name Y signal pc_in[15] layer 1 50 -100
pad 1 name twpin_adrs_bus[15]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[15] signal adrs_bus[15] layer 1 0 0
pad 2 name twpin_adrs_bus[14]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[14] signal adrs_bus[14] layer 1 0 0
pad 3 name twpin_adrs_bus[13]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[13] signal adrs_bus[13] layer 1 0 0
pad 4 name twpin_adrs_bus[12]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[12] signal adrs_bus[12] layer 1 0 0
pad 5 name twpin_adrs_bus[11]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[11] signal adrs_bus[11] layer 1 0 0
pad 6 name twpin_adrs_bus[10]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[10] signal adrs_bus[10] layer 1 0 0
pad 7 name twpin_adrs_bus[9]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[9] signal adrs_bus[9] layer 1 0 0
pad 8 name twpin_adrs_bus[8]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[8] signal adrs_bus[8] layer 1 0 0
pad 9 name twpin_adrs_bus[7]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[7] signal adrs_bus[7] layer 1 0 0
pad 10 name twpin_adrs_bus[6]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[6] signal adrs_bus[6] layer 1 0 0
pad 11 name twpin_adrs_bus[5]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[5] signal adrs_bus[5] layer 1 0 0
pad 12 name twpin_adrs_bus[4]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[4] signal adrs_bus[4] layer 1 0 0
pad 13 name twpin_adrs_bus[3]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[3] signal adrs_bus[3] layer 1 0 0
pad 14 name twpin_adrs_bus[2]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[2] signal adrs_bus[2] layer 1 0 0
pad 15 name twpin_adrs_bus[1]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[1] signal adrs_bus[1] layer 1 0 0
pad 16 name twpin_adrs_bus[0]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name adrs_bus[0] signal adrs_bus[0] layer 1 0 0

pad 17 name twpin_clock
corners 4 -80 -200 -80 200 80 200 80 -200
pin name clock signal clock layer 1 0 0

pad 18 name twpin_data_in[15]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[15] signal data_in[15] layer 1 0 0
pad 19 name twpin_data_in[14]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[14] signal data_in[14] layer 1 0 0
pad 20 name twpin_data_in[13]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[13] signal data_in[13] layer 1 0 0
pad 21 name twpin_data_in[12]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[12] signal data_in[12] layer 1 0 0
pad 22 name twpin_data_in[11]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[11] signal data_in[11] layer 1 0 0
pad 23 name twpin_data_in[10]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[10] signal data_in[10] layer 1 0 0
pad 24 name twpin_data_in[9]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[9] signal data_in[9] layer 1 0 0
pad 25 name twpin_data_in[8]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[8] signal data_in[8] layer 1 0 0
pad 26 name twpin_data_in[7]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[7] signal data_in[7] layer 1 0 0
pad 27 name twpin_data_in[6]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[6] signal data_in[6] layer 1 0 0
pad 28 name twpin_data_in[5]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[5] signal data_in[5] layer 1 0 0
pad 29 name twpin_data_in[4]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[4] signal data_in[4] layer 1 0 0
pad 30 name twpin_data_in[3]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[3] signal data_in[3] layer 1 0 0
pad 31 name twpin_data_in[2]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[2] signal data_in[2] layer 1 0 0
pad 32 name twpin_data_in[1]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[1] signal data_in[1] layer 1 0 0
pad 33 name twpin_data_in[0]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_in[0] signal data_in[0] layer 1 0 0

pad 34 name twpin_data_out[15]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[15] signal data_out[15] layer 1 0 0
pad 35 name twpin_data_out[14]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[14] signal data_out[14] layer 1 0 0
pad 36 name twpin_data_out[13]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[13] signal data_out[13] layer 1 0 0
pad 37 name twpin_data_out[12]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[12] signal data_out[12] layer 1 0 0
pad 38 name twpin_data_out[11]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[11] signal data_out[11] layer 1 0 0
pad 39 name twpin_data_out[10]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[10] signal data_out[10] layer 1 0 0
pad 40 name twpin_data_out[9]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[9] signal data_out[9] layer 1 0 0
pad 41 name twpin_data_out[8]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[8] signal data_out[8] layer 1 0 0
pad 42 name twpin_data_out[7]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[7] signal data_out[7] layer 1 0 0
pad 43 name twpin_data_out[6]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[6] signal data_out[6] layer 1 0 0
pad 44 name twpin_data_out[5]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[5] signal data_out[5] layer 1 0 0
pad 45 name twpin_data_out[4]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[4] signal data_out[4] layer 1 0 0
pad 46 name twpin_data_out[3]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[3] signal data_out[3] layer 1 0 0
pad 47 name twpin_data_out[2]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[2] signal data_out[2] layer 1 0 0
pad 48 name twpin_data_out[1]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[1] signal data_out[1] layer 1 0 0
pad 49 name twpin_data_out[0]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name data_out[0] signal data_out[0] layer 1 0 0

pad 50 name twpin_mem_rd
corners 4 -80 -200 -80 200 80 200 80 -200
pin name mem_rd signal mem_rd layer 1 0 0

pad 51 name twpin_mem_wr
corners 4 -80 -200 -80 200 80 200 80 -200
pin name mem_wr signal mem_wr layer 1 0 0

pad 52 name twpin_reset
corners 4 -80 -200 -80 200 80 200 80 -200
pin name reset signal reset layer 1 0 0

