{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4258, "design__instance__area": 73594.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 77, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05735432729125023, "power__switching__total": 0.020588405430316925, "power__leakage__total": 1.0922632327492465e-06, "power__total": 0.0779438242316246, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.3203696287824883, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.3203696287824883, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.603071720742486, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.4423019853341756, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 77, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.571372965113794, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.571372965113794, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.2548428207259549, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.9612784174081197, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -81.7655655215345, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.9612784174081197, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 68, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.961278, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 57, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 77, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.20797497646049565, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.20797497646049565, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2769846652660833, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.054347194949284, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 77, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": 0.5828286906950763, "clock__skew__worst_setup": 0.20378127539982185, "timing__hold__ws": 0.2028963721130176, "timing__setup__ws": -3.142131088699162, "timing__hold__tns": 0, "timing__setup__tns": -93.48554195371946, "timing__hold__wns": 0, "timing__setup__wns": -3.142131088699162, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 208, "timing__setup_r2r__ws": -3.142131, "timing__setup_r2r_vio__count": 175, "design__die__bbox": "0.0 0.0 412.34 430.26", "design__core__bbox": "6.72 15.68 405.44 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 177413, "design__core__area": 157861, "design__instance__count__stdcell": 4258, "design__instance__area__stdcell": 73594.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.466195, "design__instance__utilization__stdcell": 0.466195, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10817454, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 74396.9, "design__violations": 0, "design__instance__count__setup_buffer": 22, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2160, "route__net__special": 2, "route__drc_errors__iter:1": 0, "route__wirelength__iter:1": 85105, "route__drc_errors__iter:2": 39, "route__wirelength__iter:2": 85237, "route__drc_errors__iter:3": 24, "route__wirelength__iter:3": 85132, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 85105, "route__drc_errors": 0, "route__wirelength": 85105, "route__vias": 14429, "route__vias__singlecut": 14429, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 814.68, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 77, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.3144146143545846, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.3144146143545846, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5991415311241597, "timing__setup__ws__corner:min_tt_025C_5v00": 2.496979582664933, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 77, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.5617443336158111, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.5617443336158111, "timing__hold__ws__corner:min_ss_125C_4v50": 0.29872105634615154, "timing__setup__ws__corner:min_ss_125C_4v50": -2.8096432642378613, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -72.70719698765399, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.8096432642378613, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 66, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.809643, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 55, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 77, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.20378127539982185, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.20378127539982185, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.27447644933791293, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.081897158039919, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 77, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.3271378815989299, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.3271378815989299, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6077305497524813, "timing__setup__ws__corner:max_tt_025C_5v00": 2.377324182578846, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 77, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.5828286906950763, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.5828286906950763, "timing__hold__ws__corner:max_ss_125C_4v50": 0.2028963721130176, "timing__setup__ws__corner:max_ss_125C_4v50": -3.142131088699162, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -93.48554195371946, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.142131088699162, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 74, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.142131, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 63, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 77, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.21279012487677912, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.21279012487677912, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2773817920532232, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.021103119848912, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 88, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99855, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99959, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00145176, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00162549, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000394577, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00162549, "ir__voltage__worst": 5, "ir__drop__avg": 0.000413, "ir__drop__worst": 0.00145, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}