WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1296971 cumulative IPC: 3.855 (Simulation time: 00 hr 00 min 19 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1296971 cumulative IPC: 3.855 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 4422653 heartbeat IPC: 2.261 cumulative IPC: 1.6 (Simulation time: 00 hr 00 min 48 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 3125683 cumulative IPC: 1.6 (Simulation time: 00 hr 00 min 48 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 3125683 cumulative IPC: 1.6 (Simulation time: 00 hr 00 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/zeusmp_300B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.6 instructions: 5000000 cycles: 3125683
CPU 0 Branch Prediction Accuracy: 38.27% MPKI: 24.67 Average ROB Occupancy at Mispredict: 74.27
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0258
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 24.6
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      31590 HIT:      17837 MISS:      13753
LLC LOAD         ACCESS:      15347 HIT:       5334 MISS:      10013
LLC RFO          ACCESS:       7898 HIT:       4462 MISS:       3436
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       7968 HIT:       7963 MISS:          5
LLC TRANSLATION  ACCESS:        377 HIT:         78 MISS:        299
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 440.6 cycles
cpu0_DTLB TOTAL        ACCESS:     892822 HIT:     824721 MISS:      68101
cpu0_DTLB LOAD         ACCESS:     892822 HIT:     824721 MISS:      68101
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.646 cycles
cpu0_ITLB TOTAL        ACCESS:      12011 HIT:      12011 MISS:          0
cpu0_ITLB LOAD         ACCESS:      12011 HIT:      12011 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1137756 HIT:     901190 MISS:     236566
cpu0_L1D LOAD         ACCESS:     709615 HIT:     582472 MISS:     127143
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     427648 HIT:     318711 MISS:     108937
cpu0_L1D TRANSLATION  ACCESS:        493 HIT:          7 MISS:        486
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 31.29 cycles
cpu0_L1I TOTAL        ACCESS:      16564 HIT:      16564 MISS:          0
cpu0_L1I LOAD         ACCESS:      16564 HIT:      16564 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     178517 HIT:     154888 MISS:      23629
cpu0_L2C LOAD         ACCESS:     104718 HIT:      89371 MISS:      15347
cpu0_L2C RFO          ACCESS:      28255 HIT:      20357 MISS:       7898
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      45058 HIT:      45051 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:        486 HIT:        109 MISS:        377
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 277 cycles
cpu0_STLB TOTAL        ACCESS:      60583 HIT:      60163 MISS:        420
cpu0_STLB LOAD         ACCESS:      60583 HIT:      60163 MISS:        420
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 520.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5128
  ROW_BUFFER_MISS:       8614
 AVG DBUS CONGESTED CYCLE: 3.898
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         65
  FULL:        446
