

================================================================
== Vitis HLS Report for 'process_word_Pipeline_VITIS_LOOP_142_4'
================================================================
* Date:           Fri Dec 13 13:11:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.419 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.880 us|  0.880 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_4  |       86|       86|        17|         10|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 10, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bank_V = alloca i32 1"   --->   Operation 20 'alloca' 'bank_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%first_wrd_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %first_wrd"   --->   Operation 21 'read' 'first_wrd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rhs_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %rhs"   --->   Operation 22 'read' 'rhs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln125_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln125"   --->   Operation 23 'read' 'zext_ln125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rhs_cast = zext i5 %rhs_read"   --->   Operation 24 'zext' 'rhs_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln125_cast = zext i4 %zext_ln125_read"   --->   Operation 25 'zext' 'zext_ln125_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %bank_V"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body100"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bank_V_1 = load i4 %bank_V"   --->   Operation 28 'load' 'bank_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.65ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %bank_V_1, i4 8"   --->   Operation 30 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln840 = add i4 %bank_V_1, i4 1"   --->   Operation 32 'add' 'add_ln840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln1027, void %for.body100.split, void %for.end245.exitStub" [Accel.cpp:142]   --->   Operation 33 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bank_V_2_cast = zext i4 %bank_V_1"   --->   Operation 34 'zext' 'bank_V_2_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i4 %bank_V_1" [Accel.cpp:165]   --->   Operation 35 'zext' 'zext_ln165' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln165 = add i5 %zext_ln125_cast, i5 %zext_ln165" [Accel.cpp:165]   --->   Operation 36 'add' 'add_ln165' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln165, i3 0" [Accel.cpp:165]   --->   Operation 37 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln165, i1 0" [Accel.cpp:165]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i6 %tmp" [Accel.cpp:165]   --->   Operation 39 'zext' 'zext_ln165_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln165_1 = add i8 %p_shl8, i8 %zext_ln165_1" [Accel.cpp:165]   --->   Operation 40 'add' 'add_ln165_1' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln165 = or i8 %add_ln165_1, i8 1" [Accel.cpp:165]   --->   Operation 41 'or' 'or_ln165' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln165_3 = zext i8 %or_ln165" [Accel.cpp:165]   --->   Operation 42 'zext' 'zext_ln165_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%word_buffer_m_addr = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_3" [Accel.cpp:165]   --->   Operation 43 'getelementptr' 'word_buffer_m_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln165_3 = add i8 %add_ln165_1, i8 3" [Accel.cpp:165]   --->   Operation 44 'add' 'add_ln165_3' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln165_5 = zext i8 %add_ln165_3" [Accel.cpp:165]   --->   Operation 45 'zext' 'zext_ln165_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_10 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_5" [Accel.cpp:165]   --->   Operation 46 'getelementptr' 'word_buffer_m_addr_10' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr_3 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_3" [Accel.cpp:149]   --->   Operation 47 'getelementptr' 'line_buffer_m_0_addr_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr_5 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_5" [Accel.cpp:149]   --->   Operation 48 'getelementptr' 'line_buffer_m_0_addr_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_3" [Accel.cpp:165]   --->   Operation 49 'getelementptr' 'line_buffer_m_1_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr_4 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_5" [Accel.cpp:165]   --->   Operation 50 'getelementptr' 'line_buffer_m_1_addr_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lhs = trunc i4 %bank_V_1"   --->   Operation 51 'trunc' 'lhs' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i3 %lhs"   --->   Operation 52 'zext' 'zext_ln186' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%ret_V = sub i6 %zext_ln186, i6 %rhs_cast"   --->   Operation 53 'sub' 'ret_V' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V, i32 5"   --->   Operation 54 'bitselect' 'tmp_21' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%lb_addr = getelementptr i1 %lb, i64 0, i64 %bank_V_2_cast" [Accel.cpp:168]   --->   Operation 55 'getelementptr' 'lb_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%rb_addr = getelementptr i1 %rb, i64 0, i64 %bank_V_2_cast" [Accel.cpp:169]   --->   Operation 56 'getelementptr' 'rb_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.63ns)   --->   "%lb_load = load i3 %lb_addr" [Accel.cpp:168]   --->   Operation 57 'load' 'lb_load' <Predicate = (!icmp_ln1027)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 58 [2/2] (0.63ns)   --->   "%rb_load = load i3 %rb_addr" [Accel.cpp:169]   --->   Operation 58 'load' 'rb_load' <Predicate = (!icmp_ln1027)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %tmp_21, void %VITIS_LOOP_148_5_ifconv, void %VITIS_LOOP_155_6" [Accel.cpp:146]   --->   Operation 59 'br' 'br_ln146' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i6 %ret_V" [Accel.cpp:149]   --->   Operation 60 'trunc' 'trunc_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i3 %trunc_ln149" [Accel.cpp:149]   --->   Operation 61 'zext' 'zext_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln149 = add i5 %zext_ln125_cast, i5 %zext_ln149" [Accel.cpp:149]   --->   Operation 62 'add' 'add_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln149, i3 0" [Accel.cpp:149]   --->   Operation 63 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln149, i1 0" [Accel.cpp:149]   --->   Operation 64 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i6 %tmp_23" [Accel.cpp:149]   --->   Operation 65 'zext' 'zext_ln149_1' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.70ns)   --->   "%add_ln149_1 = add i8 %p_shl2, i8 %zext_ln149_1" [Accel.cpp:149]   --->   Operation 66 'add' 'add_ln149_1' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln149 = or i8 %add_ln149_1, i8 1" [Accel.cpp:149]   --->   Operation 67 'or' 'or_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln149_3 = zext i8 %or_ln149" [Accel.cpp:149]   --->   Operation 68 'zext' 'zext_ln149_3' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_2 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_3" [Accel.cpp:149]   --->   Operation 69 'getelementptr' 'word_buffer_m_addr_2' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln149_2 = add i8 %add_ln149_1, i8 2" [Accel.cpp:149]   --->   Operation 70 'add' 'add_ln149_2' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln149_4 = zext i8 %add_ln149_2" [Accel.cpp:149]   --->   Operation 71 'zext' 'zext_ln149_4' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_3 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_4" [Accel.cpp:149]   --->   Operation 72 'getelementptr' 'word_buffer_m_addr_3' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.59ns)   --->   "%word_buffer_m_load = load i8 %word_buffer_m_addr_2" [Accel.cpp:149]   --->   Operation 73 'load' 'word_buffer_m_load' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 74 [2/2] (0.59ns)   --->   "%word_buffer_m_load_1 = load i8 %word_buffer_m_addr_3" [Accel.cpp:149]   --->   Operation 74 'load' 'word_buffer_m_load_1' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln156)   --->   "%empty = trunc i6 %ret_V"   --->   Operation 75 'trunc' 'empty' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln156)   --->   "%add_i_i191 = xor i4 %empty, i4 8"   --->   Operation 76 'xor' 'add_i_i191' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln156)   --->   "%zext_ln156 = zext i4 %add_i_i191" [Accel.cpp:156]   --->   Operation 77 'zext' 'zext_ln156' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln156 = add i5 %zext_ln125_cast, i5 %zext_ln156" [Accel.cpp:156]   --->   Operation 78 'add' 'add_ln156' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln156, i3 0" [Accel.cpp:156]   --->   Operation 79 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln156, i1 0" [Accel.cpp:156]   --->   Operation 80 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i6 %tmp_22" [Accel.cpp:156]   --->   Operation 81 'zext' 'zext_ln156_1' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.70ns)   --->   "%add_ln156_1 = add i8 %p_shl, i8 %zext_ln156_1" [Accel.cpp:156]   --->   Operation 82 'add' 'add_ln156_1' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln156 = or i8 %add_ln156_1, i8 1" [Accel.cpp:156]   --->   Operation 83 'or' 'or_ln156' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln156_3 = zext i8 %or_ln156" [Accel.cpp:156]   --->   Operation 84 'zext' 'zext_ln156_3' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_3" [Accel.cpp:156]   --->   Operation 85 'getelementptr' 'old_word_buffer_m_addr' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln156_2 = add i8 %add_ln156_1, i8 2" [Accel.cpp:156]   --->   Operation 86 'add' 'add_ln156_2' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln156_4 = zext i8 %add_ln156_2" [Accel.cpp:156]   --->   Operation 87 'zext' 'zext_ln156_4' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_1 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_4" [Accel.cpp:156]   --->   Operation 88 'getelementptr' 'old_word_buffer_m_addr_1' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %first_wrd_read, void %cond.false154.0, void %for.inc166.1.critedge" [Accel.cpp:156]   --->   Operation 89 'br' 'br_ln156' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load = load i8 %old_word_buffer_m_addr" [Accel.cpp:156]   --->   Operation 90 'load' 'old_word_buffer_m_load' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 91 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_1" [Accel.cpp:156]   --->   Operation 91 'load' 'old_word_buffer_m_load_1' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 92 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_3" [Accel.cpp:156]   --->   Operation 92 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc166.1"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & tmp_21 & first_wrd_read)> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_5" [Accel.cpp:156]   --->   Operation 94 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc166.3"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & tmp_21 & first_wrd_read)> <Delay = 0.38>
ST_1 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln142 = store i4 %add_ln840, i4 %bank_V" [Accel.cpp:142]   --->   Operation 96 'store' 'store_ln142' <Predicate = (!icmp_ln1027)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln165_2 = add i8 %add_ln165_1, i8 2" [Accel.cpp:165]   --->   Operation 97 'add' 'add_ln165_2' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln165_4 = zext i8 %add_ln165_2" [Accel.cpp:165]   --->   Operation 98 'zext' 'zext_ln165_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_1 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_4" [Accel.cpp:165]   --->   Operation 99 'getelementptr' 'word_buffer_m_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln165_5 = add i8 %add_ln165_1, i8 5" [Accel.cpp:165]   --->   Operation 100 'add' 'add_ln165_5' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln165_7 = zext i8 %add_ln165_5" [Accel.cpp:165]   --->   Operation 101 'zext' 'zext_ln165_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_13 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_7" [Accel.cpp:165]   --->   Operation 102 'getelementptr' 'word_buffer_m_addr_13' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.70ns)   --->   "%add_ln165_7 = add i8 %add_ln165_1, i8 7" [Accel.cpp:165]   --->   Operation 103 'add' 'add_ln165_7' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln165_9 = zext i8 %add_ln165_7" [Accel.cpp:165]   --->   Operation 104 'zext' 'zext_ln165_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_16 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_9" [Accel.cpp:165]   --->   Operation 105 'getelementptr' 'word_buffer_m_addr_16' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr_4 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_4" [Accel.cpp:149]   --->   Operation 106 'getelementptr' 'line_buffer_m_0_addr_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr_7 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_7" [Accel.cpp:149]   --->   Operation 107 'getelementptr' 'line_buffer_m_0_addr_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr_9 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_9" [Accel.cpp:149]   --->   Operation 108 'getelementptr' 'line_buffer_m_0_addr_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr_3 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_4" [Accel.cpp:165]   --->   Operation 109 'getelementptr' 'line_buffer_m_1_addr_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr_6 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_7" [Accel.cpp:165]   --->   Operation 110 'getelementptr' 'line_buffer_m_1_addr_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr_8 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_9" [Accel.cpp:165]   --->   Operation 111 'getelementptr' 'line_buffer_m_1_addr_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 112 [1/2] (0.63ns)   --->   "%lb_load = load i3 %lb_addr" [Accel.cpp:168]   --->   Operation 112 'load' 'lb_load' <Predicate = (!icmp_ln1027)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 113 [1/2] (0.63ns)   --->   "%rb_load = load i3 %rb_addr" [Accel.cpp:169]   --->   Operation 113 'load' 'rb_load' <Predicate = (!icmp_ln1027)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln149_3 = add i8 %add_ln149_1, i8 3" [Accel.cpp:149]   --->   Operation 114 'add' 'add_ln149_3' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln149_5 = zext i8 %add_ln149_3" [Accel.cpp:149]   --->   Operation 115 'zext' 'zext_ln149_5' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_4 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_5" [Accel.cpp:149]   --->   Operation 116 'getelementptr' 'word_buffer_m_addr_4' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln149_4 = add i8 %add_ln149_1, i8 4" [Accel.cpp:149]   --->   Operation 117 'add' 'add_ln149_4' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln149_6 = zext i8 %add_ln149_4" [Accel.cpp:149]   --->   Operation 118 'zext' 'zext_ln149_6' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_5 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_6" [Accel.cpp:149]   --->   Operation 119 'getelementptr' 'word_buffer_m_addr_5' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_2 : Operation 120 [1/2] (0.59ns)   --->   "%word_buffer_m_load = load i8 %word_buffer_m_addr_2" [Accel.cpp:149]   --->   Operation 120 'load' 'word_buffer_m_load' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 121 [1/1] (0.59ns)   --->   "%store_ln149 = store i2 %word_buffer_m_load, i8 %line_buffer_m_0_addr_3" [Accel.cpp:149]   --->   Operation 121 'store' 'store_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 122 [1/2] (0.59ns)   --->   "%word_buffer_m_load_1 = load i8 %word_buffer_m_addr_3" [Accel.cpp:149]   --->   Operation 122 'load' 'word_buffer_m_load_1' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 123 [1/1] (0.59ns)   --->   "%store_ln149 = store i2 %word_buffer_m_load_1, i8 %line_buffer_m_0_addr_4" [Accel.cpp:149]   --->   Operation 123 'store' 'store_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 124 [2/2] (0.59ns)   --->   "%word_buffer_m_load_2 = load i8 %word_buffer_m_addr_4" [Accel.cpp:149]   --->   Operation 124 'load' 'word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 125 [2/2] (0.59ns)   --->   "%word_buffer_m_load_4 = load i8 %word_buffer_m_addr_5" [Accel.cpp:149]   --->   Operation 125 'load' 'word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 126 [1/1] (0.41ns)   --->   "%br_ln152 = br i1 %rb_load, void %cond.false137, void %VITIS_LOOP_164_7_ifconv" [Accel.cpp:152]   --->   Operation 126 'br' 'br_ln152' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.41>
ST_2 : Operation 127 [1/1] (0.70ns)   --->   "%add_ln156_3 = add i8 %add_ln156_1, i8 3" [Accel.cpp:156]   --->   Operation 127 'add' 'add_ln156_3' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln156_5 = zext i8 %add_ln156_3" [Accel.cpp:156]   --->   Operation 128 'zext' 'zext_ln156_5' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_2 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_5" [Accel.cpp:156]   --->   Operation 129 'getelementptr' 'old_word_buffer_m_addr_2' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.70ns)   --->   "%add_ln156_4 = add i8 %add_ln156_1, i8 4" [Accel.cpp:156]   --->   Operation 130 'add' 'add_ln156_4' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln156_6 = zext i8 %add_ln156_4" [Accel.cpp:156]   --->   Operation 131 'zext' 'zext_ln156_6' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_3 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_6" [Accel.cpp:156]   --->   Operation 132 'getelementptr' 'old_word_buffer_m_addr_3' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_2 : Operation 133 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load = load i8 %old_word_buffer_m_addr" [Accel.cpp:156]   --->   Operation 133 'load' 'old_word_buffer_m_load' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 134 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 %old_word_buffer_m_load, i8 %line_buffer_m_0_addr_3" [Accel.cpp:156]   --->   Operation 134 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 135 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_1" [Accel.cpp:156]   --->   Operation 135 'load' 'old_word_buffer_m_load_1' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln156 = br void %for.inc166.1" [Accel.cpp:156]   --->   Operation 136 'br' 'br_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.38>
ST_2 : Operation 137 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_2" [Accel.cpp:156]   --->   Operation 137 'load' 'old_word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 138 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_3" [Accel.cpp:156]   --->   Operation 138 'load' 'old_word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 139 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_7" [Accel.cpp:156]   --->   Operation 139 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 140 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc166.5"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & tmp_21 & first_wrd_read)> <Delay = 0.38>
ST_2 : Operation 141 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 0, i8 %line_buffer_m_0_addr_9" [Accel.cpp:156]   --->   Operation 141 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc166.7_ifconv"   --->   Operation 142 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & tmp_21 & first_wrd_read)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln165_4 = add i8 %add_ln165_1, i8 4" [Accel.cpp:165]   --->   Operation 143 'add' 'add_ln165_4' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln165_6 = zext i8 %add_ln165_4" [Accel.cpp:165]   --->   Operation 144 'zext' 'zext_ln165_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_11 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_6" [Accel.cpp:165]   --->   Operation 145 'getelementptr' 'word_buffer_m_addr_11' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr_6 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_6" [Accel.cpp:149]   --->   Operation 146 'getelementptr' 'line_buffer_m_0_addr_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr_5 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_6" [Accel.cpp:165]   --->   Operation 147 'getelementptr' 'line_buffer_m_1_addr_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.70ns)   --->   "%add_ln149_5 = add i8 %add_ln149_1, i8 5" [Accel.cpp:149]   --->   Operation 148 'add' 'add_ln149_5' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln149_7 = zext i8 %add_ln149_5" [Accel.cpp:149]   --->   Operation 149 'zext' 'zext_ln149_7' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_6 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_7" [Accel.cpp:149]   --->   Operation 150 'getelementptr' 'word_buffer_m_addr_6' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.70ns)   --->   "%add_ln149_6 = add i8 %add_ln149_1, i8 6" [Accel.cpp:149]   --->   Operation 151 'add' 'add_ln149_6' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln149_8 = zext i8 %add_ln149_6" [Accel.cpp:149]   --->   Operation 152 'zext' 'zext_ln149_8' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_7 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_8" [Accel.cpp:149]   --->   Operation 153 'getelementptr' 'word_buffer_m_addr_7' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_3 : Operation 154 [1/2] (0.59ns)   --->   "%word_buffer_m_load_2 = load i8 %word_buffer_m_addr_4" [Accel.cpp:149]   --->   Operation 154 'load' 'word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 155 [1/1] (0.59ns)   --->   "%store_ln149 = store i2 %word_buffer_m_load_2, i8 %line_buffer_m_0_addr_5" [Accel.cpp:149]   --->   Operation 155 'store' 'store_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 156 [1/2] (0.59ns)   --->   "%word_buffer_m_load_4 = load i8 %word_buffer_m_addr_5" [Accel.cpp:149]   --->   Operation 156 'load' 'word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 157 [1/1] (0.59ns)   --->   "%store_ln149 = store i2 %word_buffer_m_load_4, i8 %line_buffer_m_0_addr_6" [Accel.cpp:149]   --->   Operation 157 'store' 'store_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 158 [2/2] (0.59ns)   --->   "%word_buffer_m_load_6 = load i8 %word_buffer_m_addr_6" [Accel.cpp:149]   --->   Operation 158 'load' 'word_buffer_m_load_6' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 159 [2/2] (0.59ns)   --->   "%word_buffer_m_load_9 = load i8 %word_buffer_m_addr_7" [Accel.cpp:149]   --->   Operation 159 'load' 'word_buffer_m_load_9' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 160 [1/1] (0.70ns)   --->   "%add_ln156_5 = add i8 %add_ln156_1, i8 5" [Accel.cpp:156]   --->   Operation 160 'add' 'add_ln156_5' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln156_7 = zext i8 %add_ln156_5" [Accel.cpp:156]   --->   Operation 161 'zext' 'zext_ln156_7' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_4 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_7" [Accel.cpp:156]   --->   Operation 162 'getelementptr' 'old_word_buffer_m_addr_4' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.70ns)   --->   "%add_ln156_6 = add i8 %add_ln156_1, i8 6" [Accel.cpp:156]   --->   Operation 163 'add' 'add_ln156_6' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln156_8 = zext i8 %add_ln156_6" [Accel.cpp:156]   --->   Operation 164 'zext' 'zext_ln156_8' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_5 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_8" [Accel.cpp:156]   --->   Operation 165 'getelementptr' 'old_word_buffer_m_addr_5' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%ref_tmp152_0_1 = phi i2 %old_word_buffer_m_load_1, void %cond.false154.0, i2 0, void %for.inc166.1.critedge" [Accel.cpp:156]   --->   Operation 166 'phi' 'ref_tmp152_0_1' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 %ref_tmp152_0_1, i8 %line_buffer_m_0_addr_4" [Accel.cpp:156]   --->   Operation 167 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %first_wrd_read, void %cond.false154.2, void %for.inc166.3.critedge" [Accel.cpp:156]   --->   Operation 168 'br' 'br_ln156' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_3 : Operation 169 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_2" [Accel.cpp:156]   --->   Operation 169 'load' 'old_word_buffer_m_load_2' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 170 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 %old_word_buffer_m_load_2, i8 %line_buffer_m_0_addr_5" [Accel.cpp:156]   --->   Operation 170 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 171 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_3" [Accel.cpp:156]   --->   Operation 171 'load' 'old_word_buffer_m_load_4' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 172 [1/1] (0.38ns)   --->   "%br_ln156 = br void %for.inc166.3" [Accel.cpp:156]   --->   Operation 172 'br' 'br_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.38>
ST_3 : Operation 173 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_4" [Accel.cpp:156]   --->   Operation 173 'load' 'old_word_buffer_m_load_6' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 174 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_5" [Accel.cpp:156]   --->   Operation 174 'load' 'old_word_buffer_m_load_7' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 175 [1/1] (0.70ns)   --->   "%add_ln165_6 = add i8 %add_ln165_1, i8 6" [Accel.cpp:165]   --->   Operation 175 'add' 'add_ln165_6' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln165_8 = zext i8 %add_ln165_6" [Accel.cpp:165]   --->   Operation 176 'zext' 'zext_ln165_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_14 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_8" [Accel.cpp:165]   --->   Operation 177 'getelementptr' 'word_buffer_m_addr_14' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr_8 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_8" [Accel.cpp:149]   --->   Operation 178 'getelementptr' 'line_buffer_m_0_addr_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr_7 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_8" [Accel.cpp:165]   --->   Operation 179 'getelementptr' 'line_buffer_m_1_addr_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.70ns)   --->   "%add_ln149_7 = add i8 %add_ln149_1, i8 7" [Accel.cpp:149]   --->   Operation 180 'add' 'add_ln149_7' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln149_9 = zext i8 %add_ln149_7" [Accel.cpp:149]   --->   Operation 181 'zext' 'zext_ln149_9' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_8 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_9" [Accel.cpp:149]   --->   Operation 182 'getelementptr' 'word_buffer_m_addr_8' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.70ns)   --->   "%add_ln149_8 = add i8 %add_ln149_1, i8 8" [Accel.cpp:149]   --->   Operation 183 'add' 'add_ln149_8' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln149_10 = zext i8 %add_ln149_8" [Accel.cpp:149]   --->   Operation 184 'zext' 'zext_ln149_10' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_9 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_10" [Accel.cpp:149]   --->   Operation 185 'getelementptr' 'word_buffer_m_addr_9' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_4 : Operation 186 [1/2] (0.59ns)   --->   "%word_buffer_m_load_6 = load i8 %word_buffer_m_addr_6" [Accel.cpp:149]   --->   Operation 186 'load' 'word_buffer_m_load_6' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 187 [1/1] (0.59ns)   --->   "%store_ln149 = store i2 %word_buffer_m_load_6, i8 %line_buffer_m_0_addr_7" [Accel.cpp:149]   --->   Operation 187 'store' 'store_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 188 [1/2] (0.59ns)   --->   "%word_buffer_m_load_9 = load i8 %word_buffer_m_addr_7" [Accel.cpp:149]   --->   Operation 188 'load' 'word_buffer_m_load_9' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 189 [1/1] (0.59ns)   --->   "%store_ln149 = store i2 %word_buffer_m_load_9, i8 %line_buffer_m_0_addr_8" [Accel.cpp:149]   --->   Operation 189 'store' 'store_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 190 [2/2] (0.59ns)   --->   "%word_buffer_m_load_10 = load i8 %word_buffer_m_addr_8" [Accel.cpp:149]   --->   Operation 190 'load' 'word_buffer_m_load_10' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 191 [2/2] (0.59ns)   --->   "%word_buffer_m_load_11 = load i8 %word_buffer_m_addr_9" [Accel.cpp:149]   --->   Operation 191 'load' 'word_buffer_m_load_11' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 192 [1/1] (0.70ns)   --->   "%add_ln156_7 = add i8 %add_ln156_1, i8 7" [Accel.cpp:156]   --->   Operation 192 'add' 'add_ln156_7' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln156_9 = zext i8 %add_ln156_7" [Accel.cpp:156]   --->   Operation 193 'zext' 'zext_ln156_9' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_6 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_9" [Accel.cpp:156]   --->   Operation 194 'getelementptr' 'old_word_buffer_m_addr_6' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.70ns)   --->   "%add_ln156_8 = add i8 %add_ln156_1, i8 8" [Accel.cpp:156]   --->   Operation 195 'add' 'add_ln156_8' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln156_10 = zext i8 %add_ln156_8" [Accel.cpp:156]   --->   Operation 196 'zext' 'zext_ln156_10' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_7 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_10" [Accel.cpp:156]   --->   Operation 197 'getelementptr' 'old_word_buffer_m_addr_7' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%ref_tmp152_0_3 = phi i2 %old_word_buffer_m_load_4, void %cond.false154.2, i2 0, void %for.inc166.3.critedge" [Accel.cpp:156]   --->   Operation 198 'phi' 'ref_tmp152_0_3' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 %ref_tmp152_0_3, i8 %line_buffer_m_0_addr_6" [Accel.cpp:156]   --->   Operation 199 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %first_wrd_read, void %cond.false154.4, void %for.inc166.5.critedge" [Accel.cpp:156]   --->   Operation 200 'br' 'br_ln156' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_4 : Operation 201 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_4" [Accel.cpp:156]   --->   Operation 201 'load' 'old_word_buffer_m_load_6' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 202 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 %old_word_buffer_m_load_6, i8 %line_buffer_m_0_addr_7" [Accel.cpp:156]   --->   Operation 202 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 203 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_5" [Accel.cpp:156]   --->   Operation 203 'load' 'old_word_buffer_m_load_7' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 204 [1/1] (0.38ns)   --->   "%br_ln156 = br void %for.inc166.5" [Accel.cpp:156]   --->   Operation 204 'br' 'br_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.38>
ST_4 : Operation 205 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_6" [Accel.cpp:156]   --->   Operation 205 'load' 'old_word_buffer_m_load_8' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 206 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_7" [Accel.cpp:156]   --->   Operation 206 'load' 'old_word_buffer_m_load_9' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 207 [1/1] (0.70ns)   --->   "%add_ln165_8 = add i8 %add_ln165_1, i8 8" [Accel.cpp:165]   --->   Operation 207 'add' 'add_ln165_8' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln165_10 = zext i8 %add_ln165_8" [Accel.cpp:165]   --->   Operation 208 'zext' 'zext_ln165_10' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_17 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_10" [Accel.cpp:165]   --->   Operation 209 'getelementptr' 'word_buffer_m_addr_17' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr_10 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_10" [Accel.cpp:149]   --->   Operation 210 'getelementptr' 'line_buffer_m_0_addr_10' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr_9 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_10" [Accel.cpp:165]   --->   Operation 211 'getelementptr' 'line_buffer_m_1_addr_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln149_2 = zext i8 %add_ln149_1" [Accel.cpp:149]   --->   Operation 212 'zext' 'zext_ln149_2' <Predicate = (!icmp_ln1027 & !tmp_21 & !lb_load)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_12 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln149_2" [Accel.cpp:151]   --->   Operation 213 'getelementptr' 'word_buffer_m_addr_12' <Predicate = (!icmp_ln1027 & !tmp_21 & !lb_load)> <Delay = 0.00>
ST_5 : Operation 214 [1/2] (0.59ns)   --->   "%word_buffer_m_load_10 = load i8 %word_buffer_m_addr_8" [Accel.cpp:149]   --->   Operation 214 'load' 'word_buffer_m_load_10' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 215 [1/1] (0.59ns)   --->   "%store_ln149 = store i2 %word_buffer_m_load_10, i8 %line_buffer_m_0_addr_9" [Accel.cpp:149]   --->   Operation 215 'store' 'store_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 216 [1/2] (0.59ns)   --->   "%word_buffer_m_load_11 = load i8 %word_buffer_m_addr_9" [Accel.cpp:149]   --->   Operation 216 'load' 'word_buffer_m_load_11' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 217 [1/1] (0.59ns)   --->   "%store_ln149 = store i2 %word_buffer_m_load_11, i8 %line_buffer_m_0_addr_10" [Accel.cpp:149]   --->   Operation 217 'store' 'store_ln149' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 218 [2/2] (0.59ns)   --->   "%word_buffer_m_load_3 = load i8 %word_buffer_m_addr_12" [Accel.cpp:151]   --->   Operation 218 'load' 'word_buffer_m_load_3' <Predicate = (!icmp_ln1027 & !tmp_21 & !lb_load)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln156_2 = zext i8 %add_ln156_1" [Accel.cpp:156]   --->   Operation 219 'zext' 'zext_ln156_2' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_8 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln156_2" [Accel.cpp:158]   --->   Operation 220 'getelementptr' 'old_word_buffer_m_addr_8' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.70ns)   --->   "%add_ln159 = add i8 %add_ln156_1, i8 9" [Accel.cpp:159]   --->   Operation 221 'add' 'add_ln159' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i8 %add_ln159" [Accel.cpp:159]   --->   Operation 222 'zext' 'zext_ln159' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%old_word_buffer_m_addr_9 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln159" [Accel.cpp:159]   --->   Operation 223 'getelementptr' 'old_word_buffer_m_addr_9' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%ref_tmp152_0_5 = phi i2 %old_word_buffer_m_load_7, void %cond.false154.4, i2 0, void %for.inc166.5.critedge" [Accel.cpp:156]   --->   Operation 224 'phi' 'ref_tmp152_0_5' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 %ref_tmp152_0_5, i8 %line_buffer_m_0_addr_8" [Accel.cpp:156]   --->   Operation 225 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %first_wrd_read, void %cond.false154.6, void %for.inc166.7.critedge" [Accel.cpp:156]   --->   Operation 226 'br' 'br_ln156' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_5 : Operation 227 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_6" [Accel.cpp:156]   --->   Operation 227 'load' 'old_word_buffer_m_load_8' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 228 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 %old_word_buffer_m_load_8, i8 %line_buffer_m_0_addr_9" [Accel.cpp:156]   --->   Operation 228 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 229 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_7" [Accel.cpp:156]   --->   Operation 229 'load' 'old_word_buffer_m_load_9' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 230 [1/1] (0.38ns)   --->   "%br_ln156 = br void %for.inc166.7_ifconv" [Accel.cpp:156]   --->   Operation 230 'br' 'br_ln156' <Predicate = (!icmp_ln1027 & tmp_21 & !first_wrd_read)> <Delay = 0.38>
ST_5 : Operation 231 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_3 = load i8 %old_word_buffer_m_addr_8" [Accel.cpp:158]   --->   Operation 231 'load' 'old_word_buffer_m_load_3' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 232 [1/1] (0.12ns)   --->   "%or_ln159 = or i1 %rb_load, i1 %first_wrd_read" [Accel.cpp:159]   --->   Operation 232 'or' 'or_ln159' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.41ns)   --->   "%br_ln159 = br i1 %or_ln159, void %cond.false189, void %VITIS_LOOP_164_7_ifconv" [Accel.cpp:159]   --->   Operation 233 'br' 'br_ln159' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.41>
ST_5 : Operation 234 [2/2] (0.59ns)   --->   "%old_word_buffer_m_load_5 = load i8 %old_word_buffer_m_addr_9" [Accel.cpp:159]   --->   Operation 234 'load' 'old_word_buffer_m_load_5' <Predicate = (!icmp_ln1027 & tmp_21 & !or_ln159)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 235 [2/2] (0.59ns)   --->   "%word_buffer_m_load_12 = load i8 %word_buffer_m_addr" [Accel.cpp:165]   --->   Operation 235 'load' 'word_buffer_m_load_12' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 6 <SV = 5> <Delay = 1.46>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln165_2 = zext i8 %add_ln165_1" [Accel.cpp:165]   --->   Operation 236 'zext' 'zext_ln165_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_18 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln165_2" [Accel.cpp:168]   --->   Operation 237 'getelementptr' 'word_buffer_m_addr_18' <Predicate = (!icmp_ln1027 & !lb_load)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln165_2" [Accel.cpp:158]   --->   Operation 238 'getelementptr' 'line_buffer_m_0_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr_10 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln165_2" [Accel.cpp:168]   --->   Operation 239 'getelementptr' 'line_buffer_m_1_addr_10' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.70ns)   --->   "%add_ln152 = add i8 %add_ln149_1, i8 9" [Accel.cpp:152]   --->   Operation 240 'add' 'add_ln152' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %add_ln152" [Accel.cpp:152]   --->   Operation 241 'zext' 'zext_ln152' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_15 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln152" [Accel.cpp:152]   --->   Operation 242 'getelementptr' 'word_buffer_m_addr_15' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.00>
ST_6 : Operation 243 [1/2] (0.59ns)   --->   "%word_buffer_m_load_3 = load i8 %word_buffer_m_addr_12" [Accel.cpp:151]   --->   Operation 243 'load' 'word_buffer_m_load_3' <Predicate = (!icmp_ln1027 & !tmp_21 & !lb_load)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 244 [1/1] (0.27ns)   --->   "%select_ln168 = select i1 %lb_load, i2 0, i2 %word_buffer_m_load_3" [Accel.cpp:168]   --->   Operation 244 'select' 'select_ln168' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.59ns)   --->   "%store_ln151 = store i2 %select_ln168, i8 %line_buffer_m_0_addr" [Accel.cpp:151]   --->   Operation 245 'store' 'store_ln151' <Predicate = (!icmp_ln1027 & !tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%ref_tmp152_0_7 = phi i2 %old_word_buffer_m_load_9, void %cond.false154.6, i2 0, void %for.inc166.7.critedge" [Accel.cpp:156]   --->   Operation 246 'phi' 'ref_tmp152_0_7' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.59ns)   --->   "%store_ln156 = store i2 %ref_tmp152_0_7, i8 %line_buffer_m_0_addr_10" [Accel.cpp:156]   --->   Operation 247 'store' 'store_ln156' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln158)   --->   "%or_ln158 = or i1 %lb_load, i1 %first_wrd_read" [Accel.cpp:158]   --->   Operation 248 'or' 'or_ln158' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_3 = load i8 %old_word_buffer_m_addr_8" [Accel.cpp:158]   --->   Operation 249 'load' 'old_word_buffer_m_load_3' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 250 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln158 = select i1 %or_ln158, i2 0, i2 %old_word_buffer_m_load_3" [Accel.cpp:158]   --->   Operation 250 'select' 'select_ln158' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.59ns)   --->   "%store_ln158 = store i2 %select_ln158, i8 %line_buffer_m_0_addr" [Accel.cpp:158]   --->   Operation 251 'store' 'store_ln158' <Predicate = (!icmp_ln1027 & tmp_21)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 252 [1/2] (0.59ns)   --->   "%old_word_buffer_m_load_5 = load i8 %old_word_buffer_m_addr_9" [Accel.cpp:159]   --->   Operation 252 'load' 'old_word_buffer_m_load_5' <Predicate = (!icmp_ln1027 & tmp_21 & !or_ln159)> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 253 [1/1] (0.41ns)   --->   "%br_ln159 = br void %VITIS_LOOP_164_7_ifconv" [Accel.cpp:159]   --->   Operation 253 'br' 'br_ln159' <Predicate = (!icmp_ln1027 & tmp_21 & !or_ln159)> <Delay = 0.41>
ST_6 : Operation 254 [1/2] (0.59ns)   --->   "%word_buffer_m_load_12 = load i8 %word_buffer_m_addr" [Accel.cpp:165]   --->   Operation 254 'load' 'word_buffer_m_load_12' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 255 [1/1] (0.59ns)   --->   "%store_ln165 = store i2 %word_buffer_m_load_12, i8 %line_buffer_m_1_addr" [Accel.cpp:165]   --->   Operation 255 'store' 'store_ln165' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 256 [2/2] (0.59ns)   --->   "%word_buffer_m_load_13 = load i8 %word_buffer_m_addr_1" [Accel.cpp:165]   --->   Operation 256 'load' 'word_buffer_m_load_13' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 257 [2/2] (0.59ns)   --->   "%word_buffer_m_load_14 = load i8 %word_buffer_m_addr_10" [Accel.cpp:165]   --->   Operation 257 'load' 'word_buffer_m_load_14' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 7 <SV = 6> <Delay = 1.18>
ST_7 : Operation 258 [1/2] (0.59ns)   --->   "%word_buffer_m_load_13 = load i8 %word_buffer_m_addr_1" [Accel.cpp:165]   --->   Operation 258 'load' 'word_buffer_m_load_13' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_7 : Operation 259 [1/1] (0.59ns)   --->   "%store_ln165 = store i2 %word_buffer_m_load_13, i8 %line_buffer_m_1_addr_3" [Accel.cpp:165]   --->   Operation 259 'store' 'store_ln165' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_7 : Operation 260 [1/2] (0.59ns)   --->   "%word_buffer_m_load_14 = load i8 %word_buffer_m_addr_10" [Accel.cpp:165]   --->   Operation 260 'load' 'word_buffer_m_load_14' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_7 : Operation 261 [1/1] (0.59ns)   --->   "%store_ln165 = store i2 %word_buffer_m_load_14, i8 %line_buffer_m_1_addr_4" [Accel.cpp:165]   --->   Operation 261 'store' 'store_ln165' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_7 : Operation 262 [2/2] (0.59ns)   --->   "%word_buffer_m_load_15 = load i8 %word_buffer_m_addr_11" [Accel.cpp:165]   --->   Operation 262 'load' 'word_buffer_m_load_15' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_7 : Operation 263 [2/2] (0.59ns)   --->   "%word_buffer_m_load_16 = load i8 %word_buffer_m_addr_13" [Accel.cpp:165]   --->   Operation 263 'load' 'word_buffer_m_load_16' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 297 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.18>
ST_8 : Operation 264 [1/2] (0.59ns)   --->   "%word_buffer_m_load_15 = load i8 %word_buffer_m_addr_11" [Accel.cpp:165]   --->   Operation 264 'load' 'word_buffer_m_load_15' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_8 : Operation 265 [1/1] (0.59ns)   --->   "%store_ln165 = store i2 %word_buffer_m_load_15, i8 %line_buffer_m_1_addr_5" [Accel.cpp:165]   --->   Operation 265 'store' 'store_ln165' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_8 : Operation 266 [1/2] (0.59ns)   --->   "%word_buffer_m_load_16 = load i8 %word_buffer_m_addr_13" [Accel.cpp:165]   --->   Operation 266 'load' 'word_buffer_m_load_16' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_8 : Operation 267 [1/1] (0.59ns)   --->   "%store_ln165 = store i2 %word_buffer_m_load_16, i8 %line_buffer_m_1_addr_6" [Accel.cpp:165]   --->   Operation 267 'store' 'store_ln165' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_8 : Operation 268 [2/2] (0.59ns)   --->   "%word_buffer_m_load_17 = load i8 %word_buffer_m_addr_14" [Accel.cpp:165]   --->   Operation 268 'load' 'word_buffer_m_load_17' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_8 : Operation 269 [2/2] (0.59ns)   --->   "%word_buffer_m_load_18 = load i8 %word_buffer_m_addr_16" [Accel.cpp:165]   --->   Operation 269 'load' 'word_buffer_m_load_18' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 9 <SV = 8> <Delay = 1.18>
ST_9 : Operation 270 [1/2] (0.59ns)   --->   "%word_buffer_m_load_17 = load i8 %word_buffer_m_addr_14" [Accel.cpp:165]   --->   Operation 270 'load' 'word_buffer_m_load_17' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_9 : Operation 271 [1/1] (0.59ns)   --->   "%store_ln165 = store i2 %word_buffer_m_load_17, i8 %line_buffer_m_1_addr_7" [Accel.cpp:165]   --->   Operation 271 'store' 'store_ln165' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_9 : Operation 272 [1/2] (0.59ns)   --->   "%word_buffer_m_load_18 = load i8 %word_buffer_m_addr_16" [Accel.cpp:165]   --->   Operation 272 'load' 'word_buffer_m_load_18' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_9 : Operation 273 [1/1] (0.59ns)   --->   "%store_ln165 = store i2 %word_buffer_m_load_18, i8 %line_buffer_m_1_addr_8" [Accel.cpp:165]   --->   Operation 273 'store' 'store_ln165' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_9 : Operation 274 [2/2] (0.59ns)   --->   "%word_buffer_m_load_19 = load i8 %word_buffer_m_addr_17" [Accel.cpp:165]   --->   Operation 274 'load' 'word_buffer_m_load_19' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_9 : Operation 275 [2/2] (0.59ns)   --->   "%word_buffer_m_load_7 = load i8 %word_buffer_m_addr_18" [Accel.cpp:168]   --->   Operation 275 'load' 'word_buffer_m_load_7' <Predicate = (!icmp_ln1027 & !lb_load)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 10 <SV = 9> <Delay = 1.46>
ST_10 : Operation 276 [1/1] (0.70ns)   --->   "%add_ln169 = add i8 %add_ln165_1, i8 9" [Accel.cpp:169]   --->   Operation 276 'add' 'add_ln169' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i8 %add_ln169" [Accel.cpp:169]   --->   Operation 277 'zext' 'zext_ln169' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%word_buffer_m_addr_19 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln169" [Accel.cpp:169]   --->   Operation 278 'getelementptr' 'word_buffer_m_addr_19' <Predicate = (!icmp_ln1027 & !rb_load)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr_1 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln169" [Accel.cpp:159]   --->   Operation 279 'getelementptr' 'line_buffer_m_0_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr_11 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln169" [Accel.cpp:169]   --->   Operation 280 'getelementptr' 'line_buffer_m_1_addr_11' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Accel.cpp:142]   --->   Operation 281 'specloopname' 'specloopname_ln142' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_10 : Operation 282 [2/2] (0.59ns)   --->   "%word_buffer_m_load_5 = load i8 %word_buffer_m_addr_15" [Accel.cpp:152]   --->   Operation 282 'load' 'word_buffer_m_load_5' <Predicate = (!icmp_ln1027 & !tmp_21 & !rb_load)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_10 : Operation 283 [1/2] (0.59ns)   --->   "%word_buffer_m_load_19 = load i8 %word_buffer_m_addr_17" [Accel.cpp:165]   --->   Operation 283 'load' 'word_buffer_m_load_19' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_10 : Operation 284 [1/1] (0.59ns)   --->   "%store_ln165 = store i2 %word_buffer_m_load_19, i8 %line_buffer_m_1_addr_9" [Accel.cpp:165]   --->   Operation 284 'store' 'store_ln165' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_10 : Operation 285 [1/2] (0.59ns)   --->   "%word_buffer_m_load_7 = load i8 %word_buffer_m_addr_18" [Accel.cpp:168]   --->   Operation 285 'load' 'word_buffer_m_load_7' <Predicate = (!icmp_ln1027 & !lb_load)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_10 : Operation 286 [1/1] (0.27ns)   --->   "%select_ln168_1 = select i1 %lb_load, i2 0, i2 %word_buffer_m_load_7" [Accel.cpp:168]   --->   Operation 286 'select' 'select_ln168_1' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 287 [1/1] (0.59ns)   --->   "%store_ln168 = store i2 %select_ln168_1, i8 %line_buffer_m_1_addr_10" [Accel.cpp:168]   --->   Operation 287 'store' 'store_ln168' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_10 : Operation 288 [2/2] (0.59ns)   --->   "%word_buffer_m_load_8 = load i8 %word_buffer_m_addr_19" [Accel.cpp:169]   --->   Operation 288 'load' 'word_buffer_m_load_8' <Predicate = (!icmp_ln1027 & !rb_load)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 11 <SV = 10> <Delay = 1.46>
ST_11 : Operation 289 [1/2] (0.59ns)   --->   "%word_buffer_m_load_5 = load i8 %word_buffer_m_addr_15" [Accel.cpp:152]   --->   Operation 289 'load' 'word_buffer_m_load_5' <Predicate = (!icmp_ln1027 & !tmp_21 & !rb_load)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_11 : Operation 290 [1/1] (0.41ns)   --->   "%br_ln152 = br void %VITIS_LOOP_164_7_ifconv" [Accel.cpp:152]   --->   Operation 290 'br' 'br_ln152' <Predicate = (!icmp_ln1027 & !tmp_21 & !rb_load)> <Delay = 0.41>
ST_11 : Operation 291 [1/2] (0.59ns)   --->   "%word_buffer_m_load_8 = load i8 %word_buffer_m_addr_19" [Accel.cpp:169]   --->   Operation 291 'load' 'word_buffer_m_load_8' <Predicate = (!rb_load)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_11 : Operation 292 [1/1] (0.27ns)   --->   "%select_ln169 = select i1 %rb_load, i2 0, i2 %word_buffer_m_load_8" [Accel.cpp:169]   --->   Operation 292 'select' 'select_ln169' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (0.59ns)   --->   "%store_ln169 = store i2 %select_ln169, i8 %line_buffer_m_1_addr_11" [Accel.cpp:169]   --->   Operation 293 'store' 'store_ln169' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%storemerge = phi i2 %word_buffer_m_load_5, void %cond.false137, i2 %old_word_buffer_m_load_5, void %cond.false189, i2 0, void %VITIS_LOOP_148_5_ifconv, i2 0, void %for.inc166.7_ifconv" [Accel.cpp:152]   --->   Operation 294 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.59>
ST_17 : Operation 295 [1/1] (0.59ns)   --->   "%store_ln152 = store i2 %storemerge, i8 %line_buffer_m_0_addr_1" [Accel.cpp:152]   --->   Operation 295 'store' 'store_ln152' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.body100" [Accel.cpp:142]   --->   Operation 296 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.42ns
The critical path consists of the following:
	'alloca' operation ('bank.V') [10]  (0 ns)
	'load' operation ('bank.V') on local variable 'bank.V' [19]  (0 ns)
	'sub' operation ('ret.V') [85]  (0.707 ns)
	'xor' operation ('add_i_i191') [154]  (0 ns)
	'add' operation ('add_ln156', Accel.cpp:156) [156]  (0.708 ns)
	'add' operation ('add_ln156_1', Accel.cpp:156) [160]  (0.705 ns)
	'add' operation ('add_ln156_2', Accel.cpp:156) [165]  (0.705 ns)
	'getelementptr' operation ('old_word_buffer_m_addr_1', Accel.cpp:156) [167]  (0 ns)
	'load' operation ('old_word_buffer_m_load_1', Accel.cpp:156) on array 'old_word_buffer_m' [194]  (0.594 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln156_3', Accel.cpp:156) [168]  (0.705 ns)
	'getelementptr' operation ('old_word_buffer_m_addr_2', Accel.cpp:156) [170]  (0 ns)
	'load' operation ('old_word_buffer_m_load_2', Accel.cpp:156) on array 'old_word_buffer_m' [204]  (0.594 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln156_5', Accel.cpp:156) [174]  (0.705 ns)
	'getelementptr' operation ('old_word_buffer_m_addr_4', Accel.cpp:156) [176]  (0 ns)
	'load' operation ('old_word_buffer_m_load_6', Accel.cpp:156) on array 'old_word_buffer_m' [216]  (0.594 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln156_7', Accel.cpp:156) [180]  (0.705 ns)
	'getelementptr' operation ('old_word_buffer_m_addr_6', Accel.cpp:156) [182]  (0 ns)
	'load' operation ('old_word_buffer_m_load_8', Accel.cpp:156) on array 'old_word_buffer_m' [228]  (0.594 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln159', Accel.cpp:159) [187]  (0.705 ns)
	'getelementptr' operation ('old_word_buffer_m_addr_9', Accel.cpp:159) [189]  (0 ns)
	'load' operation ('old_word_buffer_m_load_5', Accel.cpp:159) on array 'old_word_buffer_m' [245]  (0.594 ns)

 <State 6>: 1.47ns
The critical path consists of the following:
	'load' operation ('old_word_buffer_m_load_3', Accel.cpp:158) on array 'old_word_buffer_m' [239]  (0.594 ns)
	'select' operation ('select_ln158', Accel.cpp:158) [240]  (0.278 ns)
	'store' operation ('store_ln158', Accel.cpp:158) of variable 'select_ln158', Accel.cpp:158 on array 'line_buffer_m_0' [241]  (0.594 ns)

 <State 7>: 1.19ns
The critical path consists of the following:
	'load' operation ('word_buffer_m_load_13', Accel.cpp:165) on array 'word_buffer_m' [252]  (0.594 ns)
	'store' operation ('store_ln165', Accel.cpp:165) of variable 'word_buffer_m_load_13', Accel.cpp:165 on array 'line_buffer_m_1' [253]  (0.594 ns)

 <State 8>: 1.19ns
The critical path consists of the following:
	'load' operation ('word_buffer_m_load_15', Accel.cpp:165) on array 'word_buffer_m' [256]  (0.594 ns)
	'store' operation ('store_ln165', Accel.cpp:165) of variable 'word_buffer_m_load_15', Accel.cpp:165 on array 'line_buffer_m_1' [257]  (0.594 ns)

 <State 9>: 1.19ns
The critical path consists of the following:
	'load' operation ('word_buffer_m_load_17', Accel.cpp:165) on array 'word_buffer_m' [260]  (0.594 ns)
	'store' operation ('store_ln165', Accel.cpp:165) of variable 'word_buffer_m_load_17', Accel.cpp:165 on array 'line_buffer_m_1' [261]  (0.594 ns)

 <State 10>: 1.47ns
The critical path consists of the following:
	'load' operation ('word_buffer_m_load_7', Accel.cpp:168) on array 'word_buffer_m' [266]  (0.594 ns)
	'select' operation ('select_ln168_1', Accel.cpp:168) [267]  (0.278 ns)
	'store' operation ('store_ln168', Accel.cpp:168) of variable 'select_ln168_1', Accel.cpp:168 on array 'line_buffer_m_1' [268]  (0.594 ns)

 <State 11>: 1.47ns
The critical path consists of the following:
	'load' operation ('word_buffer_m_load_8', Accel.cpp:169) on array 'word_buffer_m' [269]  (0.594 ns)
	'select' operation ('select_ln169', Accel.cpp:169) [270]  (0.278 ns)
	'store' operation ('store_ln169', Accel.cpp:169) of variable 'select_ln169', Accel.cpp:169 on array 'line_buffer_m_1' [271]  (0.594 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0.594ns
The critical path consists of the following:
	'store' operation ('store_ln152', Accel.cpp:152) of variable 'storemerge', Accel.cpp:152 on array 'line_buffer_m_0' [249]  (0.594 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
