{"vcs1":{"timestamp_begin":1695448464.782449502, "rt":17.07, "ut":14.86, "st":0.67}}
{"vcselab":{"timestamp_begin":1695448481.961465423, "rt":1.94, "ut":0.47, "st":0.20}}
{"link":{"timestamp_begin":1695448483.979013015, "rt":0.51, "ut":0.30, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695448464.024234759}
{"VCS_COMP_START_TIME": 1695448464.024234759}
{"VCS_COMP_END_TIME": 1695448484.669329710}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 385104}}
{"stitch_vcselab": {"peak_mem": 227832}}
