ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "./Core/Src/stm32f1xx_hal_msp.c"
   1:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:./Core/Src/stm32f1xx_hal_msp.c **** /**
   3:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:./Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:./Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:./Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:./Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:./Core/Src/stm32f1xx_hal_msp.c ****   *
  10:./Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:./Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:./Core/Src/stm32f1xx_hal_msp.c ****   *
  13:./Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:./Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:./Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:./Core/Src/stm32f1xx_hal_msp.c ****   *
  17:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:./Core/Src/stm32f1xx_hal_msp.c ****   */
  19:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:./Core/Src/stm32f1xx_hal_msp.c **** 
  21:./Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:./Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:./Core/Src/stm32f1xx_hal_msp.c **** 
  25:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:./Core/Src/stm32f1xx_hal_msp.c **** 
  27:./Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:./Core/Src/stm32f1xx_hal_msp.c **** 
  30:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:./Core/Src/stm32f1xx_hal_msp.c **** 
  32:./Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 2


  33:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:./Core/Src/stm32f1xx_hal_msp.c **** 
  35:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:./Core/Src/stm32f1xx_hal_msp.c **** 
  37:./Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:./Core/Src/stm32f1xx_hal_msp.c **** 
  40:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:./Core/Src/stm32f1xx_hal_msp.c **** 
  42:./Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:./Core/Src/stm32f1xx_hal_msp.c **** 
  45:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:./Core/Src/stm32f1xx_hal_msp.c **** 
  47:./Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:./Core/Src/stm32f1xx_hal_msp.c **** 
  50:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:./Core/Src/stm32f1xx_hal_msp.c **** 
  52:./Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:./Core/Src/stm32f1xx_hal_msp.c **** 
  55:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:./Core/Src/stm32f1xx_hal_msp.c **** 
  57:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:./Core/Src/stm32f1xx_hal_msp.c **** 
  59:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:./Core/Src/stm32f1xx_hal_msp.c **** 
  61:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:./Core/Src/stm32f1xx_hal_msp.c ****                     /**
  63:./Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  64:./Core/Src/stm32f1xx_hal_msp.c ****   */
  65:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  66:./Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 66 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              		.cfi_def_cfa_offset 24
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39              	.LBB2:
  67:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:./Core/Src/stm32f1xx_hal_msp.c **** 
  69:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:./Core/Src/stm32f1xx_hal_msp.c **** 
  71:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  40              		.loc 1 71 3
  41 0006 154B     		ldr	r3, .L2
  42 0008 9B69     		ldr	r3, [r3, #24]
  43 000a 144A     		ldr	r2, .L2
  44 000c 43F00103 		orr	r3, r3, #1
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 3


  45 0010 9361     		str	r3, [r2, #24]
  46 0012 124B     		ldr	r3, .L2
  47 0014 9B69     		ldr	r3, [r3, #24]
  48 0016 03F00103 		and	r3, r3, #1
  49 001a BB60     		str	r3, [r7, #8]
  50 001c BB68     		ldr	r3, [r7, #8]
  51              	.LBE2:
  52              	.LBB3:
  72:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 72 3
  54 001e 0F4B     		ldr	r3, .L2
  55 0020 DB69     		ldr	r3, [r3, #28]
  56 0022 0E4A     		ldr	r2, .L2
  57 0024 43F08053 		orr	r3, r3, #268435456
  58 0028 D361     		str	r3, [r2, #28]
  59 002a 0C4B     		ldr	r3, .L2
  60 002c DB69     		ldr	r3, [r3, #28]
  61 002e 03F08053 		and	r3, r3, #268435456
  62 0032 7B60     		str	r3, [r7, #4]
  63 0034 7B68     		ldr	r3, [r7, #4]
  64              	.LBE3:
  65              	.LBB4:
  73:./Core/Src/stm32f1xx_hal_msp.c **** 
  74:./Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:./Core/Src/stm32f1xx_hal_msp.c **** 
  76:./Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:./Core/Src/stm32f1xx_hal_msp.c ****   */
  78:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 78 3
  67 0036 0A4B     		ldr	r3, .L2+4
  68 0038 5B68     		ldr	r3, [r3, #4]
  69 003a FB60     		str	r3, [r7, #12]
  70 003c FB68     		ldr	r3, [r7, #12]
  71 003e 23F0E063 		bic	r3, r3, #117440512
  72 0042 FB60     		str	r3, [r7, #12]
  73 0044 FB68     		ldr	r3, [r7, #12]
  74 0046 43F00073 		orr	r3, r3, #33554432
  75 004a FB60     		str	r3, [r7, #12]
  76 004c 044A     		ldr	r2, .L2+4
  77 004e FB68     		ldr	r3, [r7, #12]
  78 0050 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  79:./Core/Src/stm32f1xx_hal_msp.c **** 
  80:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:./Core/Src/stm32f1xx_hal_msp.c **** 
  82:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:./Core/Src/stm32f1xx_hal_msp.c **** }
  80              		.loc 1 83 1
  81 0052 00BF     		nop
  82 0054 1437     		adds	r7, r7, #20
  83              		.cfi_def_cfa_offset 4
  84 0056 BD46     		mov	sp, r7
  85              		.cfi_def_cfa_register 13
  86              		@ sp needed
  87 0058 80BC     		pop	{r7}
  88              		.cfi_restore 7
  89              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 4


  90 005a 7047     		bx	lr
  91              	.L3:
  92              		.align	2
  93              	.L2:
  94 005c 00100240 		.word	1073876992
  95 0060 00000140 		.word	1073807360
  96              		.cfi_endproc
  97              	.LFE65:
  99              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 100              		.align	1
 101              		.global	HAL_TIM_Base_MspInit
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 106              	HAL_TIM_Base_MspInit:
 107              	.LFB66:
  84:./Core/Src/stm32f1xx_hal_msp.c **** 
  85:./Core/Src/stm32f1xx_hal_msp.c **** /**
  86:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  87:./Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  89:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:./Core/Src/stm32f1xx_hal_msp.c **** */
  91:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  92:./Core/Src/stm32f1xx_hal_msp.c **** {
 108              		.loc 1 92 1
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 16
 111              		@ frame_needed = 1, uses_anonymous_args = 0
 112 0000 80B5     		push	{r7, lr}
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 7, -8
 115              		.cfi_offset 14, -4
 116 0002 84B0     		sub	sp, sp, #16
 117              		.cfi_def_cfa_offset 24
 118 0004 00AF     		add	r7, sp, #0
 119              		.cfi_def_cfa_register 7
 120 0006 7860     		str	r0, [r7, #4]
  93:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 121              		.loc 1 93 15
 122 0008 7B68     		ldr	r3, [r7, #4]
 123 000a 1B68     		ldr	r3, [r3]
 124              		.loc 1 93 5
 125 000c B3F1804F 		cmp	r3, #1073741824
 126 0010 14D1     		bne	.L5
 127              	.LBB5:
  94:./Core/Src/stm32f1xx_hal_msp.c ****   {
  95:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  96:./Core/Src/stm32f1xx_hal_msp.c **** 
  97:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  98:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 128              		.loc 1 99 5
 129 0012 194B     		ldr	r3, .L8
 130 0014 DB69     		ldr	r3, [r3, #28]
 131 0016 184A     		ldr	r2, .L8
 132 0018 43F00103 		orr	r3, r3, #1
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 5


 133 001c D361     		str	r3, [r2, #28]
 134 001e 164B     		ldr	r3, .L8
 135 0020 DB69     		ldr	r3, [r3, #28]
 136 0022 03F00103 		and	r3, r3, #1
 137 0026 FB60     		str	r3, [r7, #12]
 138 0028 FB68     		ldr	r3, [r7, #12]
 139              	.LBE5:
 100:./Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 101:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 140              		.loc 1 101 5
 141 002a 0022     		movs	r2, #0
 142 002c 0021     		movs	r1, #0
 143 002e 1C20     		movs	r0, #28
 144 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 102:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 145              		.loc 1 102 5
 146 0034 1C20     		movs	r0, #28
 147 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 103:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 104:./Core/Src/stm32f1xx_hal_msp.c **** 
 105:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 106:./Core/Src/stm32f1xx_hal_msp.c ****   }
 107:./Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 108:./Core/Src/stm32f1xx_hal_msp.c ****   {
 109:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 110:./Core/Src/stm32f1xx_hal_msp.c **** 
 111:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 112:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 113:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 114:./Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 115:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 116:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 117:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 118:./Core/Src/stm32f1xx_hal_msp.c **** 
 119:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 120:./Core/Src/stm32f1xx_hal_msp.c ****   }
 121:./Core/Src/stm32f1xx_hal_msp.c **** 
 122:./Core/Src/stm32f1xx_hal_msp.c **** }
 148              		.loc 1 122 1
 149 003a 18E0     		b	.L7
 150              	.L5:
 107:./Core/Src/stm32f1xx_hal_msp.c ****   {
 151              		.loc 1 107 20
 152 003c 7B68     		ldr	r3, [r7, #4]
 153 003e 1B68     		ldr	r3, [r3]
 107:./Core/Src/stm32f1xx_hal_msp.c ****   {
 154              		.loc 1 107 10
 155 0040 0E4A     		ldr	r2, .L8+4
 156 0042 9342     		cmp	r3, r2
 157 0044 13D1     		bne	.L7
 158              	.LBB6:
 113:./Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 159              		.loc 1 113 5
 160 0046 0C4B     		ldr	r3, .L8
 161 0048 DB69     		ldr	r3, [r3, #28]
 162 004a 0B4A     		ldr	r2, .L8
 163 004c 43F00203 		orr	r3, r3, #2
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 6


 164 0050 D361     		str	r3, [r2, #28]
 165 0052 094B     		ldr	r3, .L8
 166 0054 DB69     		ldr	r3, [r3, #28]
 167 0056 03F00203 		and	r3, r3, #2
 168 005a BB60     		str	r3, [r7, #8]
 169 005c BB68     		ldr	r3, [r7, #8]
 170              	.LBE6:
 115:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 171              		.loc 1 115 5
 172 005e 0022     		movs	r2, #0
 173 0060 0021     		movs	r1, #0
 174 0062 1D20     		movs	r0, #29
 175 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 116:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 176              		.loc 1 116 5
 177 0068 1D20     		movs	r0, #29
 178 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 179              	.L7:
 180              		.loc 1 122 1
 181 006e 00BF     		nop
 182 0070 1037     		adds	r7, r7, #16
 183              		.cfi_def_cfa_offset 8
 184 0072 BD46     		mov	sp, r7
 185              		.cfi_def_cfa_register 13
 186              		@ sp needed
 187 0074 80BD     		pop	{r7, pc}
 188              	.L9:
 189 0076 00BF     		.align	2
 190              	.L8:
 191 0078 00100240 		.word	1073876992
 192 007c 00040040 		.word	1073742848
 193              		.cfi_endproc
 194              	.LFE66:
 196              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 197              		.align	1
 198              		.global	HAL_TIM_MspPostInit
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 203              	HAL_TIM_MspPostInit:
 204              	.LFB67:
 123:./Core/Src/stm32f1xx_hal_msp.c **** 
 124:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 125:./Core/Src/stm32f1xx_hal_msp.c **** {
 205              		.loc 1 125 1
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 32
 208              		@ frame_needed = 1, uses_anonymous_args = 0
 209 0000 80B5     		push	{r7, lr}
 210              		.cfi_def_cfa_offset 8
 211              		.cfi_offset 7, -8
 212              		.cfi_offset 14, -4
 213 0002 88B0     		sub	sp, sp, #32
 214              		.cfi_def_cfa_offset 40
 215 0004 00AF     		add	r7, sp, #0
 216              		.cfi_def_cfa_register 7
 217 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 7


 126:./Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 218              		.loc 1 126 20
 219 0008 07F11003 		add	r3, r7, #16
 220 000c 0022     		movs	r2, #0
 221 000e 1A60     		str	r2, [r3]
 222 0010 5A60     		str	r2, [r3, #4]
 223 0012 9A60     		str	r2, [r3, #8]
 224 0014 DA60     		str	r2, [r3, #12]
 127:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM3)
 225              		.loc 1 127 10
 226 0016 7B68     		ldr	r3, [r7, #4]
 227 0018 1B68     		ldr	r3, [r3]
 228              		.loc 1 127 5
 229 001a 0F4A     		ldr	r2, .L13
 230 001c 9342     		cmp	r3, r2
 231 001e 17D1     		bne	.L12
 232              	.LBB7:
 128:./Core/Src/stm32f1xx_hal_msp.c ****   {
 129:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 130:./Core/Src/stm32f1xx_hal_msp.c **** 
 131:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 132:./Core/Src/stm32f1xx_hal_msp.c **** 
 133:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 233              		.loc 1 133 5
 234 0020 0E4B     		ldr	r3, .L13+4
 235 0022 9B69     		ldr	r3, [r3, #24]
 236 0024 0D4A     		ldr	r2, .L13+4
 237 0026 43F00403 		orr	r3, r3, #4
 238 002a 9361     		str	r3, [r2, #24]
 239 002c 0B4B     		ldr	r3, .L13+4
 240 002e 9B69     		ldr	r3, [r3, #24]
 241 0030 03F00403 		and	r3, r3, #4
 242 0034 FB60     		str	r3, [r7, #12]
 243 0036 FB68     		ldr	r3, [r7, #12]
 244              	.LBE7:
 134:./Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 135:./Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 136:./Core/Src/stm32f1xx_hal_msp.c ****     */
 137:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 245              		.loc 1 137 25
 246 0038 4023     		movs	r3, #64
 247 003a 3B61     		str	r3, [r7, #16]
 138:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248              		.loc 1 138 26
 249 003c 0223     		movs	r3, #2
 250 003e 7B61     		str	r3, [r7, #20]
 139:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 251              		.loc 1 139 27
 252 0040 0223     		movs	r3, #2
 253 0042 FB61     		str	r3, [r7, #28]
 140:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 254              		.loc 1 140 5
 255 0044 07F11003 		add	r3, r7, #16
 256 0048 1946     		mov	r1, r3
 257 004a 0548     		ldr	r0, .L13+8
 258 004c FFF7FEFF 		bl	HAL_GPIO_Init
 259              	.L12:
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 8


 141:./Core/Src/stm32f1xx_hal_msp.c **** 
 142:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 143:./Core/Src/stm32f1xx_hal_msp.c **** 
 144:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 145:./Core/Src/stm32f1xx_hal_msp.c ****   }
 146:./Core/Src/stm32f1xx_hal_msp.c **** 
 147:./Core/Src/stm32f1xx_hal_msp.c **** }
 260              		.loc 1 147 1
 261 0050 00BF     		nop
 262 0052 2037     		adds	r7, r7, #32
 263              		.cfi_def_cfa_offset 8
 264 0054 BD46     		mov	sp, r7
 265              		.cfi_def_cfa_register 13
 266              		@ sp needed
 267 0056 80BD     		pop	{r7, pc}
 268              	.L14:
 269              		.align	2
 270              	.L13:
 271 0058 00040040 		.word	1073742848
 272 005c 00100240 		.word	1073876992
 273 0060 00080140 		.word	1073809408
 274              		.cfi_endproc
 275              	.LFE67:
 277              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 278              		.align	1
 279              		.global	HAL_TIM_Base_MspDeInit
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	HAL_TIM_Base_MspDeInit:
 285              	.LFB68:
 148:./Core/Src/stm32f1xx_hal_msp.c **** /**
 149:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 150:./Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 151:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 152:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 153:./Core/Src/stm32f1xx_hal_msp.c **** */
 154:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 155:./Core/Src/stm32f1xx_hal_msp.c **** {
 286              		.loc 1 155 1
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 8
 289              		@ frame_needed = 1, uses_anonymous_args = 0
 290 0000 80B5     		push	{r7, lr}
 291              		.cfi_def_cfa_offset 8
 292              		.cfi_offset 7, -8
 293              		.cfi_offset 14, -4
 294 0002 82B0     		sub	sp, sp, #8
 295              		.cfi_def_cfa_offset 16
 296 0004 00AF     		add	r7, sp, #0
 297              		.cfi_def_cfa_register 7
 298 0006 7860     		str	r0, [r7, #4]
 156:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 299              		.loc 1 156 15
 300 0008 7B68     		ldr	r3, [r7, #4]
 301 000a 1B68     		ldr	r3, [r3]
 302              		.loc 1 156 5
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 9


 303 000c B3F1804F 		cmp	r3, #1073741824
 304 0010 09D1     		bne	.L16
 157:./Core/Src/stm32f1xx_hal_msp.c ****   {
 158:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 159:./Core/Src/stm32f1xx_hal_msp.c **** 
 160:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 161:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 162:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 305              		.loc 1 162 5
 306 0012 0E4B     		ldr	r3, .L19
 307 0014 DB69     		ldr	r3, [r3, #28]
 308 0016 0D4A     		ldr	r2, .L19
 309 0018 23F00103 		bic	r3, r3, #1
 310 001c D361     		str	r3, [r2, #28]
 163:./Core/Src/stm32f1xx_hal_msp.c **** 
 164:./Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 165:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 311              		.loc 1 165 5
 312 001e 1C20     		movs	r0, #28
 313 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 166:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 167:./Core/Src/stm32f1xx_hal_msp.c **** 
 168:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 169:./Core/Src/stm32f1xx_hal_msp.c ****   }
 170:./Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 171:./Core/Src/stm32f1xx_hal_msp.c ****   {
 172:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 173:./Core/Src/stm32f1xx_hal_msp.c **** 
 174:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 175:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 176:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 177:./Core/Src/stm32f1xx_hal_msp.c **** 
 178:./Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 179:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 180:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 181:./Core/Src/stm32f1xx_hal_msp.c **** 
 182:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 183:./Core/Src/stm32f1xx_hal_msp.c ****   }
 184:./Core/Src/stm32f1xx_hal_msp.c **** 
 185:./Core/Src/stm32f1xx_hal_msp.c **** }
 314              		.loc 1 185 1
 315 0024 0DE0     		b	.L18
 316              	.L16:
 170:./Core/Src/stm32f1xx_hal_msp.c ****   {
 317              		.loc 1 170 20
 318 0026 7B68     		ldr	r3, [r7, #4]
 319 0028 1B68     		ldr	r3, [r3]
 170:./Core/Src/stm32f1xx_hal_msp.c ****   {
 320              		.loc 1 170 10
 321 002a 094A     		ldr	r2, .L19+4
 322 002c 9342     		cmp	r3, r2
 323 002e 08D1     		bne	.L18
 176:./Core/Src/stm32f1xx_hal_msp.c **** 
 324              		.loc 1 176 5
 325 0030 064B     		ldr	r3, .L19
 326 0032 DB69     		ldr	r3, [r3, #28]
 327 0034 054A     		ldr	r2, .L19
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 10


 328 0036 23F00203 		bic	r3, r3, #2
 329 003a D361     		str	r3, [r2, #28]
 179:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 330              		.loc 1 179 5
 331 003c 1D20     		movs	r0, #29
 332 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 333              	.L18:
 334              		.loc 1 185 1
 335 0042 00BF     		nop
 336 0044 0837     		adds	r7, r7, #8
 337              		.cfi_def_cfa_offset 8
 338 0046 BD46     		mov	sp, r7
 339              		.cfi_def_cfa_register 13
 340              		@ sp needed
 341 0048 80BD     		pop	{r7, pc}
 342              	.L20:
 343 004a 00BF     		.align	2
 344              	.L19:
 345 004c 00100240 		.word	1073876992
 346 0050 00040040 		.word	1073742848
 347              		.cfi_endproc
 348              	.LFE68:
 350              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 351              		.align	1
 352              		.global	HAL_UART_MspInit
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 357              	HAL_UART_MspInit:
 358              	.LFB69:
 186:./Core/Src/stm32f1xx_hal_msp.c **** 
 187:./Core/Src/stm32f1xx_hal_msp.c **** /**
 188:./Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 189:./Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 190:./Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 191:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 192:./Core/Src/stm32f1xx_hal_msp.c **** */
 193:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 194:./Core/Src/stm32f1xx_hal_msp.c **** {
 359              		.loc 1 194 1
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 32
 362              		@ frame_needed = 1, uses_anonymous_args = 0
 363 0000 80B5     		push	{r7, lr}
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 7, -8
 366              		.cfi_offset 14, -4
 367 0002 88B0     		sub	sp, sp, #32
 368              		.cfi_def_cfa_offset 40
 369 0004 00AF     		add	r7, sp, #0
 370              		.cfi_def_cfa_register 7
 371 0006 7860     		str	r0, [r7, #4]
 195:./Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 372              		.loc 1 195 20
 373 0008 07F11003 		add	r3, r7, #16
 374 000c 0022     		movs	r2, #0
 375 000e 1A60     		str	r2, [r3]
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 11


 376 0010 5A60     		str	r2, [r3, #4]
 377 0012 9A60     		str	r2, [r3, #8]
 378 0014 DA60     		str	r2, [r3, #12]
 196:./Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 379              		.loc 1 196 11
 380 0016 7B68     		ldr	r3, [r7, #4]
 381 0018 1B68     		ldr	r3, [r3]
 382              		.loc 1 196 5
 383 001a 194A     		ldr	r2, .L24
 384 001c 9342     		cmp	r3, r2
 385 001e 2BD1     		bne	.L23
 386              	.LBB8:
 197:./Core/Src/stm32f1xx_hal_msp.c ****   {
 198:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 199:./Core/Src/stm32f1xx_hal_msp.c **** 
 200:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 201:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 202:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 387              		.loc 1 202 5
 388 0020 184B     		ldr	r3, .L24+4
 389 0022 DB69     		ldr	r3, [r3, #28]
 390 0024 174A     		ldr	r2, .L24+4
 391 0026 43F40033 		orr	r3, r3, #131072
 392 002a D361     		str	r3, [r2, #28]
 393 002c 154B     		ldr	r3, .L24+4
 394 002e DB69     		ldr	r3, [r3, #28]
 395 0030 03F40033 		and	r3, r3, #131072
 396 0034 FB60     		str	r3, [r7, #12]
 397 0036 FB68     		ldr	r3, [r7, #12]
 398              	.LBE8:
 399              	.LBB9:
 203:./Core/Src/stm32f1xx_hal_msp.c **** 
 204:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 400              		.loc 1 204 5
 401 0038 124B     		ldr	r3, .L24+4
 402 003a 9B69     		ldr	r3, [r3, #24]
 403 003c 114A     		ldr	r2, .L24+4
 404 003e 43F00403 		orr	r3, r3, #4
 405 0042 9361     		str	r3, [r2, #24]
 406 0044 0F4B     		ldr	r3, .L24+4
 407 0046 9B69     		ldr	r3, [r3, #24]
 408 0048 03F00403 		and	r3, r3, #4
 409 004c BB60     		str	r3, [r7, #8]
 410 004e BB68     		ldr	r3, [r7, #8]
 411              	.LBE9:
 205:./Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 206:./Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 207:./Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 208:./Core/Src/stm32f1xx_hal_msp.c ****     */
 209:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 412              		.loc 1 209 25
 413 0050 0C23     		movs	r3, #12
 414 0052 3B61     		str	r3, [r7, #16]
 210:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 415              		.loc 1 210 26
 416 0054 0223     		movs	r3, #2
 417 0056 7B61     		str	r3, [r7, #20]
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 12


 211:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 418              		.loc 1 211 27
 419 0058 0223     		movs	r3, #2
 420 005a FB61     		str	r3, [r7, #28]
 212:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 421              		.loc 1 212 5
 422 005c 07F11003 		add	r3, r7, #16
 423 0060 1946     		mov	r1, r3
 424 0062 0948     		ldr	r0, .L24+8
 425 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 213:./Core/Src/stm32f1xx_hal_msp.c **** 
 214:./Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 215:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 426              		.loc 1 215 5
 427 0068 0022     		movs	r2, #0
 428 006a 0021     		movs	r1, #0
 429 006c 2620     		movs	r0, #38
 430 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 216:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 431              		.loc 1 216 5
 432 0072 2620     		movs	r0, #38
 433 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 434              	.L23:
 217:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 218:./Core/Src/stm32f1xx_hal_msp.c **** 
 219:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 220:./Core/Src/stm32f1xx_hal_msp.c ****   }
 221:./Core/Src/stm32f1xx_hal_msp.c **** 
 222:./Core/Src/stm32f1xx_hal_msp.c **** }
 435              		.loc 1 222 1
 436 0078 00BF     		nop
 437 007a 2037     		adds	r7, r7, #32
 438              		.cfi_def_cfa_offset 8
 439 007c BD46     		mov	sp, r7
 440              		.cfi_def_cfa_register 13
 441              		@ sp needed
 442 007e 80BD     		pop	{r7, pc}
 443              	.L25:
 444              		.align	2
 445              	.L24:
 446 0080 00440040 		.word	1073759232
 447 0084 00100240 		.word	1073876992
 448 0088 00080140 		.word	1073809408
 449              		.cfi_endproc
 450              	.LFE69:
 452              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 453              		.align	1
 454              		.global	HAL_UART_MspDeInit
 455              		.syntax unified
 456              		.thumb
 457              		.thumb_func
 459              	HAL_UART_MspDeInit:
 460              	.LFB70:
 223:./Core/Src/stm32f1xx_hal_msp.c **** 
 224:./Core/Src/stm32f1xx_hal_msp.c **** /**
 225:./Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 226:./Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 13


 227:./Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 228:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 229:./Core/Src/stm32f1xx_hal_msp.c **** */
 230:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 231:./Core/Src/stm32f1xx_hal_msp.c **** {
 461              		.loc 1 231 1
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 8
 464              		@ frame_needed = 1, uses_anonymous_args = 0
 465 0000 80B5     		push	{r7, lr}
 466              		.cfi_def_cfa_offset 8
 467              		.cfi_offset 7, -8
 468              		.cfi_offset 14, -4
 469 0002 82B0     		sub	sp, sp, #8
 470              		.cfi_def_cfa_offset 16
 471 0004 00AF     		add	r7, sp, #0
 472              		.cfi_def_cfa_register 7
 473 0006 7860     		str	r0, [r7, #4]
 232:./Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 474              		.loc 1 232 11
 475 0008 7B68     		ldr	r3, [r7, #4]
 476 000a 1B68     		ldr	r3, [r3]
 477              		.loc 1 232 5
 478 000c 094A     		ldr	r2, .L29
 479 000e 9342     		cmp	r3, r2
 480 0010 0CD1     		bne	.L28
 233:./Core/Src/stm32f1xx_hal_msp.c ****   {
 234:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 235:./Core/Src/stm32f1xx_hal_msp.c **** 
 236:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 237:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 238:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 481              		.loc 1 238 5
 482 0012 094B     		ldr	r3, .L29+4
 483 0014 DB69     		ldr	r3, [r3, #28]
 484 0016 084A     		ldr	r2, .L29+4
 485 0018 23F40033 		bic	r3, r3, #131072
 486 001c D361     		str	r3, [r2, #28]
 239:./Core/Src/stm32f1xx_hal_msp.c **** 
 240:./Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 241:./Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 242:./Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 243:./Core/Src/stm32f1xx_hal_msp.c ****     */
 244:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 487              		.loc 1 244 5
 488 001e 0C21     		movs	r1, #12
 489 0020 0648     		ldr	r0, .L29+8
 490 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 245:./Core/Src/stm32f1xx_hal_msp.c **** 
 246:./Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 247:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 491              		.loc 1 247 5
 492 0026 2620     		movs	r0, #38
 493 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 494              	.L28:
 248:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 249:./Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 14


 250:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 251:./Core/Src/stm32f1xx_hal_msp.c ****   }
 252:./Core/Src/stm32f1xx_hal_msp.c **** 
 253:./Core/Src/stm32f1xx_hal_msp.c **** }
 495              		.loc 1 253 1
 496 002c 00BF     		nop
 497 002e 0837     		adds	r7, r7, #8
 498              		.cfi_def_cfa_offset 8
 499 0030 BD46     		mov	sp, r7
 500              		.cfi_def_cfa_register 13
 501              		@ sp needed
 502 0032 80BD     		pop	{r7, pc}
 503              	.L30:
 504              		.align	2
 505              	.L29:
 506 0034 00440040 		.word	1073759232
 507 0038 00100240 		.word	1073876992
 508 003c 00080140 		.word	1073809408
 509              		.cfi_endproc
 510              	.LFE70:
 512              		.text
 513              	.Letext0:
 514              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 515              		.file 3 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 516              		.file 4 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 517              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 518              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 519              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 520              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 521              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 522              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:18     .text.HAL_MspInit:0000000000000000 $t
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:94     .text.HAL_MspInit:000000000000005c $d
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:100    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:106    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:191    .text.HAL_TIM_Base_MspInit:0000000000000078 $d
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:197    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:203    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:271    .text.HAL_TIM_MspPostInit:0000000000000058 $d
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:278    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:284    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:345    .text.HAL_TIM_Base_MspDeInit:000000000000004c $d
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:351    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:357    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:446    .text.HAL_UART_MspInit:0000000000000080 $d
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:453    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:459    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s:506    .text.HAL_UART_MspDeInit:0000000000000034 $d
                           .group:0000000000000000 wm4.0.cb5f01749778df26340c4505df3d34d0
                           .group:0000000000000000 wm4.stm32f1xx_hal_conf.h.22.9203001c8f439cc72798ab2500313551
                           .group:0000000000000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:0000000000000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:0000000000000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.4f5798e999d5690b80e6ded3ecc94b37
                           .group:0000000000000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:0000000000000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:0000000000000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.91ba5b544a4c2be2620a1e7ff0049e10
                           .group:0000000000000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:0000000000000000 wm4.stm32f1xx_hal_def.h.57.18d01ce1aa74e9fb44dbf16f821a574a
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.95.21591bbc513aaa813c0b8640c3b32517
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc_ex.h.22.8763f99bc1e3e2dcf0febe9161d81b37
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.1202.f8e5f9e0cf4eef7840facf5396029056
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.22.fa638d688dcc57ca806fe6a7831b0d04
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio_ex.h.22.51a50ef3512cd78017ce666a32d364bf
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.263.f5ebf2f545ade59412ab9261c8e35dc4
                           .group:0000000000000000 wm4.stm32f1xx_hal_exti.h.22.e26491d042c8079c3ca67eca341af862
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.22.3c14338534886827bf3aeaa2a7f412a1
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma_ex.h.22.001ac4d7f81ccbdcae49bd65c13858c8
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.409.cafcd2cfe701091535636be537c18293
                           .group:0000000000000000 wm4.stm32f1xx_hal_cortex.h.22.b5f4174bb6a50d95405567b8f50e0900
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash.h.22.5cea9a7210e6315b41724b47b5fdf203
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash_ex.h.22.d4e19c21f2a86fa2f8ec2c2d5f1ab2af
                           .group:0000000000000000 wm4.stm32f1xx_hal_pwr.h.22.3438c476faafc3240bf146f143df3fcd
                           .group:0000000000000000 wm4.stm32f1xx_hal_tim.h.22.a16e206564e97dbace9faae59a0d6008
                           .group:0000000000000000 wm4.stm32f1xx_hal_uart.h.22.5f7992e497faa36aa98f09f7214f4dbb
                           .group:0000000000000000 wm4.stm32f1xx_hal.h.88.91065c0692bed6019c34f1e9c00589fd
                           .group:0000000000000000 wm4.main.h.62.215d12b3f54334165c3eb9a2c23b6466
ARM GAS  C:\Users\ASUS\AppData\Local\Temp\cchptUGQ.s 			page 16



UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
