Reading netlist file: "C:\Users\prana\Desktop\4-Personal_Projects\FPGA-projects\FPGA\fpga-code\GOA_project\impl\gwsynthesis\GOA_project.vg"
Parsing netlist file "C:\Users\prana\Desktop\4-Personal_Projects\FPGA-projects\FPGA\fpga-code\GOA_project\impl\gwsynthesis\GOA_project.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\prana\Desktop\4-Personal_Projects\FPGA-projects\FPGA\fpga-code\GOA_project\src\GOA_project.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'sys_clk' was determined to be a clock but was not created.
WARN  (TA1132) :  'tck_pad_i' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\prana\Desktop\4-Personal_Projects\FPGA-projects\FPGA\fpga-code\GOA_project\impl\pnr\GOA_project.power.html" completed
Generate file "C:\Users\prana\Desktop\4-Personal_Projects\FPGA-projects\FPGA\fpga-code\GOA_project\impl\pnr\GOA_project.pin.html" completed
Generate file "C:\Users\prana\Desktop\4-Personal_Projects\FPGA-projects\FPGA\fpga-code\GOA_project\impl\pnr\GOA_project.rpt.html" completed
Generate file "C:\Users\prana\Desktop\4-Personal_Projects\FPGA-projects\FPGA\fpga-code\GOA_project\impl\pnr\GOA_project.rpt.txt" completed
Generate file "C:\Users\prana\Desktop\4-Personal_Projects\FPGA-projects\FPGA\fpga-code\GOA_project\impl\pnr\GOA_project.tr.html" completed
Thu Jun 19 16:14:30 2025

