// Seed: 2824317714
module module_0 (
    output supply1 id_0,
    output wire id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wire id_6,
    input tri id_7,
    input tri module_0,
    input supply1 id_9,
    output wor id_10,
    input wire id_11,
    input wire id_12,
    input wire id_13,
    output supply1 id_14,
    input tri0 id_15,
    input tri1 id_16
);
  assign id_6 = id_12 ? 1 ^ 1 : -1'b0;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_1 = 32'd0,
    parameter id_4 = 32'd78
) (
    input tri1 _id_0,
    inout uwire _id_1,
    output wire id_2,
    input wand id_3,
    input supply0 _id_4,
    output supply1 id_5,
    output wire id_6
);
  wire id_8;
  supply1 [id_1 : id_0  .  id_4] id_9;
  wire id_10;
  and primCall (id_6, id_9, id_8, id_11);
  logic [7:0] id_11;
  assign id_9 = -1;
  assign id_11[id_1] = 1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_3,
      id_3,
      id_3,
      id_3,
      id_6,
      id_3,
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
