$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # a_0 $end
  $var wire 1 $ a_1 $end
  $var wire 1 % c_0 $end
  $var wire 1 & c_1 $end
  $var wire 1 ' clock $end
  $scope module test $end
   $var wire 1 # a_0 $end
   $var wire 1 $ a_1 $end
   $var wire 1 % c_0 $end
   $var wire 1 & c_1 $end
   $var wire 1 ' clock $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
1'
#1
0'
#2
1#
1'
#3
0'
#4
0#
1$
1'
#5
0'
#6
0$
1'
#7
0'
#8
1'
#9
0'
#10
1'
#11
0'
#12
1#
1'
#13
0'
#14
0#
1$
1'
#15
0'
#16
0$
1'
#17
0'
#18
1'
#19
0'
