verilog xil_defaultlib --include "../../../../EE3007_Project_vDatamemory.srcs/sources_1/bd/Project_vDatamemory/ipshared/ec67/hdl" --include "../../../../EE3007_Project_vDatamemory.srcs/sources_1/bd/Project_vDatamemory/ipshared/70cf/hdl" --include "../../../../EE3007_Project_vDatamemory.srcs/sources_1/bd/Project_vDatamemory/ip/Project_vDatamemory_processing_system7_0_0" \
"../../../bd/Project_vDatamemory/ip/Project_vDatamemory_processing_system7_0_0/sim/Project_vDatamemory_processing_system7_0_0.v" \
"../../../bd/Project_vDatamemory/ip/Project_vDatamemory_xbar_0/sim/Project_vDatamemory_xbar_0.v" \
"../../../bd/Project_vDatamemory/ip/Project_vDatamemory_axi_bram_ctrl_0_bram_0/sim/Project_vDatamemory_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/Project_vDatamemory/ip/Project_vDatamemory_auto_pc_2/sim/Project_vDatamemory_auto_pc_2.v" \
"../../../bd/Project_vDatamemory/ip/Project_vDatamemory_auto_pc_0/sim/Project_vDatamemory_auto_pc_0.v" \
"../../../bd/Project_vDatamemory/ip/Project_vDatamemory_auto_pc_1/sim/Project_vDatamemory_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
