set NETLIST_CACHE(Dec_5x32,cells) {{schematic Dec_2x4} {schematic Dec_3x8}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(Dec_5x32,version) MMI_SUE4.4.0
set NETLIST_CACHE(Dec_5x32) {{.SUBCKT Dec_5x32 in[0] in[1] in[2] in[3] in[4] outD5[0] outD5[1] outD5[2] } {+ outD5[3] outD5[4] outD5[5] outD5[6] outD5[7] outD5[8] outD5[9] outD5[10] } {+ outD5[11] outD5[12] outD5[13] outD5[14] outD5[15] outD5[16] outD5[17] } {+ outD5[18] outD5[19] outD5[20] outD5[21] outD5[22] outD5[23] outD5[24] } {+ outD5[25] outD5[26] outD5[27] outD5[28] outD5[29] outD5[30] outD5[31] } {XDec_3x8 in[2] in[3] in[4] out[0] out[1] out[2] out[3] out[4] out[5] out[6] } {+ out[7] Dec_3x8 } {XDec_2x4 in[0] in[1] out[0] outD5[0] outD5[1] outD5[2] outD5[3] Dec_2x4 } {XDec_2x4_1 in[0] in[1] out[1] outD5[4] outD5[5] outD5[6] outD5[7] Dec_2x4 } {XDec_2x4_2 in[0] in[1] out[2] outD5[8] outD5[9] outD5[10] outD5[11] Dec_2x4 } {+ } {XDec_2x4_3 in[0] in[1] out[3] outD5[12] outD5[13] outD5[14] outD5[15] } {+ Dec_2x4 } {XDec_2x4_4 in[0] in[1] out[4] outD5[16] outD5[17] outD5[18] outD5[19] } {+ Dec_2x4 } {XDec_2x4_5 in[0] in[1] out[5] outD5[20] outD5[21] outD5[22] outD5[23] } {+ Dec_2x4 } {XDec_2x4_6 in[0] in[1] out[6] outD5[24] outD5[25] outD5[26] outD5[27] } {+ Dec_2x4 } {XDec_2x4_7 in[0] in[1] out[7] outD5[28] outD5[29] outD5[30] outD5[31] } {+ Dec_2x4 } {.ENDS	$ Dec_5x32} {}}
set NETLIST_CACHE(Dec_5x32,names) {{520 360 {0 XDec_2x4_2}} {330 1010 {1 out[7]}} {420 990 {0 in[1:0]}} {620 80 {0 outD5[3:0]} {2 outD5[3:0]}} {520 1010 {0 XDec_2x4_7}} {420 210 {0 in[1:0]}} {330 750 {1 out[5]}} {620 990 {0 outD5[31:28]} {2 outD5[31:28]}} {330 490 {1 out[3]}} {420 230 {0 out[1]}} {620 210 {0 outD5[7:4]} {2 outD5[7:4]}} {520 230 {0 XDec_2x4_1}} {420 860 {0 in[1:0]}} {330 620 {1 out[4]}} {320 100 {1 out[0]}} {620 860 {0 outD5[27:24]} {2 outD5[27:24]}} {420 880 {0 out[6]}} {520 880 {0 XDec_2x4_6}} {240 100 {1 out[7:0]}} {330 360 {1 out[2]}} {420 100 {0 out[0]}} {520 100 {0 XDec_2x4}} {420 1010 {0 out[7]}} {420 730 {0 in[1:0]}} {420 470 {0 in[1:0]}} {620 730 {0 outD5[23:20]} {2 outD5[23:20]}} {420 750 {0 out[5]}} {10 100 {0 in[4:2]} {2 in[4:2]}} {520 750 {0 XDec_2x4_5}} {110 100 {0 XDec_3x8}} {330 230 {1 out[1]}} {620 470 {0 outD5[15:12]} {2 outD5[15:12]}} {420 490 {0 out[3]}} {520 490 {0 XDec_2x4_3}} {420 600 {0 in[1:0]}} {210 100 {0 out[7:0]}} {340 50 {1 in[1:0]}} {420 340 {0 in[1:0]}} {330 880 {1 out[6]}} {620 600 {0 outD5[19:16]} {2 outD5[19:16]}} {420 620 {0 out[4]}} {420 80 {0 in[1:0]}} {520 620 {0 XDec_2x4_4}} {620 340 {0 outD5[11:8]} {2 outD5[11:8]}} {420 360 {0 out[2]}}}
set NETLIST_CACHE(Dec_5x32,wires) {{400 80 420 80 in[1:0]} {330 230 420 230 out[1]} {400 210 420 210 in[1:0]} {330 360 420 360 out[2]} {400 340 420 340 in[1:0]} {330 490 420 490 out[3]} {400 470 420 470 in[1:0]} {330 620 420 620 out[4]} {400 600 420 600 in[1:0]} {330 750 420 750 out[5]} {400 730 420 730 in[1:0]} {330 880 420 880 out[6]} {400 860 420 860 in[1:0]} {330 1010 420 1010 out[7]} {400 990 420 990 in[1:0]} {400 80 400 210 in[1:0]} {400 210 400 340 in[1:0]} {400 340 400 470 in[1:0]} {400 470 400 600 in[1:0]} {400 600 400 730 in[1:0]} {400 730 400 860 in[1:0]} {400 860 400 990 in[1:0]} {210 100 240 100 out[7:0]} {320 100 420 100 out[0]} {340 50 400 50 in[1:0]} {400 50 400 80 in[1:0]}}
