Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May 25 19:15:21 2023
| Host         : jordi-5600G running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
| Design       : tld_test_placa_a100t_cape
| Device       : 7a100t-fgg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  68          
TIMING-16  Warning           Large setup violation        91          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (188)
5. checking no_input_delay (21)
6. checking no_output_delay (58)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: dna_fpga/divisor_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (188)
--------------------------------------------------
 There are 188 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (58)
--------------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.771     -181.886                     93                 1444       -0.091       -0.997                     11                 1444        4.020        0.000                       0                   666  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_50                {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 35.714}       71.429          14.000          
  clk_out3_clk_wiz_0  {0.000 71.429}       142.857         7.000           
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50                                                                                                                                                                  7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.650        0.000                      0                  219        0.083        0.000                      0                  219        4.020        0.000                       0                    98  
  clk_out2_clk_wiz_0       66.849        0.000                      0                  152        0.140        0.000                      0                  152       35.214        0.000                       0                    71  
  clk_out3_clk_wiz_0      134.668        0.000                      0                 1028        0.132        0.000                      0                 1028       70.449        0.000                       0                   494  
  clkfbout_clk_wiz_0                                                                                                                                                   18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0       -2.771     -179.142                     90                   90        0.277        0.000                      0                   90  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0       65.760        0.000                      0                   68       -0.091       -0.997                     11                   68  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0       -1.126       -2.743                      3                    3        0.059        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50
  To Clock:  clk_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751               los_relojes/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000               los_relojes/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000                los_relojes/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000                los_relojes/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000                los_relojes/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000                los_relojes/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.145ns (25.187%)  route 3.401ns (74.813%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.241 - 10.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584     3.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, unplaced)         0.804     4.934    test_sdram/data1[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.229 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, unplaced)         0.952     6.181    test_sdram/FSM_onehot_state[7]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, unplaced)         0.460     6.765    test_sdram/controlador/addr_to_test_reg[23]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514     7.403    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124     7.527 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671     8.198    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439    13.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[10]/C
                         clock pessimism              0.266    13.507    
                         clock uncertainty           -0.102    13.405    
                         FDRE (Setup_fdre_C_R)       -0.557    12.848    test_sdram/addr_to_test_reg[10]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.145ns (25.187%)  route 3.401ns (74.813%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.241 - 10.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584     3.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, unplaced)         0.804     4.934    test_sdram/data1[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.229 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, unplaced)         0.952     6.181    test_sdram/FSM_onehot_state[7]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, unplaced)         0.460     6.765    test_sdram/controlador/addr_to_test_reg[23]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514     7.403    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124     7.527 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671     8.198    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439    13.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[11]/C
                         clock pessimism              0.266    13.507    
                         clock uncertainty           -0.102    13.405    
                         FDRE (Setup_fdre_C_R)       -0.557    12.848    test_sdram/addr_to_test_reg[11]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.145ns (25.187%)  route 3.401ns (74.813%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.241 - 10.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584     3.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, unplaced)         0.804     4.934    test_sdram/data1[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.229 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, unplaced)         0.952     6.181    test_sdram/FSM_onehot_state[7]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, unplaced)         0.460     6.765    test_sdram/controlador/addr_to_test_reg[23]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514     7.403    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124     7.527 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671     8.198    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439    13.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[12]/C
                         clock pessimism              0.266    13.507    
                         clock uncertainty           -0.102    13.405    
                         FDRE (Setup_fdre_C_R)       -0.557    12.848    test_sdram/addr_to_test_reg[12]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.145ns (25.187%)  route 3.401ns (74.813%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.241 - 10.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584     3.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, unplaced)         0.804     4.934    test_sdram/data1[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.229 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, unplaced)         0.952     6.181    test_sdram/FSM_onehot_state[7]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, unplaced)         0.460     6.765    test_sdram/controlador/addr_to_test_reg[23]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514     7.403    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124     7.527 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671     8.198    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439    13.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[13]/C
                         clock pessimism              0.266    13.507    
                         clock uncertainty           -0.102    13.405    
                         FDRE (Setup_fdre_C_R)       -0.557    12.848    test_sdram/addr_to_test_reg[13]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.145ns (25.187%)  route 3.401ns (74.813%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.241 - 10.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584     3.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, unplaced)         0.804     4.934    test_sdram/data1[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.229 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, unplaced)         0.952     6.181    test_sdram/FSM_onehot_state[7]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, unplaced)         0.460     6.765    test_sdram/controlador/addr_to_test_reg[23]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514     7.403    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124     7.527 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671     8.198    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439    13.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[14]/C
                         clock pessimism              0.266    13.507    
                         clock uncertainty           -0.102    13.405    
                         FDRE (Setup_fdre_C_R)       -0.557    12.848    test_sdram/addr_to_test_reg[14]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.145ns (25.187%)  route 3.401ns (74.813%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.241 - 10.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584     3.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, unplaced)         0.804     4.934    test_sdram/data1[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.229 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, unplaced)         0.952     6.181    test_sdram/FSM_onehot_state[7]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, unplaced)         0.460     6.765    test_sdram/controlador/addr_to_test_reg[23]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514     7.403    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124     7.527 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671     8.198    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439    13.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[15]/C
                         clock pessimism              0.266    13.507    
                         clock uncertainty           -0.102    13.405    
                         FDRE (Setup_fdre_C_R)       -0.557    12.848    test_sdram/addr_to_test_reg[15]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.145ns (25.187%)  route 3.401ns (74.813%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.241 - 10.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584     3.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, unplaced)         0.804     4.934    test_sdram/data1[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.229 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, unplaced)         0.952     6.181    test_sdram/FSM_onehot_state[7]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, unplaced)         0.460     6.765    test_sdram/controlador/addr_to_test_reg[23]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514     7.403    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124     7.527 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671     8.198    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439    13.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[16]/C
                         clock pessimism              0.266    13.507    
                         clock uncertainty           -0.102    13.405    
                         FDRE (Setup_fdre_C_R)       -0.557    12.848    test_sdram/addr_to_test_reg[16]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.145ns (25.187%)  route 3.401ns (74.813%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.241 - 10.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584     3.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, unplaced)         0.804     4.934    test_sdram/data1[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.229 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, unplaced)         0.952     6.181    test_sdram/FSM_onehot_state[7]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, unplaced)         0.460     6.765    test_sdram/controlador/addr_to_test_reg[23]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514     7.403    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124     7.527 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671     8.198    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439    13.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[17]/C
                         clock pessimism              0.266    13.507    
                         clock uncertainty           -0.102    13.405    
                         FDRE (Setup_fdre_C_R)       -0.557    12.848    test_sdram/addr_to_test_reg[17]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.145ns (25.187%)  route 3.401ns (74.813%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.241 - 10.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584     3.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, unplaced)         0.804     4.934    test_sdram/data1[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.229 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, unplaced)         0.952     6.181    test_sdram/FSM_onehot_state[7]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, unplaced)         0.460     6.765    test_sdram/controlador/addr_to_test_reg[23]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514     7.403    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124     7.527 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671     8.198    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439    13.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[18]/C
                         clock pessimism              0.266    13.507    
                         clock uncertainty           -0.102    13.405    
                         FDRE (Setup_fdre_C_R)       -0.557    12.848    test_sdram/addr_to_test_reg[18]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 test_sdram/addr_to_test_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/addr_to_test_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.145ns (25.187%)  route 3.401ns (74.813%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.241 - 10.000 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584     3.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 f  test_sdram/addr_to_test_reg[3]/Q
                         net (fo=9, unplaced)         0.804     4.934    test_sdram/data1[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.229 r  test_sdram/FSM_onehot_state[7]_i_12/O
                         net (fo=2, unplaced)         0.952     6.181    test_sdram/FSM_onehot_state[7]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.305 r  test_sdram/FSM_onehot_state[7]_i_7/O
                         net (fo=9, unplaced)         0.460     6.765    test_sdram/controlador/addr_to_test_reg[23]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514     7.403    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124     7.527 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671     8.198    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  clk_50 (IN)
                         net (fo=0)                   0.000    10.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    11.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439    13.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[19]/C
                         clock pessimism              0.266    13.507    
                         clock uncertainty           -0.102    13.405    
                         FDRE (Setup_fdre_C_R)       -0.557    12.848    test_sdram/addr_to_test_reg[19]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 test_sdram/divclk_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/divclk_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.131ns (44.860%)  route 0.161ns (55.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/divclk_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131     1.038 r  test_sdram/divclk_reg[3]__0/Q
                         net (fo=8, unplaced)         0.161     1.199    test_sdram/cke
                         SRL16E                                       r  test_sdram/divclk_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         SRL16E                                       r  test_sdram/divclk_reg[2]_srl3/CLK
                         clock pessimism             -0.357     1.052    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.116    test_sdram/divclk_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 test_sdram/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  test_sdram/FSM_onehot_state_reg[7]/Q
                         net (fo=4, unplaced)         0.141     1.195    test_sdram/FSM_onehot_state_reg_n_0_[7]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.293 r  test_sdram/FSM_onehot_state[1]_i_1/O
                         net (fo=2, unplaced)         0.000     1.293    test_sdram/FSM_onehot_state[1]_i_1_n_0
                         FDRE                                         r  test_sdram/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    test_sdram/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 test_sdram/controlador/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/data_to_sdram_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/controlador/clk_out1
                         FDRE                                         r  test_sdram/controlador/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 f  test_sdram/controlador/dout_reg[0]/Q
                         net (fo=3, unplaced)         0.139     1.193    test_sdram/controlador/dout_reg[15]_0[0]
                         LUT2 (Prop_lut2_I1_O)        0.101     1.294 r  test_sdram/controlador/data_to_sdram[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.294    test_sdram/controlador_n_46
                         FDSE                                         r  test_sdram/data_to_sdram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDSE                                         r  test_sdram/data_to_sdram_reg[0]/C
                         clock pessimism             -0.357     1.052    
                         FDSE (Hold_fdse_C_D)         0.099     1.151    test_sdram/data_to_sdram_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 test_sdram/addr_to_test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  test_sdram/addr_to_test_reg[4]/Q
                         net (fo=9, unplaced)         0.148     1.202    test_sdram/data1[2]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.300 r  test_sdram/FSM_onehot_state[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.300    test_sdram/FSM_onehot_state[5]_i_1_n_0
                         FDRE                                         r  test_sdram/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    test_sdram/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 test_sdram/addr_to_test_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  test_sdram/addr_to_test_reg[4]/Q
                         net (fo=9, unplaced)         0.148     1.202    test_sdram/data1[2]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.300 r  test_sdram/FSM_onehot_state[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.300    test_sdram/FSM_onehot_state[6]_i_1_n_0
                         FDRE                                         r  test_sdram/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    test_sdram/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 test_sdram/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  test_sdram/FSM_onehot_state_reg[4]/Q
                         net (fo=14, unplaced)        0.153     1.207    test_sdram/FSM_onehot_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.305 r  test_sdram/FSM_onehot_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.305    test_sdram/FSM_onehot_state[0]_i_1_n_0
                         FDRE                                         r  test_sdram/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    test_sdram/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 test_sdram/controlador/sdram_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/controlador/sdram_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.245ns (60.847%)  route 0.158ns (39.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/controlador/clk_out1
                         FDRE                                         r  test_sdram/controlador/sdram_clk_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 f  test_sdram/controlador/sdram_clk_reg/Q
                         net (fo=23, unplaced)        0.158     1.212    test_sdram/controlador/sdram_clk_reg_0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.310 r  test_sdram/controlador/sdram_clk_i_1/O
                         net (fo=1, unplaced)         0.000     1.310    test_sdram/controlador/sdram_clk_i_1_n_0
                         FDRE                                         r  test_sdram/controlador/sdram_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/controlador/clk_out1
                         FDRE                                         r  test_sdram/controlador/sdram_clk_reg/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    test_sdram/controlador/sdram_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 test_sdram/controlador/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/controlador/reg_return_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.092%)  route 0.163ns (39.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/controlador/clk_out1
                         FDRE                                         r  test_sdram/controlador/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  test_sdram/controlador/state_reg[1]/Q
                         net (fo=38, unplaced)        0.163     1.217    test_sdram/controlador/state_reg_n_0_[1]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.315 r  test_sdram/controlador/reg_return_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.315    test_sdram/controlador/return_state[2]
                         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/controlador/clk_out1
                         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[2]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    test_sdram/controlador/reg_return_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 test_sdram/controlador/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/controlador/reg_return_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.092%)  route 0.163ns (39.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/controlador/clk_out1
                         FDRE                                         r  test_sdram/controlador/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  test_sdram/controlador/state_reg[1]/Q
                         net (fo=38, unplaced)        0.163     1.217    test_sdram/controlador/state_reg_n_0_[1]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.315 r  test_sdram/controlador/reg_return_state[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.315    test_sdram/controlador/return_state[3]
                         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/controlador/clk_out1
                         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[3]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    test_sdram/controlador/reg_return_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 test_sdram/controlador/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_sdram/controlador/reg_return_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.030%)  route 0.163ns (39.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/controlador/clk_out1
                         FDRE                                         r  test_sdram/controlador/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 f  test_sdram/controlador/state_reg[4]/Q
                         net (fo=39, unplaced)        0.163     1.217    test_sdram/controlador/state_reg_n_0_[4]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.315 r  test_sdram/controlador/reg_return_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.315    test_sdram/controlador/return_state[0]
                         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/controlador/clk_out1
                         FDRE                                         r  test_sdram/controlador/reg_return_state_reg[0]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    test_sdram/controlador/reg_return_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { los_relojes/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                los_relojes/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751                los_relojes/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                test_sdram/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                test_sdram/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                test_sdram/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                test_sdram/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                test_sdram/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                test_sdram/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                test_sdram/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                test_sdram/FSM_onehot_state_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              los_relojes/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                test_sdram/divclk_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                test_sdram/divclk_reg[2]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                test_sdram/divclk_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                test_sdram/divclk_reg[2]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                test_sdram/FSM_onehot_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       66.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       35.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.849ns  (required time - arrival time)
  Source:                 audio/sample_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/dac8bits/SigmaLatch_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 3.565ns (81.619%)  route 0.803ns (18.381%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.584     3.652    audio/clk_out2
                         RAMB36E1                                     r  audio/sample_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     6.106 r  audio/sample_reg/DOADO[1]
                         net (fo=2, unplaced)         0.803     6.909    audio/dac8bits/sample_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.124     7.033 r  audio/dac8bits/SigmaLatch[3]_i_4/O
                         net (fo=1, unplaced)         0.000     7.033    audio/dac8bits/SigmaLatch[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.566 r  audio/dac8bits/SigmaLatch_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.566    audio/dac8bits/SigmaLatch_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  audio/dac8bits/SigmaLatch_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.683    audio/dac8bits/SigmaLatch_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.020 r  audio/dac8bits/SigmaLatch_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.020    audio/dac8bits/SigmaLatch_reg[9]_i_1_n_6
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[9]/C
                         clock pessimism              0.266    74.935    
                         clock uncertainty           -0.143    74.793    
                         FDRE (Setup_fdre_C_D)        0.076    74.869    audio/dac8bits/SigmaLatch_reg[9]
  -------------------------------------------------------------------
                         required time                         74.869    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                 66.849    

Slack (MET) :             66.893ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.430ns (38.743%)  route 2.261ns (61.257%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.584     3.652    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, unplaced)         0.844     4.974    modo_vga/addrvga[5]
                         LUT6 (Prop_lut6_I1_O)        0.295     5.269 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.269    modo_vga/addrvga2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.802 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, unplaced)         0.766     6.568    modo_vga/addrvga2
                         LUT5 (Prop_lut5_I3_O)        0.124     6.692 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, unplaced)        0.651     7.343    modo_vga/addrvga[9]_i_1_n_0
                         FDRE                                         r  modo_vga/addrvga_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[0]/C
                         clock pessimism              0.266    74.935    
                         clock uncertainty           -0.143    74.793    
                         FDRE (Setup_fdre_C_R)       -0.557    74.236    modo_vga/addrvga_reg[0]
  -------------------------------------------------------------------
                         required time                         74.236    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                 66.893    

Slack (MET) :             66.893ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.430ns (38.743%)  route 2.261ns (61.257%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.584     3.652    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, unplaced)         0.844     4.974    modo_vga/addrvga[5]
                         LUT6 (Prop_lut6_I1_O)        0.295     5.269 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.269    modo_vga/addrvga2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.802 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, unplaced)         0.766     6.568    modo_vga/addrvga2
                         LUT5 (Prop_lut5_I3_O)        0.124     6.692 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, unplaced)        0.651     7.343    modo_vga/addrvga[9]_i_1_n_0
                         FDRE                                         r  modo_vga/addrvga_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[1]/C
                         clock pessimism              0.266    74.935    
                         clock uncertainty           -0.143    74.793    
                         FDRE (Setup_fdre_C_R)       -0.557    74.236    modo_vga/addrvga_reg[1]
  -------------------------------------------------------------------
                         required time                         74.236    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                 66.893    

Slack (MET) :             66.893ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.430ns (38.743%)  route 2.261ns (61.257%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.584     3.652    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, unplaced)         0.844     4.974    modo_vga/addrvga[5]
                         LUT6 (Prop_lut6_I1_O)        0.295     5.269 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.269    modo_vga/addrvga2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.802 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, unplaced)         0.766     6.568    modo_vga/addrvga2
                         LUT5 (Prop_lut5_I3_O)        0.124     6.692 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, unplaced)        0.651     7.343    modo_vga/addrvga[9]_i_1_n_0
                         FDRE                                         r  modo_vga/addrvga_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[2]/C
                         clock pessimism              0.266    74.935    
                         clock uncertainty           -0.143    74.793    
                         FDRE (Setup_fdre_C_R)       -0.557    74.236    modo_vga/addrvga_reg[2]
  -------------------------------------------------------------------
                         required time                         74.236    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                 66.893    

Slack (MET) :             66.893ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.430ns (38.743%)  route 2.261ns (61.257%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.584     3.652    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, unplaced)         0.844     4.974    modo_vga/addrvga[5]
                         LUT6 (Prop_lut6_I1_O)        0.295     5.269 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.269    modo_vga/addrvga2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.802 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, unplaced)         0.766     6.568    modo_vga/addrvga2
                         LUT5 (Prop_lut5_I3_O)        0.124     6.692 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, unplaced)        0.651     7.343    modo_vga/addrvga[9]_i_1_n_0
                         FDRE                                         r  modo_vga/addrvga_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[3]/C
                         clock pessimism              0.266    74.935    
                         clock uncertainty           -0.143    74.793    
                         FDRE (Setup_fdre_C_R)       -0.557    74.236    modo_vga/addrvga_reg[3]
  -------------------------------------------------------------------
                         required time                         74.236    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                 66.893    

Slack (MET) :             66.893ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.430ns (38.743%)  route 2.261ns (61.257%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.584     3.652    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, unplaced)         0.844     4.974    modo_vga/addrvga[5]
                         LUT6 (Prop_lut6_I1_O)        0.295     5.269 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.269    modo_vga/addrvga2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.802 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, unplaced)         0.766     6.568    modo_vga/addrvga2
                         LUT5 (Prop_lut5_I3_O)        0.124     6.692 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, unplaced)        0.651     7.343    modo_vga/addrvga[9]_i_1_n_0
                         FDRE                                         r  modo_vga/addrvga_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[4]/C
                         clock pessimism              0.266    74.935    
                         clock uncertainty           -0.143    74.793    
                         FDRE (Setup_fdre_C_R)       -0.557    74.236    modo_vga/addrvga_reg[4]
  -------------------------------------------------------------------
                         required time                         74.236    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                 66.893    

Slack (MET) :             66.893ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.430ns (38.743%)  route 2.261ns (61.257%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.584     3.652    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, unplaced)         0.844     4.974    modo_vga/addrvga[5]
                         LUT6 (Prop_lut6_I1_O)        0.295     5.269 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.269    modo_vga/addrvga2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.802 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, unplaced)         0.766     6.568    modo_vga/addrvga2
                         LUT5 (Prop_lut5_I3_O)        0.124     6.692 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, unplaced)        0.651     7.343    modo_vga/addrvga[9]_i_1_n_0
                         FDRE                                         r  modo_vga/addrvga_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[5]/C
                         clock pessimism              0.266    74.935    
                         clock uncertainty           -0.143    74.793    
                         FDRE (Setup_fdre_C_R)       -0.557    74.236    modo_vga/addrvga_reg[5]
  -------------------------------------------------------------------
                         required time                         74.236    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                 66.893    

Slack (MET) :             66.893ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.430ns (38.743%)  route 2.261ns (61.257%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.584     3.652    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, unplaced)         0.844     4.974    modo_vga/addrvga[5]
                         LUT6 (Prop_lut6_I1_O)        0.295     5.269 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.269    modo_vga/addrvga2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.802 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, unplaced)         0.766     6.568    modo_vga/addrvga2
                         LUT5 (Prop_lut5_I3_O)        0.124     6.692 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, unplaced)        0.651     7.343    modo_vga/addrvga[9]_i_1_n_0
                         FDRE                                         r  modo_vga/addrvga_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[6]/C
                         clock pessimism              0.266    74.935    
                         clock uncertainty           -0.143    74.793    
                         FDRE (Setup_fdre_C_R)       -0.557    74.236    modo_vga/addrvga_reg[6]
  -------------------------------------------------------------------
                         required time                         74.236    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                 66.893    

Slack (MET) :             66.893ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.430ns (38.743%)  route 2.261ns (61.257%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.584     3.652    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, unplaced)         0.844     4.974    modo_vga/addrvga[5]
                         LUT6 (Prop_lut6_I1_O)        0.295     5.269 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.269    modo_vga/addrvga2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.802 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, unplaced)         0.766     6.568    modo_vga/addrvga2
                         LUT5 (Prop_lut5_I3_O)        0.124     6.692 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, unplaced)        0.651     7.343    modo_vga/addrvga[9]_i_1_n_0
                         FDRE                                         r  modo_vga/addrvga_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[7]/C
                         clock pessimism              0.266    74.935    
                         clock uncertainty           -0.143    74.793    
                         FDRE (Setup_fdre_C_R)       -0.557    74.236    modo_vga/addrvga_reg[7]
  -------------------------------------------------------------------
                         required time                         74.236    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                 66.893    

Slack (MET) :             66.893ns  (required time - arrival time)
  Source:                 modo_vga/addrvga_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            modo_vga/addrvga_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.430ns (38.743%)  route 2.261ns (61.257%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.584     3.652    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  modo_vga/addrvga_reg[5]/Q
                         net (fo=8, unplaced)         0.844     4.974    modo_vga/addrvga[5]
                         LUT6 (Prop_lut6_I1_O)        0.295     5.269 r  modo_vga/addrvga2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.269    modo_vga/addrvga2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.802 r  modo_vga/addrvga2_carry/CO[3]
                         net (fo=3, unplaced)         0.766     6.568    modo_vga/addrvga2
                         LUT5 (Prop_lut5_I3_O)        0.124     6.692 r  modo_vga/addrvga[9]_i_1/O
                         net (fo=10, unplaced)        0.651     7.343    modo_vga/addrvga[9]_i_1_n_0
                         FDRE                                         r  modo_vga/addrvga_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/clk_out2
                         FDRE                                         r  modo_vga/addrvga_reg[8]/C
                         clock pessimism              0.266    74.935    
                         clock uncertainty           -0.143    74.793    
                         FDRE (Setup_fdre_C_R)       -0.557    74.236    modo_vga/addrvga_reg[8]
  -------------------------------------------------------------------
                         required time                         74.236    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                 66.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 audio/cnt_2000_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/cnt_2000_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.114     0.907    audio/clk_out2
                         FDRE                                         r  audio/cnt_2000_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 f  audio/cnt_2000_reg[0]/Q
                         net (fo=3, unplaced)         0.139     1.193    audio/cnt_2000[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.291 r  audio/cnt_2000[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.291    audio/p_1_in[0]
                         FDRE                                         r  audio/cnt_2000_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    audio/clk_out2
                         FDRE                                         r  audio/cnt_2000_reg[0]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    audio/cnt_2000_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 audio/sample_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/sample_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.114     0.907    audio/clk_out2
                         FDRE                                         r  audio/sample_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 f  audio/sample_addr_reg[0]/Q
                         net (fo=4, unplaced)         0.141     1.195    audio/sample_addr_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.293 r  audio/sample_addr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.293    audio/sample_addr[0]
                         FDRE                                         r  audio/sample_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    audio/clk_out2
                         FDRE                                         r  audio/sample_addr_reg[0]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    audio/sample_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 audio/dac8bits/SigmaLatch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/dac8bits/SigmaLatch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.257ns (63.332%)  route 0.149ns (36.668%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.114     0.907    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  audio/dac8bits/SigmaLatch_reg[2]/Q
                         net (fo=1, unplaced)         0.149     1.203    audio/dac8bits/SigmaLatch_reg_n_0_[2]
                         LUT2 (Prop_lut2_I1_O)        0.045     1.248 r  audio/dac8bits/SigmaLatch[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.248    audio/dac8bits/SigmaLatch[3]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.313 r  audio/dac8bits/SigmaLatch_reg[3]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.313    audio/dac8bits/SigmaLatch_reg[3]_i_1_n_5
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[2]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.113     1.165    audio/dac8bits/SigmaLatch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 audio/dac8bits/SigmaLatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/dac8bits/SigmaLatch_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.257ns (63.332%)  route 0.149ns (36.668%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.114     0.907    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  audio/dac8bits/SigmaLatch_reg[6]/Q
                         net (fo=1, unplaced)         0.149     1.203    audio/dac8bits/SigmaLatch_reg_n_0_[6]
                         LUT2 (Prop_lut2_I1_O)        0.045     1.248 r  audio/dac8bits/SigmaLatch[7]_i_3/O
                         net (fo=1, unplaced)         0.000     1.248    audio/dac8bits/SigmaLatch[7]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.313 r  audio/dac8bits/SigmaLatch_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.313    audio/dac8bits/SigmaLatch_reg[7]_i_1_n_5
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[6]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.113     1.165    audio/dac8bits/SigmaLatch_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 audio/dac8bits/SigmaLatch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/dac8bits/SigmaLatch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.258ns (63.357%)  route 0.149ns (36.643%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.114     0.907    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  audio/dac8bits/SigmaLatch_reg[1]/Q
                         net (fo=1, unplaced)         0.149     1.203    audio/dac8bits/SigmaLatch_reg_n_0_[1]
                         LUT2 (Prop_lut2_I1_O)        0.045     1.248 r  audio/dac8bits/SigmaLatch[3]_i_4/O
                         net (fo=1, unplaced)         0.000     1.248    audio/dac8bits/SigmaLatch[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.314 r  audio/dac8bits/SigmaLatch_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.314    audio/dac8bits/SigmaLatch_reg[3]_i_1_n_6
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[1]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.113     1.165    audio/dac8bits/SigmaLatch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 audio/dac8bits/SigmaLatch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/dac8bits/SigmaLatch_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.258ns (63.357%)  route 0.149ns (36.643%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.114     0.907    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  audio/dac8bits/SigmaLatch_reg[5]/Q
                         net (fo=1, unplaced)         0.149     1.203    audio/dac8bits/SigmaLatch_reg_n_0_[5]
                         LUT2 (Prop_lut2_I1_O)        0.045     1.248 r  audio/dac8bits/SigmaLatch[7]_i_4/O
                         net (fo=1, unplaced)         0.000     1.248    audio/dac8bits/SigmaLatch[7]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.314 r  audio/dac8bits/SigmaLatch_reg[7]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.314    audio/dac8bits/SigmaLatch_reg[7]_i_1_n_6
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[5]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.113     1.165    audio/dac8bits/SigmaLatch_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 audio/dac8bits/SigmaLatch_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/dac8bits/SigmaLatch_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.258ns (62.198%)  route 0.157ns (37.802%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.114     0.907    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  audio/dac8bits/SigmaLatch_reg[9]/Q
                         net (fo=3, unplaced)         0.157     1.211    audio/dac8bits/p_0_in
                         LUT2 (Prop_lut2_I1_O)        0.045     1.256 r  audio/dac8bits/SigmaLatch[9]_i_3/O
                         net (fo=1, unplaced)         0.000     1.256    audio/dac8bits/SigmaLatch[9]_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.322 r  audio/dac8bits/SigmaLatch_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.322    audio/dac8bits/SigmaLatch_reg[9]_i_1_n_6
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[9]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.113     1.165    audio/dac8bits/SigmaLatch_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 audio/dac8bits/SigmaLatch_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/dac8bits/DACout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.114     0.907    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  audio/dac8bits/SigmaLatch_reg[9]/Q
                         net (fo=3, unplaced)         0.148     1.202    audio/dac8bits/p_0_in
                         FDRE                                         r  audio/dac8bits/DACout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/DACout_reg/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)        -0.009     1.043    audio/dac8bits/DACout_reg
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 audio/dac8bits/SigmaLatch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/dac8bits/SigmaLatch_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.293ns (66.320%)  route 0.149ns (33.680%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.114     0.907    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  audio/dac8bits/SigmaLatch_reg[2]/Q
                         net (fo=1, unplaced)         0.149     1.203    audio/dac8bits/SigmaLatch_reg_n_0_[2]
                         LUT2 (Prop_lut2_I1_O)        0.045     1.248 r  audio/dac8bits/SigmaLatch[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.248    audio/dac8bits/SigmaLatch[3]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.349 r  audio/dac8bits/SigmaLatch_reg[3]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.349    audio/dac8bits/SigmaLatch_reg[3]_i_1_n_4
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[3]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.113     1.165    audio/dac8bits/SigmaLatch_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 audio/dac8bits/SigmaLatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Destination:            audio/dac8bits/SigmaLatch_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.293ns (66.320%)  route 0.149ns (33.680%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.114     0.907    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  audio/dac8bits/SigmaLatch_reg[6]/Q
                         net (fo=1, unplaced)         0.149     1.203    audio/dac8bits/SigmaLatch_reg_n_0_[6]
                         LUT2 (Prop_lut2_I1_O)        0.045     1.248 r  audio/dac8bits/SigmaLatch[7]_i_3/O
                         net (fo=1, unplaced)         0.000     1.248    audio/dac8bits/SigmaLatch[7]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.349 r  audio/dac8bits/SigmaLatch_reg[7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.349    audio/dac8bits/SigmaLatch_reg[7]_i_1_n_4
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    audio/dac8bits/clk_out2
                         FDRE                                         r  audio/dac8bits/SigmaLatch_reg[7]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.113     1.165    audio/dac8bits/SigmaLatch_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 35.714 }
Period(ns):         71.429
Sources:            { los_relojes/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         71.429      68.485               modo_vga/memscan/scan_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         71.429      68.853               audio/sample_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         71.429      68.853               modo_vga/memscan/scan_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         71.429      69.273               los_relojes/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         71.429      70.180               los_relojes/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429               audio/cnt_2000_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429               audio/cnt_2000_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429               audio/cnt_2000_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429               audio/cnt_2000_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         71.429      70.429               audio/cnt_2000_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       71.429      141.931              los_relojes/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.714      35.214               audio/cnt_2000_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      134.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       70.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.668ns  (required time - arrival time)
  Source:                 vuelta_al_spectrum/el_multiboot/icap_data0_reg[33]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            vuelta_al_spectrum/el_icap/ICAP_i/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.478ns (37.319%)  route 0.803ns (62.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 146.098 - 142.857 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    vuelta_al_spectrum/el_multiboot/clk_out3
                         FDRE                                         r  vuelta_al_spectrum/el_multiboot/icap_data0_reg[33]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  vuelta_al_spectrum/el_multiboot/icap_data0_reg[33]_inv/Q
                         net (fo=1, unplaced)         0.803     4.933    vuelta_al_spectrum/el_icap/Q[10]
                         ICAPE2                                       r  vuelta_al_spectrum/el_icap/ICAP_i/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   144.722    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   144.805 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   145.568    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   145.659 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   146.098    vuelta_al_spectrum/el_icap/clk_out3
                         ICAPE2                                       r  vuelta_al_spectrum/el_icap/ICAP_i/CLK
                         clock pessimism              0.266   146.364    
                         clock uncertainty           -0.161   146.203    
                         ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -6.602   139.601    vuelta_al_spectrum/el_icap/ICAP_i
  -------------------------------------------------------------------
                         required time                        139.601    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                134.668    

Slack (MET) :             137.195ns  (required time - arrival time)
  Source:                 vuelta_al_spectrum/el_multiboot/icap_data0_reg[32]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            vuelta_al_spectrum/el_icap/ICAP_i/CSIB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.478ns (37.319%)  route 0.803ns (62.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 146.098 - 142.857 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    vuelta_al_spectrum/el_multiboot/clk_out3
                         FDRE                                         r  vuelta_al_spectrum/el_multiboot/icap_data0_reg[32]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  vuelta_al_spectrum/el_multiboot/icap_data0_reg[32]_inv/Q
                         net (fo=1, unplaced)         0.803     4.933    vuelta_al_spectrum/el_icap/Q[9]
                         ICAPE2                                       r  vuelta_al_spectrum/el_icap/ICAP_i/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   144.722    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   144.805 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   145.568    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   145.659 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   146.098    vuelta_al_spectrum/el_icap/clk_out3
                         ICAPE2                                       r  vuelta_al_spectrum/el_icap/ICAP_i/CLK
                         clock pessimism              0.266   146.364    
                         clock uncertainty           -0.161   146.203    
                         ICAPE2 (Setup_icape2_CLK_CSIB)
                                                     -4.075   142.128    vuelta_al_spectrum/el_icap/ICAP_i
  -------------------------------------------------------------------
                         required time                        142.128    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                137.195    

Slack (MET) :             137.981ns  (required time - arrival time)
  Source:                 test_slot_sd/tout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_slot_sd/tout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.169ns (29.130%)  route 2.844ns (70.870%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 146.098 - 142.857 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    test_slot_sd/clk_out3
                         FDRE                                         r  test_slot_sd/tout_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 f  test_slot_sd/tout_reg[0]/Q
                         net (fo=7, unplaced)         0.798     4.928    test_slot_sd/tout_reg_n_0_[0]
                         LUT4 (Prop_lut4_I1_O)        0.319     5.247 f  test_slot_sd/tout[6]_i_5/O
                         net (fo=3, unplaced)         0.467     5.714    test_slot_sd/tout[6]_i_5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.838 r  test_slot_sd/tout[6]_i_3/O
                         net (fo=6, unplaced)         0.481     6.319    test_slot_sd/tout[6]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.443 r  test_slot_sd/tout[6]_i_1/O
                         net (fo=9, unplaced)         0.490     6.933    test_slot_sd/tout[6]_i_1_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.057 r  test_slot_sd/tout[5]_i_1/O
                         net (fo=1, unplaced)         0.608     7.665    test_slot_sd/tout[5]_i_1_n_0
                         FDRE                                         r  test_slot_sd/tout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   144.722    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   144.805 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   145.568    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   145.659 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   146.098    test_slot_sd/clk_out3
                         FDRE                                         r  test_slot_sd/tout_reg[5]/C
                         clock pessimism              0.266   146.364    
                         clock uncertainty           -0.161   146.203    
                         FDRE (Setup_fdre_C_R)       -0.557   145.646    test_slot_sd/tout_reg[5]
  -------------------------------------------------------------------
                         required time                        145.646    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                137.981    

Slack (MET) :             138.002ns  (required time - arrival time)
  Source:                 test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_raton/escritura_a_raton/cntbits_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.137ns (28.482%)  route 2.855ns (71.518%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 146.098 - 142.857 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    test_raton/escritura_a_raton/clk_out3
                         FDRE                                         r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/Q
                         net (fo=3, unplaced)         0.781     4.911    test_raton/escritura_a_raton/timeoutcnt_reg_n_0_[6]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.206 f  test_raton/escritura_a_raton/timeoutcnt[15]_i_7/O
                         net (fo=1, unplaced)         0.449     5.655    test_raton/escritura_a_raton/timeoutcnt[15]_i_7_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.779 r  test_raton/escritura_a_raton/timeoutcnt[15]_i_4/O
                         net (fo=23, unplaced)        0.512     6.291    test_raton/escritura_a_raton/timeoutcnt[15]_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.116     6.407 f  test_raton/escritura_a_raton/cntbits[0]_i_5/O
                         net (fo=6, unplaced)         0.481     6.888    test_raton/escritura_a_raton/cntbits[0]_i_5_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     7.012 r  test_raton/escritura_a_raton/cntbits[0]_i_1/O
                         net (fo=4, unplaced)         0.632     7.644    test_raton/escritura_a_raton/cntbits[0]_i_1_n_0
                         FDRE                                         r  test_raton/escritura_a_raton/cntbits_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   144.722    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   144.805 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   145.568    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   145.659 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   146.098    test_raton/escritura_a_raton/clk_out3
                         FDRE                                         r  test_raton/escritura_a_raton/cntbits_reg[0]/C
                         clock pessimism              0.266   146.364    
                         clock uncertainty           -0.161   146.203    
                         FDRE (Setup_fdre_C_R)       -0.557   145.646    test_raton/escritura_a_raton/cntbits_reg[0]
  -------------------------------------------------------------------
                         required time                        145.646    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                138.002    

Slack (MET) :             138.002ns  (required time - arrival time)
  Source:                 test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_raton/escritura_a_raton/shiftreg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.137ns (28.482%)  route 2.855ns (71.518%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 146.098 - 142.857 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    test_raton/escritura_a_raton/clk_out3
                         FDRE                                         r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/Q
                         net (fo=3, unplaced)         0.781     4.911    test_raton/escritura_a_raton/timeoutcnt_reg_n_0_[6]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.206 f  test_raton/escritura_a_raton/timeoutcnt[15]_i_7/O
                         net (fo=1, unplaced)         0.449     5.655    test_raton/escritura_a_raton/timeoutcnt[15]_i_7_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.779 r  test_raton/escritura_a_raton/timeoutcnt[15]_i_4/O
                         net (fo=23, unplaced)        0.512     6.291    test_raton/escritura_a_raton/timeoutcnt[15]_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.116     6.407 f  test_raton/escritura_a_raton/cntbits[0]_i_5/O
                         net (fo=6, unplaced)         0.481     6.888    test_raton/escritura_a_raton/cntbits[0]_i_5_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     7.012 r  test_raton/escritura_a_raton/cntbits[0]_i_1/O
                         net (fo=4, unplaced)         0.632     7.644    test_raton/escritura_a_raton/cntbits[0]_i_1_n_0
                         FDRE                                         r  test_raton/escritura_a_raton/shiftreg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   144.722    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   144.805 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   145.568    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   145.659 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   146.098    test_raton/escritura_a_raton/clk_out3
                         FDRE                                         r  test_raton/escritura_a_raton/shiftreg_reg[0]/C
                         clock pessimism              0.266   146.364    
                         clock uncertainty           -0.161   146.203    
                         FDRE (Setup_fdre_C_R)       -0.557   145.646    test_raton/escritura_a_raton/shiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                        145.646    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                138.002    

Slack (MET) :             138.002ns  (required time - arrival time)
  Source:                 test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_raton/escritura_a_raton/shiftreg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.137ns (28.482%)  route 2.855ns (71.518%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 146.098 - 142.857 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    test_raton/escritura_a_raton/clk_out3
                         FDRE                                         r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/Q
                         net (fo=3, unplaced)         0.781     4.911    test_raton/escritura_a_raton/timeoutcnt_reg_n_0_[6]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.206 f  test_raton/escritura_a_raton/timeoutcnt[15]_i_7/O
                         net (fo=1, unplaced)         0.449     5.655    test_raton/escritura_a_raton/timeoutcnt[15]_i_7_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.779 r  test_raton/escritura_a_raton/timeoutcnt[15]_i_4/O
                         net (fo=23, unplaced)        0.512     6.291    test_raton/escritura_a_raton/timeoutcnt[15]_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.116     6.407 f  test_raton/escritura_a_raton/cntbits[0]_i_5/O
                         net (fo=6, unplaced)         0.481     6.888    test_raton/escritura_a_raton/cntbits[0]_i_5_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     7.012 r  test_raton/escritura_a_raton/cntbits[0]_i_1/O
                         net (fo=4, unplaced)         0.632     7.644    test_raton/escritura_a_raton/cntbits[0]_i_1_n_0
                         FDRE                                         r  test_raton/escritura_a_raton/shiftreg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   144.722    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   144.805 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   145.568    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   145.659 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   146.098    test_raton/escritura_a_raton/clk_out3
                         FDRE                                         r  test_raton/escritura_a_raton/shiftreg_reg[1]/C
                         clock pessimism              0.266   146.364    
                         clock uncertainty           -0.161   146.203    
                         FDRE (Setup_fdre_C_R)       -0.557   145.646    test_raton/escritura_a_raton/shiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                        145.646    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                138.002    

Slack (MET) :             138.002ns  (required time - arrival time)
  Source:                 test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_raton/escritura_a_raton/shiftreg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.137ns (28.482%)  route 2.855ns (71.518%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 146.098 - 142.857 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    test_raton/escritura_a_raton/clk_out3
                         FDRE                                         r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/Q
                         net (fo=3, unplaced)         0.781     4.911    test_raton/escritura_a_raton/timeoutcnt_reg_n_0_[6]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.206 f  test_raton/escritura_a_raton/timeoutcnt[15]_i_7/O
                         net (fo=1, unplaced)         0.449     5.655    test_raton/escritura_a_raton/timeoutcnt[15]_i_7_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.779 r  test_raton/escritura_a_raton/timeoutcnt[15]_i_4/O
                         net (fo=23, unplaced)        0.512     6.291    test_raton/escritura_a_raton/timeoutcnt[15]_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.116     6.407 f  test_raton/escritura_a_raton/cntbits[0]_i_5/O
                         net (fo=6, unplaced)         0.481     6.888    test_raton/escritura_a_raton/cntbits[0]_i_5_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.012 r  test_raton/escritura_a_raton/shiftreg[6]_i_1/O
                         net (fo=4, unplaced)         0.632     7.644    test_raton/escritura_a_raton/shiftreg[6]_i_1_n_0
                         FDSE                                         r  test_raton/escritura_a_raton/shiftreg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   144.722    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   144.805 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   145.568    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   145.659 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   146.098    test_raton/escritura_a_raton/clk_out3
                         FDSE                                         r  test_raton/escritura_a_raton/shiftreg_reg[2]/C
                         clock pessimism              0.266   146.364    
                         clock uncertainty           -0.161   146.203    
                         FDSE (Setup_fdse_C_S)       -0.557   145.646    test_raton/escritura_a_raton/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                        145.646    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                138.002    

Slack (MET) :             138.002ns  (required time - arrival time)
  Source:                 test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_raton/escritura_a_raton/shiftreg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.137ns (28.482%)  route 2.855ns (71.518%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 146.098 - 142.857 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    test_raton/escritura_a_raton/clk_out3
                         FDRE                                         r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/Q
                         net (fo=3, unplaced)         0.781     4.911    test_raton/escritura_a_raton/timeoutcnt_reg_n_0_[6]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.206 f  test_raton/escritura_a_raton/timeoutcnt[15]_i_7/O
                         net (fo=1, unplaced)         0.449     5.655    test_raton/escritura_a_raton/timeoutcnt[15]_i_7_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.779 r  test_raton/escritura_a_raton/timeoutcnt[15]_i_4/O
                         net (fo=23, unplaced)        0.512     6.291    test_raton/escritura_a_raton/timeoutcnt[15]_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.116     6.407 f  test_raton/escritura_a_raton/cntbits[0]_i_5/O
                         net (fo=6, unplaced)         0.481     6.888    test_raton/escritura_a_raton/cntbits[0]_i_5_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     7.012 r  test_raton/escritura_a_raton/cntbits[0]_i_1/O
                         net (fo=4, unplaced)         0.632     7.644    test_raton/escritura_a_raton/cntbits[0]_i_1_n_0
                         FDRE                                         r  test_raton/escritura_a_raton/shiftreg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   144.722    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   144.805 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   145.568    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   145.659 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   146.098    test_raton/escritura_a_raton/clk_out3
                         FDRE                                         r  test_raton/escritura_a_raton/shiftreg_reg[3]/C
                         clock pessimism              0.266   146.364    
                         clock uncertainty           -0.161   146.203    
                         FDRE (Setup_fdre_C_R)       -0.557   145.646    test_raton/escritura_a_raton/shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                        145.646    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                138.002    

Slack (MET) :             138.002ns  (required time - arrival time)
  Source:                 test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_raton/escritura_a_raton/shiftreg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.137ns (28.482%)  route 2.855ns (71.518%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 146.098 - 142.857 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    test_raton/escritura_a_raton/clk_out3
                         FDRE                                         r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/Q
                         net (fo=3, unplaced)         0.781     4.911    test_raton/escritura_a_raton/timeoutcnt_reg_n_0_[6]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.206 f  test_raton/escritura_a_raton/timeoutcnt[15]_i_7/O
                         net (fo=1, unplaced)         0.449     5.655    test_raton/escritura_a_raton/timeoutcnt[15]_i_7_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.779 r  test_raton/escritura_a_raton/timeoutcnt[15]_i_4/O
                         net (fo=23, unplaced)        0.512     6.291    test_raton/escritura_a_raton/timeoutcnt[15]_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.116     6.407 f  test_raton/escritura_a_raton/cntbits[0]_i_5/O
                         net (fo=6, unplaced)         0.481     6.888    test_raton/escritura_a_raton/cntbits[0]_i_5_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.012 r  test_raton/escritura_a_raton/shiftreg[6]_i_1/O
                         net (fo=4, unplaced)         0.632     7.644    test_raton/escritura_a_raton/shiftreg[6]_i_1_n_0
                         FDSE                                         r  test_raton/escritura_a_raton/shiftreg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   144.722    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   144.805 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   145.568    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   145.659 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   146.098    test_raton/escritura_a_raton/clk_out3
                         FDSE                                         r  test_raton/escritura_a_raton/shiftreg_reg[4]/C
                         clock pessimism              0.266   146.364    
                         clock uncertainty           -0.161   146.203    
                         FDSE (Setup_fdse_C_S)       -0.557   145.646    test_raton/escritura_a_raton/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                        145.646    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                138.002    

Slack (MET) :             138.002ns  (required time - arrival time)
  Source:                 test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_raton/escritura_a_raton/shiftreg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out3_clk_wiz_0 rise@142.857ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.137ns (28.482%)  route 2.855ns (71.518%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 146.098 - 142.857 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    test_raton/escritura_a_raton/clk_out3
                         FDRE                                         r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  test_raton/escritura_a_raton/timeoutcnt_reg[6]/Q
                         net (fo=3, unplaced)         0.781     4.911    test_raton/escritura_a_raton/timeoutcnt_reg_n_0_[6]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.206 f  test_raton/escritura_a_raton/timeoutcnt[15]_i_7/O
                         net (fo=1, unplaced)         0.449     5.655    test_raton/escritura_a_raton/timeoutcnt[15]_i_7_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.779 r  test_raton/escritura_a_raton/timeoutcnt[15]_i_4/O
                         net (fo=23, unplaced)        0.512     6.291    test_raton/escritura_a_raton/timeoutcnt[15]_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.116     6.407 f  test_raton/escritura_a_raton/cntbits[0]_i_5/O
                         net (fo=6, unplaced)         0.481     6.888    test_raton/escritura_a_raton/cntbits[0]_i_5_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.012 r  test_raton/escritura_a_raton/shiftreg[6]_i_1/O
                         net (fo=4, unplaced)         0.632     7.644    test_raton/escritura_a_raton/shiftreg[6]_i_1_n_0
                         FDSE                                         r  test_raton/escritura_a_raton/shiftreg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    U22                                               0.000   142.857 r  clk_50 (IN)
                         net (fo=0)                   0.000   142.857    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   144.283 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   144.722    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   144.805 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   145.568    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   145.659 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   146.098    test_raton/escritura_a_raton/clk_out3
                         FDSE                                         r  test_raton/escritura_a_raton/shiftreg_reg[5]/C
                         clock pessimism              0.266   146.364    
                         clock uncertainty           -0.161   146.203    
                         FDSE (Setup_fdse_C_S)       -0.557   145.646    test_raton/escritura_a_raton/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        145.646    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                138.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mensajes/regdna_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/chr0__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[52]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  mensajes/regdna_reg[52]/Q
                         net (fo=1, unplaced)         0.131     1.185    mensajes/regdna_reg_n_0_[52]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.283 r  mensajes/chr0__2_i_2/O
                         net (fo=1, unplaced)         0.000     1.283    mensajes/chr0__2_i_2_n_0
                         FDRE                                         r  mensajes/chr0__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/chr0__2/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    mensajes/chr0__2
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mensajes/regdna_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/regdna_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  mensajes/regdna_reg[6]/Q
                         net (fo=1, unplaced)         0.131     1.185    mensajes/regdna_reg_n_0_[6]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.283 r  mensajes/regdna[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.283    mensajes/regdna0_out[10]
                         FDRE                                         r  mensajes/regdna_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[10]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    mensajes/regdna_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mensajes/regdna_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/regdna_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  mensajes/regdna_reg[7]/Q
                         net (fo=1, unplaced)         0.131     1.185    mensajes/regdna_reg_n_0_[7]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.283 r  mensajes/regdna[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.283    mensajes/regdna0_out[11]
                         FDRE                                         r  mensajes/regdna_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[11]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    mensajes/regdna_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mensajes/regdna_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/regdna_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  mensajes/regdna_reg[9]/Q
                         net (fo=1, unplaced)         0.131     1.185    mensajes/regdna_reg_n_0_[9]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.283 r  mensajes/regdna[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.283    mensajes/regdna0_out[13]
                         FDRE                                         r  mensajes/regdna_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[13]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    mensajes/regdna_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mensajes/regdna_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/regdna_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  mensajes/regdna_reg[11]/Q
                         net (fo=1, unplaced)         0.131     1.185    mensajes/regdna_reg_n_0_[11]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.283 r  mensajes/regdna[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.283    mensajes/regdna0_out[15]
                         FDRE                                         r  mensajes/regdna_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[15]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    mensajes/regdna_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mensajes/regdna_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/regdna_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  mensajes/regdna_reg[13]/Q
                         net (fo=1, unplaced)         0.131     1.185    mensajes/regdna_reg_n_0_[13]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.283 r  mensajes/regdna[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.283    mensajes/regdna0_out[17]
                         FDRE                                         r  mensajes/regdna_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[17]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    mensajes/regdna_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mensajes/regdna_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/regdna_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  mensajes/regdna_reg[15]/Q
                         net (fo=1, unplaced)         0.131     1.185    mensajes/regdna_reg_n_0_[15]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.283 r  mensajes/regdna[19]_i_1/O
                         net (fo=1, unplaced)         0.000     1.283    mensajes/regdna0_out[19]
                         FDRE                                         r  mensajes/regdna_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[19]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    mensajes/regdna_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mensajes/regdna_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/regdna_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  mensajes/regdna_reg[17]/Q
                         net (fo=1, unplaced)         0.131     1.185    mensajes/regdna_reg_n_0_[17]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.283 r  mensajes/regdna[21]_i_1/O
                         net (fo=1, unplaced)         0.000     1.283    mensajes/regdna0_out[21]
                         FDRE                                         r  mensajes/regdna_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[21]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    mensajes/regdna_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mensajes/regdna_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/regdna_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  mensajes/regdna_reg[19]/Q
                         net (fo=1, unplaced)         0.131     1.185    mensajes/regdna_reg_n_0_[19]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.283 r  mensajes/regdna[23]_i_1/O
                         net (fo=1, unplaced)         0.000     1.283    mensajes/regdna0_out[23]
                         FDRE                                         r  mensajes/regdna_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[23]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    mensajes/regdna_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mensajes/regdna_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            mensajes/regdna_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  mensajes/regdna_reg[21]/Q
                         net (fo=1, unplaced)         0.131     1.185    mensajes/regdna_reg_n_0_[21]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.283 r  mensajes/regdna[25]_i_1/O
                         net (fo=1, unplaced)         0.000     1.283    mensajes/regdna0_out[25]
                         FDRE                                         r  mensajes/regdna_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/regdna_reg[25]/C
                         clock pessimism             -0.357     1.052    
                         FDRE (Hold_fdre_C_D)         0.099     1.151    mensajes/regdna_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 71.429 }
Period(ns):         142.857
Sources:            { los_relojes/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        142.857     132.857              vuelta_al_spectrum/el_icap/ICAP_i/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         142.857     139.913              mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         142.857     140.281              mensajes/teletipo/screen/buffer_pantalla/screenrom_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         142.857     140.702              los_relojes/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         142.857     141.608              los_relojes/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857              dna_fpga/divisor_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857              dna_fpga/divisor_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857              mensajes/addrstr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857              mensajes/addrstr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         142.857     141.857              mensajes/addrstr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       142.857     70.503               los_relojes/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         71.429      70.449               test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         71.429      70.449               test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929               dna_fpga/divisor_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929               dna_fpga/divisor_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929               dna_fpga/divisor_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929               dna_fpga/divisor_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929               mensajes/addrstr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929               mensajes/addrstr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         71.429      70.929               mensajes/addrstr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         71.429      70.929               mensajes/addrstr_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         71.429      70.449               test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         71.429      70.449               test_raton/escritura_a_raton/ps2clk_synchr_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929               dna_fpga/divisor_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929               dna_fpga/divisor_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929               dna_fpga/divisor_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929               dna_fpga/divisor_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929               mensajes/addrstr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929               mensajes/addrstr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         71.429      70.929               mensajes/addrstr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         71.429      70.929               mensajes/addrstr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { los_relojes/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751               los_relojes/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751               los_relojes/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000               los_relojes/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360              los_relojes/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           90  Failing Endpoints,  Worst Slack       -2.771ns,  Total Violation     -179.142ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        3.171ns  (logic 1.021ns (32.198%)  route 2.150ns (67.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 433.241 - 430.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 432.223 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   430.652    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   430.740 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803   431.543    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   431.639 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584   432.223    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   432.701 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.498   433.199    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.295   433.494 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.467   433.961    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.124   434.085 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514   434.599    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124   434.723 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671   435.394    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   431.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   431.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   432.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   432.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439   433.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[10]/C
                         clock pessimism              0.221   433.462    
                         clock uncertainty           -0.281   433.181    
                         FDRE (Setup_fdre_C_R)       -0.557   432.624    test_sdram/addr_to_test_reg[10]
  -------------------------------------------------------------------
                         required time                        432.624    
                         arrival time                        -435.394    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        3.171ns  (logic 1.021ns (32.198%)  route 2.150ns (67.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 433.241 - 430.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 432.223 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   430.652    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   430.740 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803   431.543    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   431.639 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584   432.223    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   432.701 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.498   433.199    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.295   433.494 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.467   433.961    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.124   434.085 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514   434.599    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124   434.723 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671   435.394    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   431.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   431.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   432.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   432.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439   433.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[11]/C
                         clock pessimism              0.221   433.462    
                         clock uncertainty           -0.281   433.181    
                         FDRE (Setup_fdre_C_R)       -0.557   432.624    test_sdram/addr_to_test_reg[11]
  -------------------------------------------------------------------
                         required time                        432.624    
                         arrival time                        -435.394    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        3.171ns  (logic 1.021ns (32.198%)  route 2.150ns (67.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 433.241 - 430.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 432.223 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   430.652    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   430.740 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803   431.543    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   431.639 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584   432.223    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   432.701 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.498   433.199    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.295   433.494 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.467   433.961    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.124   434.085 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514   434.599    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124   434.723 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671   435.394    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   431.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   431.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   432.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   432.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439   433.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[12]/C
                         clock pessimism              0.221   433.462    
                         clock uncertainty           -0.281   433.181    
                         FDRE (Setup_fdre_C_R)       -0.557   432.624    test_sdram/addr_to_test_reg[12]
  -------------------------------------------------------------------
                         required time                        432.624    
                         arrival time                        -435.394    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        3.171ns  (logic 1.021ns (32.198%)  route 2.150ns (67.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 433.241 - 430.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 432.223 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   430.652    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   430.740 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803   431.543    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   431.639 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584   432.223    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   432.701 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.498   433.199    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.295   433.494 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.467   433.961    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.124   434.085 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514   434.599    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124   434.723 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671   435.394    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   431.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   431.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   432.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   432.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439   433.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[13]/C
                         clock pessimism              0.221   433.462    
                         clock uncertainty           -0.281   433.181    
                         FDRE (Setup_fdre_C_R)       -0.557   432.624    test_sdram/addr_to_test_reg[13]
  -------------------------------------------------------------------
                         required time                        432.624    
                         arrival time                        -435.394    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        3.171ns  (logic 1.021ns (32.198%)  route 2.150ns (67.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 433.241 - 430.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 432.223 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   430.652    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   430.740 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803   431.543    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   431.639 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584   432.223    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   432.701 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.498   433.199    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.295   433.494 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.467   433.961    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.124   434.085 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514   434.599    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124   434.723 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671   435.394    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   431.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   431.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   432.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   432.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439   433.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[14]/C
                         clock pessimism              0.221   433.462    
                         clock uncertainty           -0.281   433.181    
                         FDRE (Setup_fdre_C_R)       -0.557   432.624    test_sdram/addr_to_test_reg[14]
  -------------------------------------------------------------------
                         required time                        432.624    
                         arrival time                        -435.394    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        3.171ns  (logic 1.021ns (32.198%)  route 2.150ns (67.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 433.241 - 430.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 432.223 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   430.652    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   430.740 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803   431.543    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   431.639 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584   432.223    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   432.701 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.498   433.199    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.295   433.494 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.467   433.961    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.124   434.085 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514   434.599    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124   434.723 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671   435.394    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   431.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   431.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   432.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   432.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439   433.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[15]/C
                         clock pessimism              0.221   433.462    
                         clock uncertainty           -0.281   433.181    
                         FDRE (Setup_fdre_C_R)       -0.557   432.624    test_sdram/addr_to_test_reg[15]
  -------------------------------------------------------------------
                         required time                        432.624    
                         arrival time                        -435.394    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        3.171ns  (logic 1.021ns (32.198%)  route 2.150ns (67.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 433.241 - 430.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 432.223 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   430.652    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   430.740 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803   431.543    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   431.639 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584   432.223    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   432.701 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.498   433.199    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.295   433.494 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.467   433.961    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.124   434.085 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514   434.599    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124   434.723 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671   435.394    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   431.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   431.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   432.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   432.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439   433.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[16]/C
                         clock pessimism              0.221   433.462    
                         clock uncertainty           -0.281   433.181    
                         FDRE (Setup_fdre_C_R)       -0.557   432.624    test_sdram/addr_to_test_reg[16]
  -------------------------------------------------------------------
                         required time                        432.624    
                         arrival time                        -435.394    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        3.171ns  (logic 1.021ns (32.198%)  route 2.150ns (67.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 433.241 - 430.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 432.223 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   430.652    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   430.740 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803   431.543    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   431.639 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584   432.223    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   432.701 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.498   433.199    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.295   433.494 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.467   433.961    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.124   434.085 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514   434.599    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124   434.723 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671   435.394    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   431.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   431.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   432.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   432.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439   433.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[17]/C
                         clock pessimism              0.221   433.462    
                         clock uncertainty           -0.281   433.181    
                         FDRE (Setup_fdre_C_R)       -0.557   432.624    test_sdram/addr_to_test_reg[17]
  -------------------------------------------------------------------
                         required time                        432.624    
                         arrival time                        -435.394    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        3.171ns  (logic 1.021ns (32.198%)  route 2.150ns (67.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 433.241 - 430.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 432.223 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   430.652    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   430.740 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803   431.543    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   431.639 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584   432.223    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   432.701 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.498   433.199    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.295   433.494 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.467   433.961    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.124   434.085 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514   434.599    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124   434.723 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671   435.394    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   431.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   431.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   432.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   432.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439   433.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[18]/C
                         clock pessimism              0.221   433.462    
                         clock uncertainty           -0.281   433.181    
                         FDRE (Setup_fdre_C_R)       -0.557   432.624    test_sdram/addr_to_test_reg[18]
  -------------------------------------------------------------------
                         required time                        432.624    
                         arrival time                        -435.394    
  -------------------------------------------------------------------
                         slack                                 -2.771    

Slack (VIOLATED) :        -2.771ns  (required time - arrival time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out1_clk_wiz_0 rise@430.000ns - clk_out3_clk_wiz_0 rise@428.571ns)
  Data Path Delay:        3.171ns  (logic 1.021ns (32.198%)  route 2.150ns (67.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 433.241 - 430.000 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 432.223 - 428.571 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    428.571   428.571 r  
    U22                                               0.000   428.571 r  clk_50 (IN)
                         net (fo=0)                   0.000   428.571    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   430.068 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   430.652    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   430.740 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803   431.543    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   431.639 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584   432.223    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   432.701 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.498   433.199    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.295   433.494 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.467   433.961    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.124   434.085 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.514   434.599    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I0_O)        0.124   434.723 r  test_sdram/controlador/addr_to_test[23]_i_1/O
                         net (fo=23, unplaced)        0.671   435.394    test_sdram/controlador_n_52
                         FDRE                                         r  test_sdram/addr_to_test_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    430.000   430.000 r  
    U22                                               0.000   430.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   430.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   431.426 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   431.865    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   431.948 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763   432.711    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   432.802 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.439   433.241    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[19]/C
                         clock pessimism              0.221   433.462    
                         clock uncertainty           -0.281   433.181    
                         FDRE (Setup_fdre_C_R)       -0.557   432.624    test_sdram/addr_to_test_reg[19]
  -------------------------------------------------------------------
                         required time                        432.624    
                         arrival time                        -435.394    
  -------------------------------------------------------------------
                         slack                                 -2.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/test_in_progress_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.290ns (35.245%)  route 0.533ns (64.755%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.352     1.406    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I0_O)        0.098     1.504 r  test_sdram/controlador/test_in_progress_i_2/O
                         net (fo=2, unplaced)         0.181     1.685    test_sdram/controlador/test_in_progress_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.730 r  test_sdram/controlador/test_in_progress_i_1/O
                         net (fo=1, unplaced)         0.000     1.730    test_sdram/controlador_n_50
                         FDRE                                         r  test_sdram/test_in_progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/test_in_progress_reg/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDRE (Hold_fdre_C_D)         0.099     1.453    test_sdram/test_in_progress_reg
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/test_result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.335ns (35.803%)  route 0.601ns (64.197%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.210     1.264    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.098     1.362 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.197     1.559    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.045     1.604 r  test_sdram/controlador/test_in_progress_i_4/O
                         net (fo=2, unplaced)         0.194     1.798    test_sdram/controlador/test_in_progress_i_4_n_0
                         LUT4 (Prop_lut4_I2_O)        0.045     1.843 r  test_sdram/controlador/test_result_i_1/O
                         net (fo=1, unplaced)         0.000     1.843    test_sdram/controlador_n_51
                         FDRE                                         r  test_sdram/test_result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/test_result_reg/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDRE (Hold_fdre_C_D)         0.099     1.453    test_sdram/test_result_reg
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/addr_to_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.335ns (34.953%)  route 0.623ns (65.047%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.210     1.264    test_sdram/controlador/sdramtest_init
                         LUT5 (Prop_lut5_I4_O)        0.098     1.362 r  test_sdram/controlador/FSM_onehot_state[7]_i_4/O
                         net (fo=3, unplaced)         0.197     1.559    test_sdram/controlador/initial_rst12_out
                         LUT6 (Prop_lut6_I5_O)        0.045     1.604 r  test_sdram/controlador/addr_to_test[23]_i_2/O
                         net (fo=25, unplaced)        0.217     1.821    test_sdram/controlador/FSM_onehot_state_reg[4]
                         LUT5 (Prop_lut5_I3_O)        0.045     1.866 r  test_sdram/controlador/addr_to_test[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.866    test_sdram/controlador_n_57
                         FDRE                                         r  test_sdram/addr_to_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/addr_to_test_reg[0]/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDRE (Hold_fdre_C_D)         0.099     1.453    test_sdram/addr_to_test_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.245ns (27.661%)  route 0.641ns (72.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.419     1.473    test_sdram/controlador/sdramtest_init
                         LUT6 (Prop_lut6_I0_O)        0.098     1.571 r  test_sdram/controlador/data_to_sdram[15]_i_2/O
                         net (fo=16, unplaced)        0.222     1.793    test_sdram/controlador_n_2
                         FDSE                                         r  test_sdram/data_to_sdram_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDSE                                         r  test_sdram/data_to_sdram_reg[0]/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDSE (Hold_fdse_C_CE)       -0.037     1.317    test_sdram/data_to_sdram_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.245ns (27.661%)  route 0.641ns (72.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.419     1.473    test_sdram/controlador/sdramtest_init
                         LUT6 (Prop_lut6_I0_O)        0.098     1.571 r  test_sdram/controlador/data_to_sdram[15]_i_2/O
                         net (fo=16, unplaced)        0.222     1.793    test_sdram/controlador_n_2
                         FDSE                                         r  test_sdram/data_to_sdram_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDSE                                         r  test_sdram/data_to_sdram_reg[10]/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDSE (Hold_fdse_C_CE)       -0.037     1.317    test_sdram/data_to_sdram_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.245ns (27.661%)  route 0.641ns (72.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.419     1.473    test_sdram/controlador/sdramtest_init
                         LUT6 (Prop_lut6_I0_O)        0.098     1.571 r  test_sdram/controlador/data_to_sdram[15]_i_2/O
                         net (fo=16, unplaced)        0.222     1.793    test_sdram/controlador_n_2
                         FDRE                                         r  test_sdram/data_to_sdram_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/data_to_sdram_reg[11]/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDRE (Hold_fdre_C_CE)       -0.037     1.317    test_sdram/data_to_sdram_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.245ns (27.661%)  route 0.641ns (72.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.419     1.473    test_sdram/controlador/sdramtest_init
                         LUT6 (Prop_lut6_I0_O)        0.098     1.571 r  test_sdram/controlador/data_to_sdram[15]_i_2/O
                         net (fo=16, unplaced)        0.222     1.793    test_sdram/controlador_n_2
                         FDSE                                         r  test_sdram/data_to_sdram_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDSE                                         r  test_sdram/data_to_sdram_reg[12]/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDSE (Hold_fdse_C_CE)       -0.037     1.317    test_sdram/data_to_sdram_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.245ns (27.661%)  route 0.641ns (72.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.419     1.473    test_sdram/controlador/sdramtest_init
                         LUT6 (Prop_lut6_I0_O)        0.098     1.571 r  test_sdram/controlador/data_to_sdram[15]_i_2/O
                         net (fo=16, unplaced)        0.222     1.793    test_sdram/controlador_n_2
                         FDRE                                         r  test_sdram/data_to_sdram_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/data_to_sdram_reg[13]/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDRE (Hold_fdre_C_CE)       -0.037     1.317    test_sdram/data_to_sdram_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.245ns (27.661%)  route 0.641ns (72.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.419     1.473    test_sdram/controlador/sdramtest_init
                         LUT6 (Prop_lut6_I0_O)        0.098     1.571 r  test_sdram/controlador/data_to_sdram[15]_i_2/O
                         net (fo=16, unplaced)        0.222     1.793    test_sdram/controlador_n_2
                         FDSE                                         r  test_sdram/data_to_sdram_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDSE                                         r  test_sdram/data_to_sdram_reg[14]/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDSE (Hold_fdse_C_CE)       -0.037     1.317    test_sdram/data_to_sdram_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 teclas/sdramtests_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            test_sdram/data_to_sdram_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.245ns (27.661%)  route 0.641ns (72.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    teclas/clk_out3
                         FDRE                                         r  teclas/sdramtests_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  teclas/sdramtests_reg/Q
                         net (fo=5, unplaced)         0.419     1.473    test_sdram/controlador/sdramtest_init
                         LUT6 (Prop_lut6_I0_O)        0.098     1.571 r  test_sdram/controlador/data_to_sdram[15]_i_2/O
                         net (fo=16, unplaced)        0.222     1.793    test_sdram/controlador_n_2
                         FDRE                                         r  test_sdram/data_to_sdram_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.259     1.409    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/data_to_sdram_reg[15]/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDRE (Hold_fdre_C_CE)       -0.037     1.317    test_sdram/data_to_sdram_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.476    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.760ns,  Total Violation        0.000ns
Hold  :           11  Failing Endpoints,  Worst Slack       -0.091ns,  Total Violation       -0.997ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.760ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.145ns (23.104%)  route 3.811ns (76.896%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    mensajes/teletipo/screen/bg/sincronismos/clk_out3
                         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/Q
                         net (fo=11, unplaced)        0.852     4.982    mensajes/teletipo/screen/bg/sincronismos/vc[5]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.277 f  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5/O
                         net (fo=2, unplaced)         0.676     5.953    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.077 r  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6/O
                         net (fo=4, unplaced)         0.988     7.065    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.189 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     7.681    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.805 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_6/O
                         net (fo=1, unplaced)         0.803     8.608    modo_vga/memscan/DIADI[10]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.221    74.890    
                         clock uncertainty           -0.281    74.609    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.241    74.368    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         74.368    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 65.760    

Slack (MET) :             65.760ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.145ns (23.104%)  route 3.811ns (76.896%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    mensajes/teletipo/screen/bg/sincronismos/clk_out3
                         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/Q
                         net (fo=11, unplaced)        0.852     4.982    mensajes/teletipo/screen/bg/sincronismos/vc[5]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.277 f  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5/O
                         net (fo=2, unplaced)         0.676     5.953    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.077 r  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6/O
                         net (fo=4, unplaced)         0.988     7.065    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.189 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     7.681    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.805 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_5/O
                         net (fo=1, unplaced)         0.803     8.608    modo_vga/memscan/DIADI[11]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.221    74.890    
                         clock uncertainty           -0.281    74.609    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.241    74.368    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         74.368    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 65.760    

Slack (MET) :             65.760ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.145ns (23.104%)  route 3.811ns (76.896%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    mensajes/teletipo/screen/bg/sincronismos/clk_out3
                         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/Q
                         net (fo=11, unplaced)        0.852     4.982    mensajes/teletipo/screen/bg/sincronismos/vc[5]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.277 f  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5/O
                         net (fo=2, unplaced)         0.676     5.953    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.077 r  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6/O
                         net (fo=4, unplaced)         0.988     7.065    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.189 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     7.681    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.805 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_10/O
                         net (fo=1, unplaced)         0.803     8.608    modo_vga/memscan/DIADI[6]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.221    74.890    
                         clock uncertainty           -0.281    74.609    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    74.368    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         74.368    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 65.760    

Slack (MET) :             65.760ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.145ns (23.104%)  route 3.811ns (76.896%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    mensajes/teletipo/screen/bg/sincronismos/clk_out3
                         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/Q
                         net (fo=11, unplaced)        0.852     4.982    mensajes/teletipo/screen/bg/sincronismos/vc[5]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.277 f  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5/O
                         net (fo=2, unplaced)         0.676     5.953    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.077 r  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6/O
                         net (fo=4, unplaced)         0.988     7.065    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.189 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     7.681    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.805 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_7/O
                         net (fo=1, unplaced)         0.803     8.608    modo_vga/memscan/DIADI[9]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.221    74.890    
                         clock uncertainty           -0.281    74.609    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241    74.368    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         74.368    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 65.760    

Slack (MET) :             65.783ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.145ns (23.212%)  route 3.788ns (76.788%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    mensajes/teletipo/screen/bg/sincronismos/clk_out3
                         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/Q
                         net (fo=11, unplaced)        0.852     4.982    mensajes/teletipo/screen/bg/sincronismos/vc[5]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.277 f  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5/O
                         net (fo=2, unplaced)         0.676     5.953    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.077 r  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6/O
                         net (fo=4, unplaced)         0.965     7.042    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.166 f  mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     7.658    mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.782 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_16/O
                         net (fo=1, unplaced)         0.803     8.585    modo_vga/memscan/DIADI[0]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.221    74.890    
                         clock uncertainty           -0.281    74.609    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    74.368    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         74.368    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 65.783    

Slack (MET) :             65.783ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.145ns (23.212%)  route 3.788ns (76.788%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    mensajes/teletipo/screen/bg/sincronismos/clk_out3
                         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/Q
                         net (fo=11, unplaced)        0.852     4.982    mensajes/teletipo/screen/bg/sincronismos/vc[5]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.277 f  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5/O
                         net (fo=2, unplaced)         0.676     5.953    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.077 r  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6/O
                         net (fo=4, unplaced)         0.965     7.042    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.166 f  mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     7.658    mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_13/O
                         net (fo=1, unplaced)         0.803     8.585    modo_vga/memscan/DIADI[3]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.221    74.890    
                         clock uncertainty           -0.281    74.609    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241    74.368    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         74.368    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 65.783    

Slack (MET) :             65.783ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.145ns (23.212%)  route 3.788ns (76.788%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    mensajes/teletipo/screen/bg/sincronismos/clk_out3
                         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/Q
                         net (fo=11, unplaced)        0.852     4.982    mensajes/teletipo/screen/bg/sincronismos/vc[5]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.277 f  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5/O
                         net (fo=2, unplaced)         0.676     5.953    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.077 r  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6/O
                         net (fo=4, unplaced)         0.965     7.042    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.166 f  mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     7.658    mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_12/O
                         net (fo=1, unplaced)         0.803     8.585    modo_vga/memscan/DIADI[4]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.221    74.890    
                         clock uncertainty           -0.281    74.609    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241    74.368    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         74.368    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 65.783    

Slack (MET) :             65.783ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.145ns (23.212%)  route 3.788ns (76.788%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    mensajes/teletipo/screen/bg/sincronismos/clk_out3
                         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/Q
                         net (fo=11, unplaced)        0.852     4.982    mensajes/teletipo/screen/bg/sincronismos/vc[5]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.277 f  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5/O
                         net (fo=2, unplaced)         0.676     5.953    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.077 r  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6/O
                         net (fo=4, unplaced)         0.965     7.042    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.166 f  mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.492     7.658    mensajes/teletipo/screen/bg/sincronismos/vga_b_OBUF[3]_inst_i_3_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.782 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_11/O
                         net (fo=1, unplaced)         0.803     8.585    modo_vga/memscan/DIADI[5]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.221    74.890    
                         clock uncertainty           -0.281    74.609    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241    74.368    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         74.368    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 65.783    

Slack (MET) :             65.790ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.145ns (23.245%)  route 3.781ns (76.755%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    mensajes/teletipo/screen/bg/sincronismos/clk_out3
                         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/Q
                         net (fo=11, unplaced)        0.852     4.982    mensajes/teletipo/screen/bg/sincronismos/vc[5]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.277 f  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5/O
                         net (fo=2, unplaced)         0.676     5.953    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.077 r  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6/O
                         net (fo=4, unplaced)         0.988     7.065    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.189 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.462     7.651    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.775 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_9/O
                         net (fo=1, unplaced)         0.803     8.578    modo_vga/memscan/DIADI[7]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.221    74.890    
                         clock uncertainty           -0.281    74.609    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.241    74.368    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         74.368    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                 65.790    

Slack (MET) :             65.790ns  (required time - arrival time)
  Source:                 mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            71.429ns  (clk_out2_clk_wiz_0 rise@71.429ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.145ns (23.245%)  route 3.781ns (76.755%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 74.670 - 71.429 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.169 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.803     2.972    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096     3.068 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.584     3.652    mensajes/teletipo/screen/bg/sincronismos/clk_out3
                         FDRE                                         r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.130 r  mensajes/teletipo/screen/bg/sincronismos/v_reg[5]/Q
                         net (fo=11, unplaced)        0.852     4.982    mensajes/teletipo/screen/bg/sincronismos/vc[5]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.277 f  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5/O
                         net (fo=2, unplaced)         0.676     5.953    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.077 r  mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6/O
                         net (fo=4, unplaced)         0.988     7.065    mensajes/teletipo/screen/bg/sincronismos/cntvsync[15]_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.189 f  mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3/O
                         net (fo=10, unplaced)        0.462     7.651    mensajes/teletipo/screen/bg/sincronismos/vga_g_OBUF[3]_inst_i_3_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.775 r  mensajes/teletipo/screen/bg/sincronismos/scan_reg_i_8/O
                         net (fo=1, unplaced)         0.803     8.578    modo_vga/memscan/DIADI[8]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     71.429    71.429 r  
    U22                                               0.000    71.429 r  clk_50 (IN)
                         net (fo=0)                   0.000    71.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426    72.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    73.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    73.377 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.763    74.140    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    74.231 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.439    74.670    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism              0.221    74.890    
                         clock uncertainty           -0.281    74.609    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.241    74.368    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         74.368    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                 65.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    modo_vga/clk_out3
                         FDRE                                         r  modo_vga/addrvideo_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  modo_vga/addrvideo_reg[6]/Q
                         net (fo=7, unplaced)         0.338     1.392    modo_vga/memscan/Q[6]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     1.483    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    modo_vga/clk_out3
                         FDRE                                         r  modo_vga/addrvideo_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  modo_vga/addrvideo_reg[7]/Q
                         net (fo=8, unplaced)         0.338     1.392    modo_vga/memscan/Q[7]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129     1.483    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    modo_vga/clk_out3
                         FDRE                                         r  modo_vga/addrvideo_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  modo_vga/addrvideo_reg[8]/Q
                         net (fo=7, unplaced)         0.338     1.392    modo_vga/memscan/Q[8]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129     1.483    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    modo_vga/clk_out3
                         FDRE                                         r  modo_vga/addrvideo_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  modo_vga/addrvideo_reg[9]/Q
                         net (fo=5, unplaced)         0.338     1.392    modo_vga/memscan/Q[9]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129     1.483    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    modo_vga/clk_out3
                         FDRE                                         r  modo_vga/addrvideo_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  modo_vga/addrvideo_reg[10]/Q
                         net (fo=2, unplaced)         0.338     1.392    modo_vga/memscan/Q[10]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.129     1.483    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    modo_vga/clk_out3
                         FDRE                                         r  modo_vga/addrvideo_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  modo_vga/addrvideo_reg[0]/Q
                         net (fo=9, unplaced)         0.338     1.392    modo_vga/memscan/Q[0]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     1.483    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    modo_vga/clk_out3
                         FDRE                                         r  modo_vga/addrvideo_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  modo_vga/addrvideo_reg[1]/Q
                         net (fo=8, unplaced)         0.338     1.392    modo_vga/memscan/Q[1]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129     1.483    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    modo_vga/clk_out3
                         FDRE                                         r  modo_vga/addrvideo_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  modo_vga/addrvideo_reg[2]/Q
                         net (fo=7, unplaced)         0.338     1.392    modo_vga/memscan/Q[2]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129     1.483    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    modo_vga/clk_out3
                         FDRE                                         r  modo_vga/addrvideo_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  modo_vga/addrvideo_reg[3]/Q
                         net (fo=6, unplaced)         0.338     1.392    modo_vga/memscan/Q[3]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     1.483    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (arrival time - required time)
  Source:                 modo_vga/addrvideo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            modo_vga/memscan/scan_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.714ns period=71.429ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.114     0.907    modo_vga/clk_out3
                         FDRE                                         r  modo_vga/addrvideo_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  modo_vga/addrvideo_reg[4]/Q
                         net (fo=5, unplaced)         0.338     1.392    modo_vga/memscan/Q[4]
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out2_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout2_buf/O
                         net (fo=69, unplaced)        0.259     1.409    modo_vga/memscan/clk_out2
                         RAMB36E1                                     r  modo_vga/memscan/scan_reg/CLKARDCLK
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129     1.483    modo_vga/memscan/scan_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                 -0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -1.126ns,  Total Violation       -2.743ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.126ns  (required time - arrival time)
  Source:                 test_sdram/test_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out3_clk_wiz_0 rise@571.429ns - clk_out1_clk_wiz_0 rise@570.000ns)
  Data Path Delay:        2.127ns  (logic 0.897ns (42.172%)  route 1.230ns (57.828%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 574.670 - 571.429 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 573.652 - 570.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    570.000   570.000 r  
    U22                                               0.000   570.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   570.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   571.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   572.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   572.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803   572.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   573.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584   573.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/test_result_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   574.130 f  test_sdram/test_result_reg/Q
                         net (fo=3, unplaced)         0.781   574.911    mensajes/sdramtest_result
                         LUT6 (Prop_lut6_I3_O)        0.295   575.206 r  mensajes/addrstr[2]_i_2/O
                         net (fo=1, unplaced)         0.449   575.655    mensajes/addrstr[2]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124   575.779 r  mensajes/addrstr[2]_i_1/O
                         net (fo=1, unplaced)         0.000   575.779    mensajes/addrstr[2]_i_1_n_0
                         FDRE                                         r  mensajes/addrstr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    571.429   571.429 r  
    U22                                               0.000   571.429 r  clk_50 (IN)
                         net (fo=0)                   0.000   571.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   572.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   573.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   573.377 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   574.140    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   574.231 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   574.670    mensajes/clk_out3
                         FDRE                                         r  mensajes/addrstr_reg[2]/C
                         clock pessimism              0.221   574.890    
                         clock uncertainty           -0.281   574.609    
                         FDRE (Setup_fdre_C_D)        0.044   574.653    mensajes/addrstr_reg[2]
  -------------------------------------------------------------------
                         required time                        574.653    
                         arrival time                        -575.779    
  -------------------------------------------------------------------
                         slack                                 -1.126    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out3_clk_wiz_0 rise@571.429ns - clk_out1_clk_wiz_0 rise@570.000ns)
  Data Path Delay:        1.810ns  (logic 0.897ns (49.558%)  route 0.913ns (50.442%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 574.670 - 571.429 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 573.652 - 570.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    570.000   570.000 r  
    U22                                               0.000   570.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   570.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   571.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   572.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   572.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803   572.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   573.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584   573.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   574.130 f  test_sdram/test_in_progress_reg/Q
                         net (fo=4, unplaced)         0.494   574.624    mensajes/sdramtest_progress
                         LUT5 (Prop_lut5_I3_O)        0.295   574.919 f  mensajes/addrstr[1]_i_2/O
                         net (fo=1, unplaced)         0.419   575.338    mensajes/addrstr[1]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124   575.462 r  mensajes/addrstr[1]_i_1/O
                         net (fo=1, unplaced)         0.000   575.462    mensajes/addrstr[1]_i_1_n_0
                         FDRE                                         r  mensajes/addrstr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    571.429   571.429 r  
    U22                                               0.000   571.429 r  clk_50 (IN)
                         net (fo=0)                   0.000   571.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   572.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   573.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   573.377 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   574.140    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   574.231 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   574.670    mensajes/clk_out3
                         FDRE                                         r  mensajes/addrstr_reg[1]/C
                         clock pessimism              0.221   574.890    
                         clock uncertainty           -0.281   574.609    
                         FDRE (Setup_fdre_C_D)        0.044   574.653    mensajes/addrstr_reg[1]
  -------------------------------------------------------------------
                         required time                        574.653    
                         arrival time                        -575.462    
  -------------------------------------------------------------------
                         slack                                 -0.809    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out3_clk_wiz_0 rise@571.429ns - clk_out1_clk_wiz_0 rise@570.000ns)
  Data Path Delay:        1.810ns  (logic 0.897ns (49.558%)  route 0.913ns (50.442%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 574.670 - 571.429 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 573.652 - 570.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    570.000   570.000 r  
    U22                                               0.000   570.000 r  clk_50 (IN)
                         net (fo=0)                   0.000   570.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.497   571.497 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584   572.081    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   572.169 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803   572.972    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   573.068 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.584   573.652    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478   574.130 r  test_sdram/test_in_progress_reg/Q
                         net (fo=4, unplaced)         0.494   574.624    mensajes/sdramtest_progress
                         LUT6 (Prop_lut6_I4_O)        0.295   574.919 r  mensajes/addrstr[3]_i_3/O
                         net (fo=1, unplaced)         0.419   575.338    mensajes/addrstr[3]_i_3_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124   575.462 r  mensajes/addrstr[3]_i_1/O
                         net (fo=1, unplaced)         0.000   575.462    mensajes/addrstr[3]_i_1_n_0
                         FDRE                                         r  mensajes/addrstr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    571.429   571.429 r  
    U22                                               0.000   571.429 r  clk_50 (IN)
                         net (fo=0)                   0.000   571.429    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         1.426   572.855 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   573.294    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   573.377 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.763   574.140    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   574.231 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.439   574.670    mensajes/clk_out3
                         FDRE                                         r  mensajes/addrstr_reg[3]/C
                         clock pessimism              0.221   574.890    
                         clock uncertainty           -0.281   574.609    
                         FDRE (Setup_fdre_C_D)        0.044   574.653    mensajes/addrstr_reg[3]
  -------------------------------------------------------------------
                         required time                        574.653    
                         arrival time                        -575.462    
  -------------------------------------------------------------------
                         slack                                 -0.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 test_sdram/test_result_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.290ns (47.910%)  route 0.315ns (52.090%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/test_result_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 f  test_sdram/test_result_reg/Q
                         net (fo=3, unplaced)         0.139     1.193    mensajes/sdramtest_result
                         LUT5 (Prop_lut5_I4_O)        0.098     1.291 f  mensajes/addrstr[1]_i_2/O
                         net (fo=1, unplaced)         0.177     1.467    mensajes/addrstr[1]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.045     1.512 r  mensajes/addrstr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.512    mensajes/addrstr[1]_i_1_n_0
                         FDRE                                         r  mensajes/addrstr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/addrstr_reg[1]/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDRE (Hold_fdre_C_D)         0.099     1.453    mensajes/addrstr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.290ns (42.973%)  route 0.385ns (57.027%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  test_sdram/test_in_progress_reg/Q
                         net (fo=4, unplaced)         0.208     1.262    mensajes/sdramtest_progress
                         LUT6 (Prop_lut6_I4_O)        0.098     1.360 r  mensajes/addrstr[3]_i_3/O
                         net (fo=1, unplaced)         0.177     1.537    mensajes/addrstr[3]_i_3_n_0
                         LUT3 (Prop_lut3_I1_O)        0.045     1.582 r  mensajes/addrstr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.582    mensajes/addrstr[3]_i_1_n_0
                         FDRE                                         r  mensajes/addrstr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/addrstr_reg[3]/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDRE (Hold_fdre_C_D)         0.099     1.453    mensajes/addrstr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 test_sdram/test_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mensajes/addrstr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.290ns (37.657%)  route 0.480ns (62.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.379    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.429 r  los_relojes/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.767    los_relojes/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.793 r  los_relojes/clkout1_buf/O
                         net (fo=96, unplaced)        0.114     0.907    test_sdram/clk_out1
                         FDRE                                         r  test_sdram/test_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.054 r  test_sdram/test_in_progress_reg/Q
                         net (fo=4, unplaced)         0.291     1.345    mensajes/sdramtest_progress
                         LUT6 (Prop_lut6_I2_O)        0.098     1.443 r  mensajes/addrstr[2]_i_2/O
                         net (fo=1, unplaced)         0.189     1.632    mensajes/addrstr[2]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.045     1.677 r  mensajes/addrstr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.677    mensajes/addrstr[2]_i_1_n_0
                         FDRE                                         r  mensajes/addrstr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  clk_50 (IN)
                         net (fo=0)                   0.000     0.000    los_relojes/clk_50
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  los_relojes/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.712    los_relojes/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.765 r  los_relojes/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.356     1.121    los_relojes/clk_out3_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.150 r  los_relojes/clkout3_buf/O
                         net (fo=492, unplaced)       0.259     1.409    mensajes/clk_out3
                         FDRE                                         r  mensajes/addrstr_reg[2]/C
                         clock pessimism             -0.336     1.073    
                         clock uncertainty            0.281     1.354    
                         FDRE (Hold_fdre_C_D)         0.099     1.453    mensajes/addrstr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.224    





