## list of legal macros for final design delivery
#
[LAY]pro_bitslice/dwc_ddr5phy_txrxdq_ew/layout
[SCH]pro_bitslice/dwc_ddr5phy_txrxdq_ew/schematic
#
[LAY]pro_bitslice/dwc_ddr5phy_txrxdqs_ew/layout
[SCH]pro_bitslice/dwc_ddr5phy_txrxdqs_ew/schematic
#
[LAY]pro_bitslice/dwc_ddr5phy_txrxac_ew/layout
[SCH]pro_bitslice/dwc_ddr5phy_txrxac_ew/schematic
#
[LAY]pro_bitslice/dwc_ddr5phy_txrxcmos_ew/layout
[SCH]pro_bitslice/dwc_ddr5phy_txrxcmos_ew/schematic
#
[LAY]pro_bitslice/dwc_ddr5phy_techrevision/layout
[SCH]pro_bitslice/dwc_ddr5phy_techrevision/schematic
#
[LAY]pro_bitslice/dwc_ddr5phy_ato_ew/layout
[SCH]pro_bitslice/dwc_ddr5phy_ato_ew/schematic
#
[LAY]pro_bitslice/dwc_ddr5phy_ato_pll_ew/layout
[SCH]pro_bitslice/dwc_ddr5phy_ato_pll_ew/schematic
#
[LAY]pro_rx/dwc_ddr5phy_rxacvref_ew/layout
[SCH]pro_rx/dwc_ddr5phy_rxacvref_ew/schematic
#
[LAY]pro_ddl/dwc_ddr5phy_lcdl/layout
[SCH]pro_ddl/dwc_ddr5phy_lcdl/schematic
#
[LAY]pro_vreg/dwc_ddr5phy_vregdac_ew/layout
[SCH]pro_vreg/dwc_ddr5phy_vregdac_ew/schematic
#
[LAY]pro_vreg/dwc_ddr5phy_vregvsh_ew/layout
[SCH]pro_vreg/dwc_ddr5phy_vregvsh_ew/schematic
#
[LAY]pro_bitslice/dwc_ddr5phy_zcalio_ew/layout
[SCH]pro_bitslice/dwc_ddr5phy_zcalio_ew/schematic
#
[LAY]pro_por/dwc_ddr5phy_por_ew/layout
[SCH]pro_por/dwc_ddr5phy_por_ew/schematic
#
[LAY]pro_pclk/dwc_ddr5phy_pclk_master/layout
[SCH]pro_pclk/dwc_ddr5phy_pclk_master/schematic
#
[LAY]pro_pclk/dwc_ddr5phy_pclk_rptx2/layout
[SCH]pro_pclk/dwc_ddr5phy_pclk_rptx2/schematic
#
[LAY]pro_pclk/dwc_ddr5phy_pclk_rxdca/layout
[SCH]pro_pclk/dwc_ddr5phy_pclk_rxdca/schematic
#
[LAY]pro_lstx/dwc_ddr5phy_lstx_acx2_ew/layout
[SCH]pro_lstx/dwc_ddr5phy_lstx_acx2_ew/schematic
#
[LAY]pro_lstx/dwc_ddr5phy_lstx_dx4_ew/layout
[SCH]pro_lstx/dwc_ddr5phy_lstx_dx4_ew/schematic
#
[LAY]pro_lstx/dwc_ddr5phy_lstx_zcal_ew/layout
[SCH]pro_lstx/dwc_ddr5phy_lstx_zcal_ew/schematic
#
## decap and ESD clamps
#
[LAY]pro_utility/dwc_ddr5phy_decapvaa_tile/layout
[SCH]pro_utility/dwc_ddr5phy_decapvaa_tile/schematic
#
[LAY]pro_clamp/dwc_ddr5phy_vaaclamp_ew/layout
[SCH]pro_clamp/dwc_ddr5phy_vaaclamp_ew/schematic
#
[LAY]pro_clamp/dwc_ddr5phy_vddqclamp_x2_ew/layout
[SCH]pro_clamp/dwc_ddr5phy_vddqclamp_x2_ew/schematic
#
#[LAY]pro_utility/dwc_ddr5phy_utility_blocks/layout
#[SCH]pro_utility/dwc_ddr5phy_utility_blocks/schematic
#
#[LAY]pro_utility/dwc_ddr5phy_utility_cells/layout
#[SCH]pro_utility/dwc_ddr5phy_utility_cells/schematic
#
## Covercells
#
#[LAY]pro_cover/dwc_ddr5phycover_acx2_top_ew/layout
#[SCH]pro_cover/dwc_ddr5phycover_acx2_top_ew/schematic
#
#[LAY]pro_cover/dwc_ddr5phycover_ckx2_top_ew/layout
#[SCH]pro_cover/dwc_ddr5phycover_ckx2_top_ew/schematic
#
#[LAY]pro_cover/dwc_ddr5phycover_cmosx2_top_ew/layout
#[SCH]pro_cover/dwc_ddr5phycover_cmosx2_top_ew/schematic
#
#[LAY]pro_cover/dwc_ddr5phycover_dx4_top_ew/layout
#[SCH]pro_cover/dwc_ddr5phycover_dx4_top_ew/schematic
#
#[LAY]pro_cover/dwc_ddr5phycover_master_top_ew/layout
#[SCH]pro_cover/dwc_ddr5phycover_master_top_ew/schematic
#
#[LAY]pro_cover/dwc_ddr5phycover_zcal_top_ew/layout
#[SCH]pro_cover/dwc_ddr5phycover_zcal_top_ew/schematic
#
## Shim
#
#[LAY]pro_hard_macro/dwc_ddr5phycmosx2_top_ew_Shim/layout

