Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Aug  7 02:32:05 2017
| Host             : ENB222-PC2 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 101.323 (Junction temp exceeded!) |
| Dynamic (W)              | 97.833                            |
| Device Static (W)        | 3.490                             |
| Effective TJA (C/W)      | 1.8                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    50.438 |    33968 |       --- |             --- |
|   LUT as Logic |    47.098 |    16630 |    203800 |            8.16 |
|   F7/F8 Muxes  |     1.621 |     2157 |    203800 |            1.06 |
|   Register     |     1.238 |    12543 |    407600 |            3.08 |
|   CARRY4       |     0.475 |      319 |     50950 |            0.63 |
|   BUFG         |     0.006 |        2 |        32 |            6.25 |
|   Others       |     0.000 |      109 |       --- |             --- |
| Signals        |    47.381 |    25126 |       --- |             --- |
| I/O            |     0.013 |        4 |       500 |            0.80 |
| Static Power   |     3.490 |          |           |                 |
| Total          |   101.323 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   100.847 |      97.829 |      3.018 |
| Vccaux    |       1.800 |     0.196 |       0.002 |      0.194 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.084 |       0.000 |      0.084 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| top                     |    97.833 |
|   audio_entity          |     0.352 |
|   gfx_entity            |     0.341 |
|   interconnect          |    13.613 |
|     audio_upres_arbiter |     0.042 |
|     audio_write_p       |     0.273 |
|     c0_req_fifo_p       |     0.033 |
|     c1_req_fifo_p       |     0.035 |
|     cache0_req_fifo     |     3.029 |
|     cache0_req_m        |     0.651 |
|     cache1_req_fifo     |     3.590 |
|     cache1_req_m        |     0.313 |
|     gfx_upres_arbiter   |     0.031 |
|     gfx_write_p         |     0.436 |
|     pwr_req_arbiter     |     0.520 |
|     toaudio_arbiter     |     0.028 |
|     toaudio_chan_p      |     0.471 |
|     togfx_arbiter       |     0.424 |
|     togfx_chan_p        |     0.739 |
|     tomem_arbiter       |     0.245 |
|     toproc0_res_arbiter |     0.281 |
|     toproc1_res_arbiter |     0.330 |
|     touart_arbiter      |     0.029 |
|     touart_chan_p       |     0.521 |
|     tousb_arbiter       |     0.028 |
|     tousb_chan_p        |     0.478 |
|     uart_upres_arbiter  |     0.005 |
|     uart_write_p        |     0.287 |
|     usb_upres_arbiter   |     0.028 |
|     usb_write_p         |     0.275 |
|     wb0_m               |     0.010 |
|     wb1_m               |     0.011 |
|     wb_fifo1            |    <0.001 |
|     wb_fifo2            |    <0.001 |
|   mem                   |     0.213 |
|     mem_ent             |     0.033 |
|   power                 |    14.008 |
|     pwr_req_fifo        |    12.195 |
|   proc0_e               |    34.297 |
|     cache_ent           |    33.144 |
|       bus_res_fifo      |    25.205 |
|       cpu_req_fifo      |     3.988 |
|       cpu_res_arbiter   |     0.050 |
|     cpu_req_arbiter     |     0.052 |
|     pwrt_ent            |     0.130 |
|     rwt_ent             |     0.970 |
|       rndgen_ent        |     0.803 |
|   proc1_e               |    33.273 |
|     cache_ent           |    32.117 |
|       bus_res_fifo      |    24.485 |
|       cpu_req_fifo      |     4.154 |
|       cpu_res_arbiter   |     0.047 |
|     cpu_req_arbiter     |     0.059 |
|     pwrt_ent            |     0.134 |
|     rwt_ent             |     0.963 |
|       rndgen_ent        |     0.790 |
|   uart_entity           |     0.552 |
|     uart_unit           |     0.430 |
|       baud_gen_unit     |     0.123 |
|       fifo_rx_unit      |     0.068 |
|       fifo_tx_unit      |     0.202 |
|       uart_rx_unit      |     0.019 |
|       uart_tx_unit      |     0.018 |
|   usb_entity            |     0.362 |
+-------------------------+-----------+


