vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\or_gate.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\MUX31.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\full_adder.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\and_gate.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\ALU.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\Signextend.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\Registers.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\PC_REG.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\mux3_1.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\mux2_1.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\Memory.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\Control.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\ALU_16Bit.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\CPU_2214.vhd"
vhdl work "E:\Backup\Document\GitHub\CSCE2214\Lab09\Lab08_Solution\CPU_2214_Test.vhd"
