{
  "design": {
    "design_info": {
      "boundary_crc": "0xE6A25812DE050206",
      "device": "xcu280-fsvh2892-2L-e",
      "name": "meep_shell",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "qdma_0": "",
      "util_ds_buf": "",
      "xlconstant_0": "",
      "axi_gpio_0": "",
      "hbm_0": "",
      "axi_mem_intercon": {
        "xbar": "",
        "s00_couplers": {
          "auto_ds": ""
        },
        "s01_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m00_couplers": {
          "auto_cc": "",
          "auto_pc": ""
        },
        "s00_mmu": "",
        "s01_mmu": ""
      },
      "util_vector_logic_0": "",
      "xlslice_0": "",
      "clk_wiz_0": "",
      "system_ila_1": "",
      "proc_sys_reset_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "system_ila_0": "",
      "vio_0": ""
    },
    "interface_ports": {
      "pci_express_x16": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "axi4_mm": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "axi4_mm",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0001FFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "ID_WIDTH": {
            "value": "7"
          },
          "ADDR_WIDTH": {
            "value": "33"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "pcie_perstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "c0_init_calib_complete_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "meep_shell_clk_wiz_0_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "pcie_gpio": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "HBM_CATTRIP": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ui_clk_sync_rst": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "HBM_REF_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "meep_shell_HBM_REF_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "qdma_0": {
        "vlnv": "xilinx.com:ip:qdma:4.0",
        "xci_name": "meep_shell_qdma_0_0",
        "parameters": {
          "PCIE_BOARD_INTERFACE": {
            "value": "pci_express_x16"
          },
          "PF1_SRIOV_CAP_INITIAL_VF": {
            "value": "4"
          },
          "PF2_SRIOV_CAP_INITIAL_VF": {
            "value": "4"
          },
          "PF3_SRIOV_CAP_INITIAL_VF": {
            "value": "4"
          },
          "SRIOV_CAP_ENABLE": {
            "value": "true"
          },
          "SYS_RST_N_BOARD_INTERFACE": {
            "value": "pcie_perstn"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "barlite_mb_pf0": {
            "value": "1"
          },
          "barlite_mb_pf1": {
            "value": "1"
          },
          "barlite_mb_pf2": {
            "value": "1"
          },
          "barlite_mb_pf3": {
            "value": "1"
          },
          "dma_intf_sel_qdma": {
            "value": "AXI_MM"
          },
          "pf0_bar0_prefetchable_qdma": {
            "value": "true"
          },
          "pf0_bar2_64bit_qdma": {
            "value": "true"
          },
          "pf0_bar2_enabled_qdma": {
            "value": "true"
          },
          "pf0_bar2_prefetchable_qdma": {
            "value": "true"
          },
          "tl_pf_enable_reg": {
            "value": "4"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "M_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFFFFFFFFFF"
              }
            },
            "M_AXI_LITE": {
              "mode": "Master",
              "address_space_ref": "M_AXI_LITE",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "util_ds_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "meep_shell_util_ds_buf_0",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "pcie_refclk"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "meep_shell_xlconstant_0_0"
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "meep_shell_axi_gpio_0_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "5"
          }
        }
      },
      "hbm_0": {
        "vlnv": "xilinx.com:ip:hbm:1.0",
        "xci_name": "meep_shell_hbm_0_0",
        "parameters": {
          "USER_APB_EN": {
            "value": "false"
          },
          "USER_APB_PCLK_0": {
            "value": "50"
          },
          "USER_APB_PCLK_1": {
            "value": "50"
          },
          "USER_APB_PCLK_PERIOD_0": {
            "value": "20.0"
          },
          "USER_APB_PCLK_PERIOD_1": {
            "value": "20.0"
          },
          "USER_CLK_SEL_LIST0": {
            "value": "AXI_00_ACLK"
          },
          "USER_CLK_SEL_LIST1": {
            "value": "AXI_16_ACLK"
          },
          "USER_HBM_CP_1": {
            "value": "6"
          },
          "USER_HBM_DENSITY": {
            "value": "8GB"
          },
          "USER_HBM_FBDIV_1": {
            "value": "36"
          },
          "USER_HBM_HEX_CP_RES_1": {
            "value": "0x0000A600"
          },
          "USER_HBM_HEX_FBDIV_CLKOUTDIV_1": {
            "value": "0x00000902"
          },
          "USER_HBM_HEX_LOCK_FB_REF_DLY_1": {
            "value": "0x00001f1f"
          },
          "USER_HBM_LOCK_FB_DLY_1": {
            "value": "31"
          },
          "USER_HBM_LOCK_REF_DLY_1": {
            "value": "31"
          },
          "USER_HBM_RES_1": {
            "value": "10"
          },
          "USER_HBM_STACK": {
            "value": "2"
          },
          "USER_MC_ENABLE_08": {
            "value": "TRUE"
          },
          "USER_MC_ENABLE_09": {
            "value": "TRUE"
          },
          "USER_MC_ENABLE_10": {
            "value": "TRUE"
          },
          "USER_MC_ENABLE_11": {
            "value": "TRUE"
          },
          "USER_MC_ENABLE_12": {
            "value": "TRUE"
          },
          "USER_MC_ENABLE_13": {
            "value": "TRUE"
          },
          "USER_MC_ENABLE_14": {
            "value": "TRUE"
          },
          "USER_MC_ENABLE_15": {
            "value": "TRUE"
          },
          "USER_MC_ENABLE_APB_01": {
            "value": "TRUE"
          },
          "USER_PHY_ENABLE_08": {
            "value": "TRUE"
          },
          "USER_PHY_ENABLE_09": {
            "value": "TRUE"
          },
          "USER_PHY_ENABLE_10": {
            "value": "TRUE"
          },
          "USER_PHY_ENABLE_11": {
            "value": "TRUE"
          },
          "USER_PHY_ENABLE_12": {
            "value": "TRUE"
          },
          "USER_PHY_ENABLE_13": {
            "value": "TRUE"
          },
          "USER_PHY_ENABLE_14": {
            "value": "TRUE"
          },
          "USER_PHY_ENABLE_15": {
            "value": "TRUE"
          },
          "USER_SAXI_00": {
            "value": "true"
          },
          "USER_SAXI_01": {
            "value": "false"
          },
          "USER_SAXI_02": {
            "value": "false"
          },
          "USER_SAXI_03": {
            "value": "false"
          },
          "USER_SAXI_04": {
            "value": "false"
          },
          "USER_SAXI_05": {
            "value": "false"
          },
          "USER_SAXI_06": {
            "value": "false"
          },
          "USER_SAXI_07": {
            "value": "false"
          },
          "USER_SAXI_08": {
            "value": "false"
          },
          "USER_SAXI_09": {
            "value": "false"
          },
          "USER_SAXI_10": {
            "value": "false"
          },
          "USER_SAXI_11": {
            "value": "false"
          },
          "USER_SAXI_12": {
            "value": "false"
          },
          "USER_SAXI_13": {
            "value": "false"
          },
          "USER_SAXI_14": {
            "value": "false"
          },
          "USER_SAXI_15": {
            "value": "false"
          },
          "USER_SAXI_16": {
            "value": "false"
          },
          "USER_SAXI_17": {
            "value": "false"
          },
          "USER_SAXI_18": {
            "value": "false"
          },
          "USER_SAXI_19": {
            "value": "false"
          },
          "USER_SAXI_20": {
            "value": "false"
          },
          "USER_SAXI_21": {
            "value": "false"
          },
          "USER_SAXI_22": {
            "value": "false"
          },
          "USER_SAXI_23": {
            "value": "false"
          },
          "USER_SAXI_24": {
            "value": "false"
          },
          "USER_SAXI_25": {
            "value": "false"
          },
          "USER_SAXI_26": {
            "value": "false"
          },
          "USER_SAXI_27": {
            "value": "false"
          },
          "USER_SAXI_28": {
            "value": "false"
          },
          "USER_SAXI_29": {
            "value": "false"
          },
          "USER_SAXI_30": {
            "value": "false"
          },
          "USER_SAXI_31": {
            "value": "false"
          },
          "USER_SWITCH_ENABLE_01": {
            "value": "TRUE"
          },
          "USER_TEMP_POLL_CNT_0": {
            "value": "50000"
          },
          "USER_TEMP_POLL_CNT_1": {
            "value": "50000"
          },
          "USER_XSDB_INTF_EN": {
            "value": "TRUE"
          }
        }
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "meep_shell_axi_mem_intercon_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "8"
          },
          "XBAR_DATA_WIDTH": {
            "value": "256"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "meep_shell_xbar_1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "256"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S01_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "meep_shell_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "meep_shell_auto_cc_1",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "8"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "meep_shell_auto_ds_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "s01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "meep_shell_auto_cc_0",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "8"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "meep_shell_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "s00_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "meep_shell_s00_mmu_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "s01_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "meep_shell_s01_mmu_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "s00_mmu_M_AXI": {
            "interface_ports": [
              "s00_mmu/M_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "S01_AXI",
              "s01_mmu/S_AXI"
            ]
          },
          "s01_mmu_M_AXI": {
            "interface_ports": [
              "s01_mmu/M_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "s00_mmu/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          }
        },
        "nets": {
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK",
              "s00_mmu/aclk"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN",
              "s00_mmu/aresetn"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK",
              "s01_mmu/aclk"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN",
              "s01_mmu/aresetn"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "meep_shell_util_vector_logic_0_1",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "meep_shell_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "5"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "meep_shell_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "110.209"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT2_JITTER": {
            "value": "151.636"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT3_JITTER": {
            "value": "130.958"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "10"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "false"
          }
        }
      },
      "system_ila_1": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "meep_shell_system_ila_1_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          }
        }
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "meep_shell_proc_sys_reset_1_0"
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "meep_shell_util_vector_logic_2_1",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "meep_shell_util_vector_logic_3_1",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "meep_shell_system_ila_0_1",
        "parameters": {
          "C_MON_TYPE": {
            "value": "INTERFACE"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "C_SLOT_1_APC_EN": {
            "value": "0"
          },
          "C_SLOT_1_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_1_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "meep_shell_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "2"
          },
          "C_NUM_PROBE_OUT": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "qdma_0_M_AXI_LITE": {
        "interface_ports": [
          "qdma_0/M_AXI_LITE",
          "axi_gpio_0/S_AXI"
        ]
      },
      "pcie_refclk_1": {
        "interface_ports": [
          "pcie_refclk",
          "util_ds_buf/CLK_IN_D"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "hbm_0/SAXI_00",
          "system_ila_0/SLOT_1_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "qdma_0_M_AXI": {
        "interface_ports": [
          "qdma_0/M_AXI",
          "axi_mem_intercon/S00_AXI"
        ]
      },
      "qdma_0_pcie_mgt": {
        "interface_ports": [
          "pci_express_x16",
          "qdma_0/pcie_mgt"
        ]
      },
      "axi4_mm_1": {
        "interface_ports": [
          "axi4_mm",
          "axi_mem_intercon/S01_AXI",
          "system_ila_0/SLOT_0_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "pcie_perstn_1": {
        "ports": [
          "pcie_perstn",
          "qdma_0/sys_rst_n",
          "qdma_0/soft_reset_n",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "util_ds_buf_IBUF_OUT": {
        "ports": [
          "util_ds_buf/IBUF_OUT",
          "qdma_0/sys_clk_gt"
        ]
      },
      "util_ds_buf_IBUF_DS_ODIV2": {
        "ports": [
          "util_ds_buf/IBUF_DS_ODIV2",
          "qdma_0/sys_clk"
        ]
      },
      "qdma_0_axi_aresetn": {
        "ports": [
          "qdma_0/axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/ARESETN"
        ]
      },
      "qdma_0_axi_aclk": {
        "ports": [
          "qdma_0/axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_mem_intercon/S00_ACLK",
          "axi_mem_intercon/ACLK",
          "system_ila_1/clk"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "qdma_0/tm_dsc_sts_rdy",
          "qdma_0/qsts_out_rdy"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "pcie_gpio",
          "xlslice_0/Din",
          "system_ila_1/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "HBM_REF_CLK_0_0_1": {
        "ports": [
          "HBM_REF_CLK",
          "clk_wiz_0/clk_in1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "c0_init_calib_complete_0"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "util_vector_logic_0/Op2"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "hbm_0/AXI_00_ACLK",
          "axi_mem_intercon/M00_ACLK",
          "axi_mem_intercon/S01_ACLK",
          "proc_sys_reset_1/slowest_sync_clk",
          "ui_clk",
          "system_ila_0/clk",
          "vio_0/clk"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "hbm_0/AXI_00_ARESET_N",
          "axi_mem_intercon/S01_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "system_ila_0/resetn",
          "hbm_0/APB_0_PRESET_N",
          "hbm_0/APB_1_PRESET_N"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "HBM_CATTRIP"
        ]
      },
      "hbm_0_DRAM_0_STAT_CATTRIP": {
        "ports": [
          "hbm_0/DRAM_0_STAT_CATTRIP",
          "util_vector_logic_2/Op1"
        ]
      },
      "hbm_0_DRAM_1_STAT_CATTRIP": {
        "ports": [
          "hbm_0/DRAM_1_STAT_CATTRIP",
          "util_vector_logic_2/Op2"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "hbm_0/APB_1_PCLK",
          "hbm_0/APB_0_PCLK"
        ]
      },
      "hbm_0_apb_complete_0": {
        "ports": [
          "hbm_0/apb_complete_0",
          "util_vector_logic_3/Op1",
          "vio_0/probe_in0"
        ]
      },
      "hbm_0_apb_complete_1": {
        "ports": [
          "hbm_0/apb_complete_1",
          "util_vector_logic_3/Op2",
          "vio_0/probe_in1"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "util_vector_logic_0/Op1"
        ]
      },
      "proc_sys_reset_1_peripheral_reset": {
        "ports": [
          "proc_sys_reset_1/peripheral_reset",
          "ui_clk_sync_rst"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_1/dcm_locked"
        ]
      },
      "clk_wiz_0_clk_out4": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "hbm_0/HBM_REF_CLK_0",
          "hbm_0/HBM_REF_CLK_1"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "axi4_mm": {
            "range": "8G",
            "width": "33",
            "segments": {
              "SEG_hbm_0_HBM_MEM00": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM00",
                "offset": "0x000000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM01": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM01",
                "offset": "0x010000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM02": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM02",
                "offset": "0x020000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM03": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM03",
                "offset": "0x030000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM04": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM04",
                "offset": "0x040000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM05": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM05",
                "offset": "0x050000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM06": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM06",
                "offset": "0x060000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM07": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM07",
                "offset": "0x070000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM08": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM08",
                "offset": "0x080000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM09": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM09",
                "offset": "0x090000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM10": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM10",
                "offset": "0x0A0000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM11": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM11",
                "offset": "0x0B0000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM12": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM12",
                "offset": "0x0C0000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM13": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM13",
                "offset": "0x0D0000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM14": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM14",
                "offset": "0x0E0000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM15": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM15",
                "offset": "0x0F0000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/qdma_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_hbm_0_HBM_MEM00": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM00",
                "offset": "0x0000000000000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM01": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM01",
                "offset": "0x0000000010000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM02": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM02",
                "offset": "0x0000000020000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM03": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM03",
                "offset": "0x0000000030000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM04": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM04",
                "offset": "0x0000000040000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM05": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM05",
                "offset": "0x0000000050000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM06": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM06",
                "offset": "0x0000000060000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM07": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM07",
                "offset": "0x0000000070000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM08": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM08",
                "offset": "0x0000000080000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM09": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM09",
                "offset": "0x0000000090000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM10": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM10",
                "offset": "0x00000000A0000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM11": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM11",
                "offset": "0x00000000B0000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM12": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM12",
                "offset": "0x00000000C0000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM13": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM13",
                "offset": "0x00000000D0000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM14": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM14",
                "offset": "0x00000000E0000000",
                "range": "256M"
              },
              "SEG_hbm_0_HBM_MEM15": {
                "address_block": "/hbm_0/SAXI_00/HBM_MEM15",
                "offset": "0x00000000F0000000",
                "range": "256M"
              }
            }
          },
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}