{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 01 20:23:12 2024 " "Info: Processing started: Sat Jun 01 20:23:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off port_io -c port_io --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off port_io -c port_io --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "port_io\[0\]\$latch " "Warning: Node \"port_io\[0\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io\[1\]\$latch " "Warning: Node \"port_io\[1\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io\[2\]\$latch " "Warning: Node \"port_io\[2\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io\[3\]\$latch " "Warning: Node \"port_io\[3\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io\[4\]\$latch " "Warning: Node \"port_io\[4\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io\[5\]\$latch " "Warning: Node \"port_io\[5\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io\[6\]\$latch " "Warning: Node \"port_io\[6\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io\[7\]\$latch " "Warning: Node \"port_io\[7\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 10 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[7\] " "Info: Detected ripple clock \"dir_reg\[7\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[6\] " "Info: Detected ripple clock \"dir_reg\[6\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[5\] " "Info: Detected ripple clock \"dir_reg\[5\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[4\] " "Info: Detected ripple clock \"dir_reg\[4\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[3\] " "Info: Detected ripple clock \"dir_reg\[3\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[2\] " "Info: Detected ripple clock \"dir_reg\[2\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[1\] " "Info: Detected ripple clock \"dir_reg\[1\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dir_reg\[0\] " "Info: Detected ripple clock \"dir_reg\[0\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dir_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register port_reg\[6\] register port_io\[6\]\$latch 268.24 MHz 3.728 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 268.24 MHz between source register \"port_reg\[6\]\" and destination register \"port_io\[6\]\$latch\" (period= 3.728 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.456 ns + Longest register register " "Info: + Longest register to register delay is 0.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_reg\[6\] 1 REG LCFF_X1_Y18_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'port_reg\[6\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_reg[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 0.456 ns port_io\[6\]\$latch 2 REG LCCOMB_X1_Y18_N10 1 " "Info: 2: + IC(0.306 ns) + CELL(0.150 ns) = 0.456 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 1; REG Node = 'port_io\[6\]\$latch'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { port_reg[6] port_io[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 32.89 % ) " "Info: Total cell delay = 0.150 ns ( 32.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 67.11 % ) " "Info: Total interconnect delay = 0.306 ns ( 67.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { port_reg[6] port_io[6]$latch } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { port_reg[6] {} port_io[6]$latch {} } { 0.000ns 0.306ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.143 ns - Smallest " "Info: - Smallest clock skew is 0.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk_in'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns dir_reg\[6\] 2 REG LCFF_X1_Y18_N27 2 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 2; REG Node = 'dir_reg\[6\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { clk_in dir_reg[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.393 ns) 2.819 ns port_io\[6\]\$latch 3 REG LCCOMB_X1_Y18_N10 1 " "Info: 3: + IC(0.308 ns) + CELL(0.393 ns) = 2.819 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 1; REG Node = 'port_io\[6\]\$latch'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { dir_reg[6] port_io[6]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns ( 77.30 % ) " "Info: Total cell delay = 2.179 ns ( 77.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.640 ns ( 22.70 % ) " "Info: Total interconnect delay = 0.640 ns ( 22.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clk_in dir_reg[6] port_io[6]$latch } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clk_in {} clk_in~combout {} dir_reg[6] {} port_io[6]$latch {} } { 0.000ns 0.000ns 0.332ns 0.308ns } { 0.000ns 0.999ns 0.787ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk_in'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns port_reg\[6\] 3 REG LCFF_X1_Y18_N1 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 2; REG Node = 'port_reg\[6\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk_in~clkctrl port_reg[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk_in clk_in~clkctrl port_reg[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[6] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clk_in dir_reg[6] port_io[6]$latch } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clk_in {} clk_in~combout {} dir_reg[6] {} port_io[6]$latch {} } { 0.000ns 0.000ns 0.332ns 0.308ns } { 0.000ns 0.999ns 0.787ns 0.393ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk_in clk_in~clkctrl port_reg[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[6] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.301 ns + " "Info: + Micro setup delay of destination is 1.301 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 51 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { port_reg[6] port_io[6]$latch } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.456 ns" { port_reg[6] {} port_io[6]$latch {} } { 0.000ns 0.306ns } { 0.000ns 0.150ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clk_in dir_reg[6] port_io[6]$latch } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clk_in {} clk_in~combout {} dir_reg[6] {} port_io[6]$latch {} } { 0.000ns 0.000ns 0.332ns 0.308ns } { 0.000ns 0.999ns 0.787ns 0.393ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk_in clk_in~clkctrl port_reg[6] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[6] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dir_reg\[5\] abus\[4\] clk_in 10.627 ns register " "Info: tsu for register \"dir_reg\[5\]\" (data pin = \"abus\[4\]\", clock pin = \"clk_in\") is 10.627 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.531 ns + Longest pin register " "Info: + Longest pin to register delay is 12.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns abus\[4\] 1 PIN PIN_J17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J17; Fanout = 1; PIN Node = 'abus\[4\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.556 ns) + CELL(0.275 ns) 6.661 ns Equal0~0 2 COMB LCCOMB_X33_Y35_N16 6 " "Info: 2: + IC(5.556 ns) + CELL(0.275 ns) = 6.661 ns; Loc. = LCCOMB_X33_Y35_N16; Fanout = 6; COMB Node = 'Equal0~0'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.831 ns" { abus[4] Equal0~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.393 ns) + CELL(0.150 ns) 11.204 ns dir_reg\[0\]~0 3 COMB LCCOMB_X1_Y17_N0 8 " "Info: 3: + IC(4.393 ns) + CELL(0.150 ns) = 11.204 ns; Loc. = LCCOMB_X1_Y17_N0; Fanout = 8; COMB Node = 'dir_reg\[0\]~0'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.543 ns" { Equal0~0 dir_reg[0]~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.660 ns) 12.531 ns dir_reg\[5\] 4 REG LCFF_X1_Y18_N17 2 " "Info: 4: + IC(0.667 ns) + CELL(0.660 ns) = 12.531 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 2; REG Node = 'dir_reg\[5\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { dir_reg[0]~0 dir_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 15.28 % ) " "Info: Total cell delay = 1.915 ns ( 15.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.616 ns ( 84.72 % ) " "Info: Total interconnect delay = 10.616 ns ( 84.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.531 ns" { abus[4] Equal0~0 dir_reg[0]~0 dir_reg[5] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.531 ns" { abus[4] {} abus[4]~combout {} Equal0~0 {} dir_reg[0]~0 {} dir_reg[5] {} } { 0.000ns 0.000ns 5.556ns 4.393ns 0.667ns } { 0.000ns 0.830ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 1.868 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 1.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk_in'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.537 ns) 1.868 ns dir_reg\[5\] 2 REG LCFF_X1_Y18_N17 2 " "Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 2; REG Node = 'dir_reg\[5\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { clk_in dir_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.23 % ) " "Info: Total cell delay = 1.536 ns ( 82.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 17.77 % ) " "Info: Total interconnect delay = 0.332 ns ( 17.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { clk_in dir_reg[5] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { clk_in {} clk_in~combout {} dir_reg[5] {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.531 ns" { abus[4] Equal0~0 dir_reg[0]~0 dir_reg[5] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.531 ns" { abus[4] {} abus[4]~combout {} Equal0~0 {} dir_reg[0]~0 {} dir_reg[5] {} } { 0.000ns 0.000ns 5.556ns 4.393ns 0.667ns } { 0.000ns 0.830ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { clk_in dir_reg[5] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { clk_in {} clk_in~combout {} dir_reg[5] {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dbus\[1\] port_reg\[1\] 8.140 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dbus\[1\]\" through register \"port_reg\[1\]\" is 8.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.674 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk_in'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns port_reg\[1\] 3 REG LCFF_X1_Y17_N3 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X1_Y17_N3; Fanout = 2; REG Node = 'port_reg\[1\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_in~clkctrl port_reg[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl port_reg[1] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[1] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.216 ns + Longest register pin " "Info: + Longest register to pin delay is 5.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_reg\[1\] 1 REG LCFF_X1_Y17_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y17_N3; Fanout = 2; REG Node = 'port_reg\[1\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_reg[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 0.878 ns dbus\[1\]~19 2 COMB LCCOMB_X1_Y17_N14 1 " "Info: 2: + IC(0.728 ns) + CELL(0.150 ns) = 0.878 ns; Loc. = LCCOMB_X1_Y17_N14; Fanout = 1; COMB Node = 'dbus\[1\]~19'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { port_reg[1] dbus[1]~19 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.275 ns) 1.851 ns dbus\[1\]~20 3 COMB LCCOMB_X1_Y17_N24 1 " "Info: 3: + IC(0.698 ns) + CELL(0.275 ns) = 1.851 ns; Loc. = LCCOMB_X1_Y17_N24; Fanout = 1; COMB Node = 'dbus\[1\]~20'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { dbus[1]~19 dbus[1]~20 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(2.622 ns) 5.216 ns dbus\[1\] 4 PIN PIN_R4 0 " "Info: 4: + IC(0.743 ns) + CELL(2.622 ns) = 5.216 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'dbus\[1\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { dbus[1]~20 dbus[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.047 ns ( 58.42 % ) " "Info: Total cell delay = 3.047 ns ( 58.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.169 ns ( 41.58 % ) " "Info: Total interconnect delay = 2.169 ns ( 41.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { port_reg[1] dbus[1]~19 dbus[1]~20 dbus[1] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { port_reg[1] {} dbus[1]~19 {} dbus[1]~20 {} dbus[1] {} } { 0.000ns 0.728ns 0.698ns 0.743ns } { 0.000ns 0.150ns 0.275ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl port_reg[1] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[1] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { port_reg[1] dbus[1]~19 dbus[1]~20 dbus[1] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { port_reg[1] {} dbus[1]~19 {} dbus[1]~20 {} dbus[1] {} } { 0.000ns 0.728ns 0.698ns 0.743ns } { 0.000ns 0.150ns 0.275ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus\[4\] dbus\[5\] 15.733 ns Longest " "Info: Longest tpd from source pin \"abus\[4\]\" to destination pin \"dbus\[5\]\" is 15.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns abus\[4\] 1 PIN PIN_J17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J17; Fanout = 1; PIN Node = 'abus\[4\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.556 ns) + CELL(0.275 ns) 6.661 ns Equal0~0 2 COMB LCCOMB_X33_Y35_N16 6 " "Info: 2: + IC(5.556 ns) + CELL(0.275 ns) = 6.661 ns; Loc. = LCCOMB_X33_Y35_N16; Fanout = 6; COMB Node = 'Equal0~0'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.831 ns" { abus[4] Equal0~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.388 ns) + CELL(0.150 ns) 11.199 ns dbus~21 3 COMB LCCOMB_X1_Y17_N18 6 " "Info: 3: + IC(4.388 ns) + CELL(0.150 ns) = 11.199 ns; Loc. = LCCOMB_X1_Y17_N18; Fanout = 6; COMB Node = 'dbus~21'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.538 ns" { Equal0~0 dbus~21 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.150 ns) 12.020 ns dbus\[5\]~25 4 COMB LCCOMB_X1_Y18_N16 1 " "Info: 4: + IC(0.671 ns) + CELL(0.150 ns) = 12.020 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 1; COMB Node = 'dbus\[5\]~25'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { dbus~21 dbus[5]~25 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(2.642 ns) 15.733 ns dbus\[5\] 5 PIN PIN_M2 0 " "Info: 5: + IC(1.071 ns) + CELL(2.642 ns) = 15.733 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'dbus\[5\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { dbus[5]~25 dbus[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.047 ns ( 25.72 % ) " "Info: Total cell delay = 4.047 ns ( 25.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.686 ns ( 74.28 % ) " "Info: Total interconnect delay = 11.686 ns ( 74.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.733 ns" { abus[4] Equal0~0 dbus~21 dbus[5]~25 dbus[5] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.733 ns" { abus[4] {} abus[4]~combout {} Equal0~0 {} dbus~21 {} dbus[5]~25 {} dbus[5] {} } { 0.000ns 0.000ns 5.556ns 4.388ns 0.671ns 1.071ns } { 0.000ns 0.830ns 0.275ns 0.150ns 0.150ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_reg\[2\] dbus\[2\] clk_in -2.763 ns register " "Info: th for register \"port_reg\[2\]\" (data pin = \"dbus\[2\]\", clock pin = \"clk_in\") is -2.763 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.674 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk_in'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns port_reg\[2\] 3 REG LCFF_X1_Y17_N7 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X1_Y17_N7; Fanout = 2; REG Node = 'port_reg\[2\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_in~clkctrl port_reg[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl port_reg[2] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[2] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.703 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dbus\[2\] 1 PIN PIN_P3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P3; Fanout = 1; PIN Node = 'dbus\[2\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns dbus\[2\]~2 2 COMB IOC_X0_Y17_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X0_Y17_N0; Fanout = 2; COMB Node = 'dbus\[2\]~2'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { dbus[2] dbus[2]~2 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.495 ns) + CELL(0.366 ns) 5.703 ns port_reg\[2\] 3 REG LCFF_X1_Y17_N7 2 " "Info: 3: + IC(4.495 ns) + CELL(0.366 ns) = 5.703 ns; Loc. = LCFF_X1_Y17_N7; Fanout = 2; REG Node = 'port_reg\[2\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.861 ns" { dbus[2]~2 port_reg[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.208 ns ( 21.18 % ) " "Info: Total cell delay = 1.208 ns ( 21.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.495 ns ( 78.82 % ) " "Info: Total interconnect delay = 4.495 ns ( 78.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.703 ns" { dbus[2] dbus[2]~2 port_reg[2] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.703 ns" { dbus[2] {} dbus[2]~2 {} port_reg[2] {} } { 0.000ns 0.000ns 4.495ns } { 0.000ns 0.842ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk_in clk_in~clkctrl port_reg[2] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[2] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.703 ns" { dbus[2] dbus[2]~2 port_reg[2] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.703 ns" { dbus[2] {} dbus[2]~2 {} port_reg[2] {} } { 0.000ns 0.000ns 4.495ns } { 0.000ns 0.842ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 01 20:23:12 2024 " "Info: Processing ended: Sat Jun 01 20:23:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
