// Seed: 4075705241
module module_0;
  wire id_1;
  assign id_2 = 1;
  wire id_3;
  assign module_1.id_20 = 0;
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    input wire id_4,
    output wire id_5,
    input wor id_6,
    output logic id_7
    , id_18,
    input tri0 id_8,
    input supply1 id_9,
    input tri id_10,
    input tri0 id_11,
    output wor id_12,
    output supply0 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input tri0 id_16
);
  tri1 id_19, id_20, id_21, id_22;
  assign id_19 = id_3;
  always begin : LABEL_0
    id_7 <= 1'h0;
  end
  wire id_23, id_24;
  module_0 modCall_1 ();
  id_25(
      .id_0(id_22), .id_1(1)
  );
  uwire id_26 = id_8, id_27 = 1 ^ id_10;
endmodule
