#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar 28 09:24:11 2024
# Process ID: 134954
# Current directory: /home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado
# Command line: vivado
# Log file: /home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/vivado.log
# Journal file: /home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/vivado.jou
# Running On: smaz-brn, OS: Linux, CPU Frequency: 2803.198 MHz, CPU Physical cores: 5, Host memory: 22133 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/smaz-brn/tool_extended/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as '/home/.Xilinx/Vivado/2023.2/xhub/board_store/xilinx_board_store'; using path '/home/smaz-brn/.Xilinx/Vivado/2023.2/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/smaz-brn/tool_extended/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 20:26:23
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-22:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B57B47A
set_property PROGRAM.FILE {/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.runs/impl_1/w_icons_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.runs/impl_1/w_icons_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_w_icons_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/smaz-brn/tool_extended/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_w_icons_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_w_icons_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_clkbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_clkbuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_clkdiv_by_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_clkdiv_by_n
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/rec_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rec_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rec_stim64ch_macro
ERROR: [VRFC 10-2989] 'Bp5' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:430]
ERROR: [VRFC 10-2989] 'Bp5' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:431]
ERROR: [VRFC 10-2989] 'Bn5' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:440]
ERROR: [VRFC 10-2989] 'Bn5' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:441]
ERROR: [VRFC 10-2989] 'Bp6' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:453]
ERROR: [VRFC 10-2989] 'Bp6' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:454]
ERROR: [VRFC 10-2989] 'Bn6' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:463]
ERROR: [VRFC 10-2989] 'Bn6' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:464]
ERROR: [VRFC 10-2989] 'Bp7' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:476]
ERROR: [VRFC 10-2989] 'Bp7' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:477]
ERROR: [VRFC 10-2989] 'Bn7' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:486]
ERROR: [VRFC 10-2989] 'Bn7' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:487]
ERROR: [VRFC 10-2989] 'Bp8' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:499]
ERROR: [VRFC 10-2989] 'Bp8' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:500]
ERROR: [VRFC 10-2989] 'Bn8' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:509]
ERROR: [VRFC 10-2989] 'Bn8' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:510]
ERROR: [VRFC 10-2989] 'Bp9' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:522]
ERROR: [VRFC 10-2989] 'Bp9' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:523]
ERROR: [VRFC 10-2989] 'Bn9' is not declared [/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v:532]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 20:26:23
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-22:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B57B47A
set_property PROGRAM.FILE {/home/smaz-brn/project/W_ICONS_FPGA/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.runs/impl_1/w_icons_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
