 
set ::env(PROJECT_NAME) btcminer_15y1
set ::env(DESIGN_TOP) ztex_ufm1_15y1
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/btcminer/trunk/fpga/ztex_ufm1_15y1
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/btcminer/trunk/fpga/ztex_ufm1_15y1/ztex_ufm1_15y1.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design




