// Seed: 4132497402
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2
);
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply1 id_2
);
  logic [7:0] id_4;
  assign id_4[-1] = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output tri  id_0,
    input  wand id_1
);
  wand id_3;
  parameter id_4 = -1;
  assign id_3 = id_1 && id_3;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    output tri id_0,
    output wand id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input wand id_6,
    input uwire id_7,
    input tri0 id_8,
    output logic id_9,
    input tri0 id_10,
    input tri id_11,
    input wor id_12,
    output wor id_13
);
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6
  );
  assign id_1 = id_6 != -1'b0 ** id_4 - -1;
  always @(-1 + -1 or -1) id_9 = #(id_4  : id_10  : -1) 1'b0;
endmodule
