INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101113328/CENG442/Lab1/Lab1.srcs/sources_1/new/control_word.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101113328/CENG442/Lab1/Lab1.srcs/sources_1/imports/new/generic_register.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generic_register'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101113328/CENG442/Lab1/Lab1.srcs/sources_1/imports/new/generic_register_file.vhdl" into library xil_defaultlib
ERROR: [VRFC 10-2987] 'decoder' is not compiled in library 'xil_defaultlib' [/home/student/s101113328/CENG442/Lab1/Lab1.srcs/sources_1/imports/new/generic_register_file.vhdl:4]
INFO: [VRFC 10-3107] analyzing entity 'generic_register_file'
ERROR: [VRFC 10-9458] unit 'generic_register_file' is ignored due to previous errors [/home/student/s101113328/CENG442/Lab1/Lab1.srcs/sources_1/imports/new/generic_register_file.vhdl:6]
INFO: [VRFC 10-8704] VHDL file '/home/student/s101113328/CENG442/Lab1/Lab1.srcs/sources_1/imports/new/generic_register_file.vhdl' is ignored due to errors
