TimeQuest Timing Analyzer report for RISC_UNI
Thu Jul 11 11:05:20 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 13. Slow Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'clock'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clock'
 25. Fast Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 26. Fast Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 27. Fast Model Hold: 'clock'
 28. Fast Model Minimum Pulse Width: 'clock'
 29. Fast Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; RISC_UNI                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C70F896C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; clock                                                                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                                                         ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 } ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                               ;
+-----------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                                                    ; Note                    ;
+-----------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; INF MHz   ; 80.45 MHz       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
; 24.46 MHz ; 24.46 MHz       ; clock                                                                                                         ;                         ;
+-----------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; clock                                                                                                         ; -19.941 ; -18596.468    ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -3.221  ; -38.033       ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -6.215 ; -75.584       ;
; clock                                                                                                         ; 0.527  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                         ; -2.000 ; -1705.380     ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -1.939 ; -176.582      ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                               ;
+---------+---------------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -19.941 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[31]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.276     ;
; -19.941 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[31]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.276     ;
; -19.941 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[31]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.276     ;
; -19.941 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[31]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.276     ;
; -19.941 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[31]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.276     ;
; -19.941 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[31]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.276     ;
; -19.941 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[31]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.276     ;
; -19.890 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.305     ;
; -19.890 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.305     ;
; -19.890 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.305     ;
; -19.890 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.305     ;
; -19.890 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.305     ;
; -19.890 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.305     ;
; -19.890 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.305     ;
; -19.890 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.305     ;
; -19.848 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[29]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.183     ;
; -19.848 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[29]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.183     ;
; -19.848 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[29]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.183     ;
; -19.848 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[29]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.183     ;
; -19.848 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[29]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.183     ;
; -19.848 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[29]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.183     ;
; -19.848 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[29]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.183     ;
; -19.797 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.212     ;
; -19.797 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.212     ;
; -19.797 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.212     ;
; -19.797 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.212     ;
; -19.797 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.212     ;
; -19.797 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.212     ;
; -19.797 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.212     ;
; -19.797 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.212     ;
; -19.694 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[30]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.029     ;
; -19.694 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[30]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.029     ;
; -19.694 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[30]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.029     ;
; -19.694 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[30]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.029     ;
; -19.694 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[30]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.029     ;
; -19.694 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[30]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.029     ;
; -19.694 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[30]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.029     ;
; -19.690 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[27]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.025     ;
; -19.690 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[27]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.025     ;
; -19.690 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[27]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.025     ;
; -19.690 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[27]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.025     ;
; -19.690 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[27]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.025     ;
; -19.690 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[27]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.025     ;
; -19.690 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[27]  ; clock        ; clock       ; 0.500        ; -1.201     ; 19.025     ;
; -19.643 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.058     ;
; -19.643 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.058     ;
; -19.643 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.058     ;
; -19.643 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.058     ;
; -19.643 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.058     ;
; -19.643 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.058     ;
; -19.643 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.058     ;
; -19.643 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.058     ;
; -19.639 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.054     ;
; -19.639 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.054     ;
; -19.639 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.054     ;
; -19.639 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.054     ;
; -19.639 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.054     ;
; -19.639 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.054     ;
; -19.639 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.054     ;
; -19.639 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.121     ; 20.054     ;
; -19.544 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[28]  ; clock        ; clock       ; 0.500        ; -1.199     ; 18.881     ;
; -19.544 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[28]  ; clock        ; clock       ; 0.500        ; -1.199     ; 18.881     ;
; -19.544 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[28]  ; clock        ; clock       ; 0.500        ; -1.199     ; 18.881     ;
; -19.544 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[28]  ; clock        ; clock       ; 0.500        ; -1.199     ; 18.881     ;
; -19.544 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[28]  ; clock        ; clock       ; 0.500        ; -1.199     ; 18.881     ;
; -19.544 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[28]  ; clock        ; clock       ; 0.500        ; -1.199     ; 18.881     ;
; -19.544 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[28]  ; clock        ; clock       ; 0.500        ; -1.199     ; 18.881     ;
; -19.493 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.119     ; 19.910     ;
; -19.493 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.119     ; 19.910     ;
; -19.493 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.119     ; 19.910     ;
; -19.493 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.119     ; 19.910     ;
; -19.493 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.119     ; 19.910     ;
; -19.493 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.119     ; 19.910     ;
; -19.493 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.119     ; 19.910     ;
; -19.493 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.119     ; 19.910     ;
; -19.390 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[24]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.725     ;
; -19.390 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[24]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.725     ;
; -19.390 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[24]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.725     ;
; -19.390 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[24]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.725     ;
; -19.390 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[24]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.725     ;
; -19.390 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[24]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.725     ;
; -19.390 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[24]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.725     ;
; -19.369 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[26]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.704     ;
; -19.369 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[26]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.704     ;
; -19.369 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[26]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.704     ;
; -19.369 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[26]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.704     ;
; -19.369 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[26]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.704     ;
; -19.369 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[26]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.704     ;
; -19.369 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[26]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.704     ;
; -19.339 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[25]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.674     ;
; -19.339 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.121     ; 19.754     ;
; -19.339 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[25]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.674     ;
; -19.339 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[25]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.674     ;
; -19.339 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[25]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.674     ;
; -19.339 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[25]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.674     ;
; -19.339 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[25]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.674     ;
; -19.339 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[25]  ; clock        ; clock       ; 0.500        ; -1.201     ; 18.674     ;
; -19.339 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.121     ; 19.754     ;
; -19.339 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.121     ; 19.754     ;
; -19.339 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.121     ; 19.754     ;
+---------+---------------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.221 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.385      ; 7.068      ;
; -3.221 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.385      ; 7.068      ;
; -3.221 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.385      ; 7.068      ;
; -3.221 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.385      ; 7.068      ;
; -3.221 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.385      ; 7.068      ;
; -3.221 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.385      ; 7.068      ;
; -3.221 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.385      ; 7.068      ;
; -3.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.258      ; 6.995      ;
; -3.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.258      ; 6.995      ;
; -3.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.258      ; 6.995      ;
; -3.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.258      ; 6.995      ;
; -3.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.258      ; 6.995      ;
; -3.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.258      ; 6.995      ;
; -3.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.258      ; 6.995      ;
; -3.178 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.408      ; 6.998      ;
; -3.178 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.408      ; 6.998      ;
; -3.178 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.408      ; 6.998      ;
; -3.178 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.408      ; 6.998      ;
; -3.178 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.408      ; 6.998      ;
; -3.178 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.408      ; 6.998      ;
; -3.178 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.408      ; 6.998      ;
; -3.154 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.433      ; 7.000      ;
; -3.154 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.433      ; 7.000      ;
; -3.154 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.433      ; 7.000      ;
; -3.154 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.433      ; 7.000      ;
; -3.154 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.433      ; 7.000      ;
; -3.154 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.433      ; 7.000      ;
; -3.154 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.433      ; 7.000      ;
; -3.125 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.312      ; 6.803      ;
; -3.125 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.312      ; 6.803      ;
; -3.125 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.312      ; 6.803      ;
; -3.125 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.312      ; 6.803      ;
; -3.125 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.312      ; 6.803      ;
; -3.125 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.312      ; 6.803      ;
; -3.125 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.312      ; 6.803      ;
; -3.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.288      ; 6.924      ;
; -3.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.288      ; 6.924      ;
; -3.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.288      ; 6.924      ;
; -3.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.288      ; 6.924      ;
; -3.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.288      ; 6.924      ;
; -3.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.288      ; 6.924      ;
; -3.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.288      ; 6.924      ;
; -3.045 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.259      ; 6.855      ;
; -3.045 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.259      ; 6.855      ;
; -3.045 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.259      ; 6.855      ;
; -3.045 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.259      ; 6.855      ;
; -3.045 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.259      ; 6.855      ;
; -3.045 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.259      ; 6.855      ;
; -3.045 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.259      ; 6.855      ;
; -2.821 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.262      ; 6.589      ;
; -2.821 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.262      ; 6.589      ;
; -2.821 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.262      ; 6.589      ;
; -2.821 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.262      ; 6.589      ;
; -2.821 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.262      ; 6.589      ;
; -2.821 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.262      ; 6.589      ;
; -2.821 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.262      ; 6.589      ;
; -2.729 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.281      ; 6.546      ;
; -2.729 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.281      ; 6.546      ;
; -2.729 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.281      ; 6.546      ;
; -2.729 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.281      ; 6.546      ;
; -2.729 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.281      ; 6.546      ;
; -2.729 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.281      ; 6.546      ;
; -2.729 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.281      ; 6.546      ;
; -2.719 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.432      ; 6.527      ;
; -2.719 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.432      ; 6.527      ;
; -2.719 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.432      ; 6.527      ;
; -2.719 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.432      ; 6.527      ;
; -2.719 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.432      ; 6.527      ;
; -2.719 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.432      ; 6.527      ;
; -2.719 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.432      ; 6.527      ;
; -2.584 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.315      ;
; -2.584 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.315      ;
; -2.584 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.315      ;
; -2.584 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.315      ;
; -2.584 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.315      ;
; -2.584 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.315      ;
; -2.584 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.315      ;
; -2.579 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.113      ; 6.364      ;
; -2.579 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.113      ; 6.364      ;
; -2.579 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.113      ; 6.364      ;
; -2.579 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.113      ; 6.364      ;
; -2.579 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.113      ; 6.364      ;
; -2.579 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.113      ; 6.364      ;
; -2.579 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.113      ; 6.364      ;
; -2.576 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.306      ;
; -2.576 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.306      ;
; -2.576 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.306      ;
; -2.576 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.306      ;
; -2.576 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.306      ;
; -2.576 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.306      ;
; -2.576 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.216      ; 6.306      ;
; -2.569 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.537      ; 7.068      ;
; -2.569 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.537      ; 7.068      ;
; -2.569 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.537      ; 7.068      ;
; -2.569 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.537      ; 7.068      ;
; -2.569 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.537      ; 7.068      ;
; -2.569 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.537      ; 7.068      ;
; -2.569 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.537      ; 7.068      ;
; -2.531 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.410      ; 6.995      ;
; -2.531 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.410      ; 6.995      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.215 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.852     ; 4.846      ;
; -6.169 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.877     ; 4.917      ;
; -6.149 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.725     ; 4.785      ;
; -6.084 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.702     ; 4.827      ;
; -5.921 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.876     ; 5.164      ;
; -5.862 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.706     ; 5.053      ;
; -5.857 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.660     ; 5.012      ;
; -5.847 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.660     ; 5.022      ;
; -5.731 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.756     ; 5.234      ;
; -5.715 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.852     ; 4.846      ;
; -5.669 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.877     ; 4.917      ;
; -5.649 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.725     ; 4.785      ;
; -5.603 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.557     ; 5.163      ;
; -5.584 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.702     ; 4.827      ;
; -5.515 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.732     ; 5.426      ;
; -5.489 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.829     ; 5.549      ;
; -5.421 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.876     ; 5.164      ;
; -5.362 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.706     ; 5.053      ;
; -5.357 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.660     ; 5.012      ;
; -5.347 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.660     ; 5.022      ;
; -5.267 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.904      ; 4.846      ;
; -5.231 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.756     ; 5.234      ;
; -5.221 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.929      ; 4.917      ;
; -5.201 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.777      ; 4.785      ;
; -5.142 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.703     ; 5.770      ;
; -5.136 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.754      ; 4.827      ;
; -5.103 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.557     ; 5.163      ;
; -5.015 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.732     ; 5.426      ;
; -4.989 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.829     ; 5.549      ;
; -4.973 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.928      ; 5.164      ;
; -4.914 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.758      ; 5.053      ;
; -4.909 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.712      ; 5.012      ;
; -4.899 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.712      ; 5.022      ;
; -4.783 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.808      ; 5.234      ;
; -4.767 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.904      ; 4.846      ;
; -4.721 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.929      ; 4.917      ;
; -4.701 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.777      ; 4.785      ;
; -4.655 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.609      ; 5.163      ;
; -4.642 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.703     ; 5.770      ;
; -4.636 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.754      ; 4.827      ;
; -4.567 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.784      ; 5.426      ;
; -4.541 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.881      ; 5.549      ;
; -4.473 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.928      ; 5.164      ;
; -4.414 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.758      ; 5.053      ;
; -4.409 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.712      ; 5.012      ;
; -4.399 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.712      ; 5.022      ;
; -4.283 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.808      ; 5.234      ;
; -4.194 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.755      ; 5.770      ;
; -4.155 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.609      ; 5.163      ;
; -4.067 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.784      ; 5.426      ;
; -4.041 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.881      ; 5.549      ;
; -3.694 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.755      ; 5.770      ;
; -1.501 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.847      ; 4.846      ;
; -1.501 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.847      ; 4.846      ;
; -1.501 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.847      ; 4.846      ;
; -1.501 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.847      ; 4.846      ;
; -1.501 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.847      ; 4.846      ;
; -1.501 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.847      ; 4.846      ;
; -1.501 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.847      ; 4.846      ;
; -1.455 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.872      ; 4.917      ;
; -1.455 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.872      ; 4.917      ;
; -1.455 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.872      ; 4.917      ;
; -1.455 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.872      ; 4.917      ;
; -1.455 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.872      ; 4.917      ;
; -1.455 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.872      ; 4.917      ;
; -1.455 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.872      ; 4.917      ;
; -1.435 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.720      ; 4.785      ;
; -1.435 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.720      ; 4.785      ;
; -1.435 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.720      ; 4.785      ;
; -1.435 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.720      ; 4.785      ;
; -1.435 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.720      ; 4.785      ;
; -1.435 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.720      ; 4.785      ;
; -1.435 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.720      ; 4.785      ;
; -1.370 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.697      ; 4.827      ;
; -1.370 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.697      ; 4.827      ;
; -1.370 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.697      ; 4.827      ;
; -1.370 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.697      ; 4.827      ;
; -1.370 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.697      ; 4.827      ;
; -1.370 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.697      ; 4.827      ;
; -1.370 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.697      ; 4.827      ;
; -1.207 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.871      ; 5.164      ;
; -1.207 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.871      ; 5.164      ;
; -1.207 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.871      ; 5.164      ;
; -1.207 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.871      ; 5.164      ;
; -1.207 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.871      ; 5.164      ;
; -1.207 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.871      ; 5.164      ;
; -1.207 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.871      ; 5.164      ;
; -1.148 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.701      ; 5.053      ;
; -1.148 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.701      ; 5.053      ;
; -1.148 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.701      ; 5.053      ;
; -1.148 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.701      ; 5.053      ;
; -1.148 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.701      ; 5.053      ;
; -1.148 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.701      ; 5.053      ;
; -1.148 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.701      ; 5.053      ;
; -1.143 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.655      ; 5.012      ;
; -1.143 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.655      ; 5.012      ;
; -1.143 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.655      ; 5.012      ;
; -1.143 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.655      ; 5.012      ;
; -1.143 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.655      ; 5.012      ;
; -1.143 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.655      ; 5.012      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.527 ; PC[31]    ; PC[31]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.795 ; PC[17]    ; PC[17]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; PC[26]    ; PC[26]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; PC[8]     ; PC[8]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.801 ; PC[19]    ; PC[19]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; PC[21]    ; PC[21]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; PC[10]    ; PC[10]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; PC[12]    ; PC[12]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; PC[14]    ; PC[14]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; PC[15]    ; PC[15]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; PC[16]    ; PC[16]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; PC[30]    ; PC[30]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; PC[2]     ; PC[2]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.079      ;
; 0.828 ; PC[13]    ; PC[13]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.094      ;
; 0.838 ; PC[4]     ; PC[4]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; PC[25]    ; PC[25]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; PC[27]    ; PC[27]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; PC[29]    ; PC[29]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; PC[6]     ; PC[6]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; PC[22]    ; PC[22]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; PC[23]    ; PC[23]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.105      ;
; 0.846 ; PC[20]    ; PC[20]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; PC[7]     ; PC[7]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.113      ;
; 0.984 ; PC[24]    ; PC[24]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.250      ;
; 1.011 ; PC[3]     ; PC[3]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.277      ;
; 1.030 ; PC[5]     ; PC[5]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.296      ;
; 1.101 ; PC[1]     ; pcAux[1]                                                                                                      ; clock        ; clock       ; 0.000        ; 0.002      ; 1.369      ;
; 1.150 ; PC[18]    ; pcAux[18]                                                                                                     ; clock        ; clock       ; 0.000        ; 0.003      ; 1.419      ;
; 1.152 ; PC[28]    ; pcAux[28]                                                                                                     ; clock        ; clock       ; 0.000        ; 0.003      ; 1.421      ;
; 1.157 ; PC[2]     ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 1.216      ; 2.107      ;
; 1.170 ; PC[9]     ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; -0.500       ; 1.216      ; 2.120      ;
; 1.178 ; PC[26]    ; PC[27]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.444      ;
; 1.184 ; PC[19]    ; PC[20]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; PC[21]    ; PC[22]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.451      ;
; 1.189 ; PC[14]    ; PC[15]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; PC[15]    ; PC[16]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; PC[12]    ; PC[13]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.193 ; PC[30]    ; PC[31]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; PC[2]     ; PC[3]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.462      ;
; 1.208 ; PC[5]     ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; -0.500       ; 1.216      ; 2.158      ;
; 1.214 ; PC[13]    ; PC[14]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.480      ;
; 1.221 ; PC[6]     ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; -0.500       ; 1.216      ; 2.171      ;
; 1.224 ; PC[25]    ; PC[26]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; PC[29]    ; PC[30]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; PC[4]     ; PC[5]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; PC[22]    ; PC[23]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; PC[6]     ; PC[7]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; PC[23]    ; PC[24]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.227 ; PC[9]     ; PC[9]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.493      ;
; 1.232 ; PC[20]    ; PC[21]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.498      ;
; 1.233 ; PC[7]     ; PC[8]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.499      ;
; 1.249 ; PC[17]    ; PC[19]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.515      ;
; 1.255 ; PC[19]    ; PC[21]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; PC[21]    ; PC[23]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.522      ;
; 1.260 ; PC[10]    ; PC[12]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; PC[14]    ; PC[16]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; PC[12]    ; PC[14]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.266 ; PC[16]    ; PC[17]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.015      ; 1.547      ;
; 1.267 ; PC[2]     ; PC[4]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.533      ;
; 1.270 ; PC[8]     ; PC[9]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.536      ;
; 1.285 ; PC[13]    ; PC[15]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.551      ;
; 1.295 ; PC[27]    ; PC[29]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; PC[4]     ; PC[6]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; PC[25]    ; PC[27]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; PC[29]    ; PC[31]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; PC[22]    ; PC[24]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.562      ;
; 1.296 ; PC[6]     ; PC[8]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.562      ;
; 1.303 ; PC[20]    ; PC[22]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.569      ;
; 1.320 ; PC[17]    ; PC[20]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.586      ;
; 1.320 ; PC[15]    ; PC[17]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.015      ; 1.601      ;
; 1.320 ; PC[26]    ; PC[29]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.586      ;
; 1.326 ; PC[19]    ; PC[22]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.592      ;
; 1.327 ; PC[21]    ; PC[24]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.593      ;
; 1.331 ; PC[10]    ; PC[13]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; PC[12]    ; PC[15]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.338 ; PC[2]     ; PC[5]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.604      ;
; 1.340 ; PC[11]    ; pcAux[11]                                                                                                     ; clock        ; clock       ; 0.000        ; 0.035      ; 1.641      ;
; 1.341 ; PC[8]     ; PC[10]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.607      ;
; 1.356 ; PC[13]    ; PC[16]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.622      ;
; 1.357 ; PC[5]     ; pcAux[5]                                                                                                      ; clock        ; clock       ; 0.000        ; 0.032      ; 1.655      ;
; 1.365 ; PC[6]     ; pcAux[6]                                                                                                      ; clock        ; clock       ; 0.000        ; 0.032      ; 1.663      ;
; 1.366 ; PC[27]    ; PC[30]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; PC[4]     ; PC[7]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.372 ; PC[18]    ; PC[19]                                                                                                        ; clock        ; clock       ; 0.000        ; -0.002     ; 1.636      ;
; 1.374 ; PC[13]    ; pcAux[13]                                                                                                     ; clock        ; clock       ; 0.000        ; 0.032      ; 1.672      ;
; 1.374 ; PC[20]    ; PC[23]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.640      ;
; 1.375 ; PC[4]     ; pcAux[4]                                                                                                      ; clock        ; clock       ; 0.000        ; 0.032      ; 1.673      ;
; 1.384 ; PC[23]    ; PC[25]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.650      ;
; 1.391 ; PC[17]    ; PC[21]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.657      ;
; 1.391 ; PC[14]    ; PC[17]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.015      ; 1.672      ;
; 1.391 ; PC[26]    ; PC[30]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.657      ;
; 1.392 ; PC[7]     ; PC[9]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.658      ;
; 1.393 ; PC[7]     ; pcAux[7]                                                                                                      ; clock        ; clock       ; 0.000        ; 0.032      ; 1.691      ;
; 1.394 ; PC[9]     ; pcAux[9]                                                                                                      ; clock        ; clock       ; 0.000        ; 0.032      ; 1.692      ;
; 1.394 ; PC[3]     ; PC[4]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.660      ;
; 1.397 ; PC[25]    ; pcAux[25]                                                                                                     ; clock        ; clock       ; 0.000        ; 0.005      ; 1.668      ;
; 1.397 ; PC[19]    ; PC[23]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.663      ;
; 1.399 ; PC[16]    ; pcAux[16]                                                                                                     ; clock        ; clock       ; 0.000        ; 0.032      ; 1.697      ;
; 1.402 ; PC[10]    ; PC[14]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.668      ;
; 1.402 ; PC[12]    ; PC[16]                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.668      ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg15 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|combout          ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|combout          ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datab      ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datab      ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datac      ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datac      ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datac       ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datac       ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datac      ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datac      ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|dataa      ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|dataa      ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datab      ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datab      ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|dataa      ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|dataa      ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|datac      ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|datac      ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|dataa      ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|dataa      ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datac      ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datac      ;
; -1.939 ; -1.939       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datac      ;
; -1.939 ; -1.939       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datac      ;
; -1.522 ; -1.522       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -1.522 ; -1.522       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -1.522 ; -1.522       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|datab            ;
; -1.522 ; -1.522       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|datab            ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|combout          ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|combout          ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datab      ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datab      ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.AND_OP|datac      ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.AND_OP|datac      ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.OR_OP|datac       ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.OR_OP|datac       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                      ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 11.445 ; 11.445 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.623  ; 8.623  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 11.445 ; 11.445 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.844  ; 8.844  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.215  ; 8.215  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.196  ; 8.196  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.712  ; 7.712  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.916  ; 8.916  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.118  ; 8.118  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.138  ; 8.138  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.168  ; 8.168  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.470  ; 9.470  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.552  ; 8.552  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.580  ; 8.580  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.625  ; 8.625  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.583  ; 8.583  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.981  ; 7.981  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.151  ; 8.151  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 11.445 ; 11.445 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.623  ; 8.623  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 11.445 ; 11.445 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.844  ; 8.844  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.215  ; 8.215  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.196  ; 8.196  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.712  ; 7.712  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.916  ; 8.916  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.118  ; 8.118  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.138  ; 8.138  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.168  ; 8.168  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.470  ; 9.470  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.552  ; 8.552  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.580  ; 8.580  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.625  ; 8.625  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.583  ; 8.583  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.981  ; 7.981  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.151  ; 8.151  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 15.659 ; 15.659 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 12.837 ; 12.837 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 15.659 ; 15.659 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 13.058 ; 13.058 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 12.429 ; 12.429 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 12.410 ; 12.410 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 11.926 ; 11.926 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 13.130 ; 13.130 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 11.342 ; 11.342 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 11.617 ; 11.617 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 11.490 ; 11.490 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 11.265 ; 11.265 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 12.530 ; 12.530 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 12.332 ; 12.332 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 12.352 ; 12.352 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 12.382 ; 12.382 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 12.039 ; 12.039 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 11.509 ; 11.509 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 12.092 ; 12.092 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 11.843 ; 11.843 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 12.425 ; 12.425 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 11.963 ; 11.963 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 12.013 ; 12.013 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 12.296 ; 12.296 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 11.772 ; 11.772 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 12.343 ; 12.343 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 13.684 ; 13.684 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 12.766 ; 12.766 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 12.794 ; 12.794 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 12.839 ; 12.839 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 12.797 ; 12.797 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 12.195 ; 12.195 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 12.365 ; 12.365 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 8.870  ; 8.870  ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 8.237  ; 8.237  ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 8.843  ; 8.843  ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 7.891  ; 7.891  ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 7.610  ; 7.610  ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 7.869  ; 7.869  ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 7.377  ; 7.377  ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 7.397  ; 7.397  ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 7.424  ; 7.424  ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 7.666  ; 7.666  ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 7.748  ; 7.748  ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 8.847  ; 8.847  ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 7.403  ; 7.403  ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 8.612  ; 8.612  ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 8.157  ; 8.157  ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 7.885  ; 7.885  ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 8.120  ; 8.120  ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 7.938  ; 7.938  ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 7.900  ; 7.900  ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 7.670  ; 7.670  ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 8.846  ; 8.846  ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 8.100  ; 8.100  ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 8.591  ; 8.591  ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 7.962  ; 7.962  ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 8.205  ; 8.205  ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 8.518  ; 8.518  ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 8.870  ; 8.870  ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 8.380  ; 8.380  ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 8.165  ; 8.165  ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 7.462  ; 7.462  ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 8.173  ; 8.173  ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 8.167  ; 8.167  ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 7.895  ; 7.895  ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                              ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.712  ; 7.712  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.623  ; 8.623  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 11.445 ; 11.445 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.844  ; 8.844  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.215  ; 8.215  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.196  ; 8.196  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.712  ; 7.712  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.916  ; 8.916  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.118  ; 8.118  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.138  ; 8.138  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.168  ; 8.168  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.470  ; 9.470  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.552  ; 8.552  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.580  ; 8.580  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.625  ; 8.625  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.583  ; 8.583  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.981  ; 7.981  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.151  ; 8.151  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.712  ; 7.712  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.623  ; 8.623  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 11.445 ; 11.445 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.844  ; 8.844  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.215  ; 8.215  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.196  ; 8.196  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.712  ; 7.712  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.916  ; 8.916  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.118  ; 8.118  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.138  ; 8.138  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.168  ; 8.168  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.470  ; 9.470  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.552  ; 8.552  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.580  ; 8.580  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.625  ; 8.625  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.583  ; 8.583  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.981  ; 7.981  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.151  ; 8.151  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 11.265 ; 11.265 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 12.837 ; 12.837 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 15.659 ; 15.659 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 13.058 ; 13.058 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 12.429 ; 12.429 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 12.410 ; 12.410 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 11.926 ; 11.926 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 13.130 ; 13.130 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 11.342 ; 11.342 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 11.617 ; 11.617 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 11.490 ; 11.490 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 11.265 ; 11.265 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 12.530 ; 12.530 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 12.332 ; 12.332 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 12.352 ; 12.352 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 12.382 ; 12.382 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 12.039 ; 12.039 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 11.509 ; 11.509 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 12.092 ; 12.092 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 11.843 ; 11.843 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 12.425 ; 12.425 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 11.963 ; 11.963 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 12.013 ; 12.013 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 12.296 ; 12.296 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 11.772 ; 11.772 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 12.343 ; 12.343 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 13.684 ; 13.684 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 12.766 ; 12.766 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 12.794 ; 12.794 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 12.839 ; 12.839 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 12.797 ; 12.797 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 12.195 ; 12.195 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 12.365 ; 12.365 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 7.377  ; 7.377  ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 8.237  ; 8.237  ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 8.843  ; 8.843  ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 7.891  ; 7.891  ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 7.610  ; 7.610  ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 7.869  ; 7.869  ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 7.377  ; 7.377  ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 7.397  ; 7.397  ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 7.424  ; 7.424  ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 7.666  ; 7.666  ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 7.748  ; 7.748  ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 8.847  ; 8.847  ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 7.403  ; 7.403  ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 8.612  ; 8.612  ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 8.157  ; 8.157  ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 7.885  ; 7.885  ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 8.120  ; 8.120  ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 7.938  ; 7.938  ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 7.900  ; 7.900  ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 7.670  ; 7.670  ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 8.846  ; 8.846  ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 8.100  ; 8.100  ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 8.591  ; 8.591  ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 7.962  ; 7.962  ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 8.205  ; 8.205  ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 8.518  ; 8.518  ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 8.870  ; 8.870  ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 8.380  ; 8.380  ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 8.165  ; 8.165  ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 7.462  ; 7.462  ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 8.173  ; 8.173  ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 8.167  ; 8.167  ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 7.895  ; 7.895  ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                         ; -9.527 ; -8738.141     ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -1.119 ; -13.052       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -3.120 ; -38.183       ;
; clock                                                                                                         ; 0.241  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                         ; -2.000 ; -1705.380     ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.542 ; -37.932       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -9.527 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.936      ;
; -9.527 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.936      ;
; -9.527 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.936      ;
; -9.527 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.936      ;
; -9.527 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.936      ;
; -9.527 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.936      ;
; -9.527 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.936      ;
; -9.527 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.936      ;
; -9.475 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.884      ;
; -9.475 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.884      ;
; -9.475 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.884      ;
; -9.475 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.884      ;
; -9.475 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.884      ;
; -9.475 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.884      ;
; -9.475 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.884      ;
; -9.475 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.884      ;
; -9.409 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.818      ;
; -9.409 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.818      ;
; -9.409 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.818      ;
; -9.409 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.818      ;
; -9.409 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.818      ;
; -9.409 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.818      ;
; -9.409 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.818      ;
; -9.409 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.818      ;
; -9.393 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.802      ;
; -9.393 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.802      ;
; -9.393 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.802      ;
; -9.393 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.802      ;
; -9.393 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.802      ;
; -9.393 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.802      ;
; -9.393 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.802      ;
; -9.393 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.802      ;
; -9.333 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.120     ; 9.745      ;
; -9.333 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.120     ; 9.745      ;
; -9.333 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.120     ; 9.745      ;
; -9.333 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.120     ; 9.745      ;
; -9.333 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.120     ; 9.745      ;
; -9.333 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.120     ; 9.745      ;
; -9.333 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.120     ; 9.745      ;
; -9.333 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[28]  ; clock        ; clock       ; 0.500        ; -0.120     ; 9.745      ;
; -9.307 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.401      ;
; -9.307 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.401      ;
; -9.307 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.401      ;
; -9.307 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.401      ;
; -9.307 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.401      ;
; -9.307 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.401      ;
; -9.307 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[31]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.401      ;
; -9.258 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[26]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.667      ;
; -9.258 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[26]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.667      ;
; -9.258 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[26]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.667      ;
; -9.258 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[26]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.667      ;
; -9.258 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[26]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.667      ;
; -9.258 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[26]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.667      ;
; -9.258 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[26]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.667      ;
; -9.258 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[26]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.667      ;
; -9.255 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.349      ;
; -9.255 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.349      ;
; -9.255 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.349      ;
; -9.255 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.349      ;
; -9.255 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.349      ;
; -9.255 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.349      ;
; -9.255 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[29]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.349      ;
; -9.246 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.655      ;
; -9.246 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.655      ;
; -9.246 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.655      ;
; -9.246 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.655      ;
; -9.246 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.655      ;
; -9.246 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.655      ;
; -9.246 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.655      ;
; -9.246 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[24]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.655      ;
; -9.236 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[25]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.645      ;
; -9.236 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[25]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.645      ;
; -9.236 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[25]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.645      ;
; -9.236 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[25]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.645      ;
; -9.236 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[25]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.645      ;
; -9.236 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[25]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.645      ;
; -9.236 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[25]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.645      ;
; -9.236 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[25]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.645      ;
; -9.189 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.283      ;
; -9.189 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.283      ;
; -9.189 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.283      ;
; -9.189 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.283      ;
; -9.189 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.283      ;
; -9.189 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.283      ;
; -9.189 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[30]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.283      ;
; -9.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg0 ; PC[21]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.592      ;
; -9.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg1 ; PC[21]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.592      ;
; -9.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg2 ; PC[21]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.592      ;
; -9.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg3 ; PC[21]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.592      ;
; -9.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg4 ; PC[21]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.592      ;
; -9.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg5 ; PC[21]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.592      ;
; -9.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg6 ; PC[21]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.592      ;
; -9.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7~porta_address_reg7 ; PC[21]  ; clock        ; clock       ; 0.500        ; -0.123     ; 9.592      ;
; -9.173 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.267      ;
; -9.173 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.267      ;
; -9.173 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.267      ;
; -9.173 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.267      ;
; -9.173 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.267      ;
; -9.173 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.267      ;
; -9.173 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC[27]  ; clock        ; clock       ; 0.500        ; -0.438     ; 9.267      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.547      ; 3.675      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 3.751      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.547      ; 3.675      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.547      ; 3.675      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.547      ; 3.675      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.547      ; 3.675      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.547      ; 3.675      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.547      ; 3.675      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 3.751      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 3.751      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 3.751      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 3.751      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 3.751      ;
; -1.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.573      ; 3.751      ;
; -1.101 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.597      ; 3.730      ;
; -1.101 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.597      ; 3.730      ;
; -1.101 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.597      ; 3.730      ;
; -1.101 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.597      ; 3.730      ;
; -1.101 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.597      ; 3.730      ;
; -1.101 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.597      ; 3.730      ;
; -1.101 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.597      ; 3.730      ;
; -1.098 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.726      ;
; -1.098 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.726      ;
; -1.098 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.726      ;
; -1.098 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.726      ;
; -1.098 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.726      ;
; -1.098 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.726      ;
; -1.098 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.726      ;
; -1.088 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.607      ; 3.728      ;
; -1.088 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.607      ; 3.728      ;
; -1.088 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.607      ; 3.728      ;
; -1.088 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.607      ; 3.728      ;
; -1.088 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.607      ; 3.728      ;
; -1.088 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.607      ; 3.728      ;
; -1.088 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.607      ; 3.728      ;
; -1.079 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.528      ; 3.700      ;
; -1.079 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.528      ; 3.700      ;
; -1.079 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.528      ; 3.700      ;
; -1.079 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.528      ; 3.700      ;
; -1.079 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.528      ; 3.700      ;
; -1.079 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.528      ; 3.700      ;
; -1.079 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.528      ; 3.700      ;
; -1.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.518      ; 3.690      ;
; -1.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.518      ; 3.690      ;
; -1.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.518      ; 3.690      ;
; -1.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.518      ; 3.690      ;
; -1.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.518      ; 3.690      ;
; -1.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.518      ; 3.690      ;
; -1.063 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.518      ; 3.690      ;
; -0.995 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.600      ;
; -0.995 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.600      ;
; -0.995 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.600      ;
; -0.995 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.600      ;
; -0.995 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.600      ;
; -0.995 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.600      ;
; -0.995 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.517      ; 3.600      ;
; -0.947 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.525      ; 3.573      ;
; -0.947 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.525      ; 3.573      ;
; -0.947 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.525      ; 3.573      ;
; -0.947 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.525      ; 3.573      ;
; -0.947 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.525      ; 3.573      ;
; -0.947 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.525      ; 3.573      ;
; -0.947 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.525      ; 3.573      ;
; -0.923 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.595      ; 3.547      ;
; -0.923 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.595      ; 3.547      ;
; -0.923 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.595      ; 3.547      ;
; -0.923 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.595      ; 3.547      ;
; -0.923 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.595      ; 3.547      ;
; -0.923 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.595      ; 3.547      ;
; -0.923 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.595      ; 3.547      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.455      ; 3.463      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.455      ; 3.463      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.455      ; 3.463      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.455      ; 3.463      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.455      ; 3.463      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.455      ; 3.463      ;
; -0.851 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.455      ; 3.463      ;
; -0.836 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.499      ; 3.423      ;
; -0.836 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.499      ; 3.423      ;
; -0.836 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.499      ; 3.423      ;
; -0.836 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.499      ; 3.423      ;
; -0.836 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.499      ; 3.423      ;
; -0.836 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.499      ; 3.423      ;
; -0.836 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.499      ; 3.423      ;
; -0.833 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.498      ; 3.419      ;
; -0.833 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.498      ; 3.419      ;
; -0.833 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.498      ; 3.419      ;
; -0.833 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.498      ; 3.419      ;
; -0.833 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.498      ; 3.419      ;
; -0.833 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.498      ; 3.419      ;
; -0.833 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.498      ; 3.419      ;
; -0.563 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.603      ; 3.675      ;
; -0.563 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.629      ; 3.751      ;
; -0.563 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.603      ; 3.675      ;
; -0.563 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.603      ; 3.675      ;
; -0.563 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.603      ; 3.675      ;
; -0.563 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.603      ; 3.675      ;
; -0.563 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.603      ; 3.675      ;
; -0.563 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.603      ; 3.675      ;
; -0.563 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; clock        ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.629      ; 3.751      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                          ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.120 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.796      ; 2.798      ;
; -3.119 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.806      ; 2.809      ;
; -3.091 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.724      ; 2.755      ;
; -3.051 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.716      ; 2.787      ;
; -2.995 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.794      ; 2.921      ;
; -2.969 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.716      ; 2.869      ;
; -2.950 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.697      ; 2.869      ;
; -2.942 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.698      ; 2.878      ;
; -2.905 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.746      ; 2.963      ;
; -2.840 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.654      ; 2.936      ;
; -2.789 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.772      ; 3.105      ;
; -2.769 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.727      ; 3.080      ;
; -2.712 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.388      ; 2.798      ;
; -2.711 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.398      ; 2.809      ;
; -2.683 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.316      ; 2.755      ;
; -2.643 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.308      ; 2.787      ;
; -2.643 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.717      ; 3.196      ;
; -2.620 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.796      ; 2.798      ;
; -2.619 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.806      ; 2.809      ;
; -2.591 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.724      ; 2.755      ;
; -2.587 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.386      ; 2.921      ;
; -2.561 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.308      ; 2.869      ;
; -2.551 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.716      ; 2.787      ;
; -2.542 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.289      ; 2.869      ;
; -2.534 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.290      ; 2.878      ;
; -2.497 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.338      ; 2.963      ;
; -2.495 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.794      ; 2.921      ;
; -2.469 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.716      ; 2.869      ;
; -2.450 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.697      ; 2.869      ;
; -2.442 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.698      ; 2.878      ;
; -2.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.246      ; 2.936      ;
; -2.405 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.746      ; 2.963      ;
; -2.381 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.364      ; 3.105      ;
; -2.361 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.319      ; 3.080      ;
; -2.340 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.654      ; 2.936      ;
; -2.289 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.772      ; 3.105      ;
; -2.269 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.727      ; 3.080      ;
; -2.235 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.309      ; 3.196      ;
; -2.212 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.388      ; 2.798      ;
; -2.211 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.398      ; 2.809      ;
; -2.183 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.316      ; 2.755      ;
; -2.143 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.308      ; 2.787      ;
; -2.143 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.717      ; 3.196      ;
; -2.087 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.386      ; 2.921      ;
; -2.061 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.308      ; 2.869      ;
; -2.042 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.289      ; 2.869      ;
; -2.034 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.290      ; 2.878      ;
; -1.997 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.338      ; 2.963      ;
; -1.932 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.246      ; 2.936      ;
; -1.881 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.364      ; 3.105      ;
; -1.861 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.319      ; 3.080      ;
; -1.735 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.309      ; 3.196      ;
; -0.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.231      ; 2.798      ;
; -0.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.231      ; 2.798      ;
; -0.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.231      ; 2.798      ;
; -0.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.231      ; 2.798      ;
; -0.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.231      ; 2.798      ;
; -0.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.231      ; 2.798      ;
; -0.433 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.231      ; 2.798      ;
; -0.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.241      ; 2.809      ;
; -0.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.241      ; 2.809      ;
; -0.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.241      ; 2.809      ;
; -0.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.241      ; 2.809      ;
; -0.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.241      ; 2.809      ;
; -0.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.241      ; 2.809      ;
; -0.432 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.241      ; 2.809      ;
; -0.404 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.159      ; 2.755      ;
; -0.404 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.159      ; 2.755      ;
; -0.404 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.159      ; 2.755      ;
; -0.404 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.159      ; 2.755      ;
; -0.404 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.159      ; 2.755      ;
; -0.404 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.159      ; 2.755      ;
; -0.404 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.159      ; 2.755      ;
; -0.364 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.151      ; 2.787      ;
; -0.364 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.151      ; 2.787      ;
; -0.364 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.151      ; 2.787      ;
; -0.364 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.151      ; 2.787      ;
; -0.364 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.151      ; 2.787      ;
; -0.364 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.151      ; 2.787      ;
; -0.364 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.151      ; 2.787      ;
; -0.341 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.639      ; 2.798      ;
; -0.341 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.639      ; 2.798      ;
; -0.341 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.639      ; 2.798      ;
; -0.341 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.639      ; 2.798      ;
; -0.341 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.639      ; 2.798      ;
; -0.341 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.639      ; 2.798      ;
; -0.341 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.639      ; 2.798      ;
; -0.340 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.649      ; 2.809      ;
; -0.340 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.649      ; 2.809      ;
; -0.340 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.649      ; 2.809      ;
; -0.340 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.649      ; 2.809      ;
; -0.340 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.649      ; 2.809      ;
; -0.340 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.649      ; 2.809      ;
; -0.340 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg7 ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.649      ; 2.809      ;
; -0.312 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg1 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.567      ; 2.755      ;
; -0.312 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg2 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.567      ; 2.755      ;
; -0.312 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg3 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.567      ; 2.755      ;
; -0.312 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg4 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.567      ; 2.755      ;
; -0.312 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg5 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.567      ; 2.755      ;
; -0.312 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg6 ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.567      ; 2.755      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                            ;
+-------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; 0.241 ; PC[31]    ; PC[31]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.355 ; PC[17]    ; PC[17]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; PC[26]    ; PC[26]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; PC[8]     ; PC[8]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; PC[19]    ; PC[19]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; PC[21]    ; PC[21]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; PC[10]    ; PC[10]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; PC[12]    ; PC[12]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; PC[14]    ; PC[14]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; PC[15]    ; PC[15]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; PC[16]    ; PC[16]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; PC[30]    ; PC[30]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; PC[2]     ; PC[2]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.367 ; PC[13]    ; PC[13]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; PC[4]     ; PC[4]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; PC[25]    ; PC[25]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; PC[27]    ; PC[27]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; PC[6]     ; PC[6]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; PC[22]    ; PC[22]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; PC[23]    ; PC[23]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; PC[29]    ; PC[29]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; PC[20]    ; PC[20]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; PC[7]     ; PC[7]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.527      ;
; 0.443 ; PC[24]    ; PC[24]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.595      ;
; 0.455 ; PC[3]     ; PC[3]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.607      ;
; 0.458 ; PC[5]     ; PC[5]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.610      ;
; 0.494 ; PC[26]    ; PC[27]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.646      ;
; 0.496 ; PC[21]    ; PC[22]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; PC[19]    ; PC[20]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; PC[12]    ; PC[13]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; PC[30]    ; PC[31]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; PC[14]    ; PC[15]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; PC[15]    ; PC[16]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; PC[2]     ; PC[3]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.652      ;
; 0.507 ; PC[13]    ; PC[14]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.659      ;
; 0.511 ; PC[25]    ; PC[26]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; PC[4]     ; PC[5]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; PC[29]    ; PC[30]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; PC[22]    ; PC[23]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; PC[6]     ; PC[7]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; PC[23]    ; PC[24]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; PC[20]    ; PC[21]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; PC[7]     ; PC[8]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.667      ;
; 0.522 ; PC[1]     ; pcAux[1]  ; clock        ; clock       ; 0.000        ; 0.003      ; 0.677      ;
; 0.528 ; PC[17]    ; PC[19]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.680      ;
; 0.531 ; PC[21]    ; PC[23]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; PC[19]    ; PC[21]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; PC[16]    ; PC[17]    ; clock        ; clock       ; 0.000        ; 0.013      ; 0.698      ;
; 0.533 ; PC[10]    ; PC[12]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; PC[12]    ; PC[14]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; PC[14]    ; PC[16]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; PC[2]     ; PC[4]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.687      ;
; 0.542 ; PC[13]    ; PC[15]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.694      ;
; 0.546 ; PC[4]     ; PC[6]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; PC[27]    ; PC[29]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; PC[25]    ; PC[27]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; PC[29]    ; PC[31]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; PC[22]    ; PC[24]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; PC[6]     ; PC[8]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; PC[18]    ; pcAux[18] ; clock        ; clock       ; 0.000        ; 0.003      ; 0.703      ;
; 0.548 ; PC[28]    ; pcAux[28] ; clock        ; clock       ; 0.000        ; 0.003      ; 0.703      ;
; 0.549 ; PC[9]     ; PC[9]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; PC[20]    ; PC[22]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; PC[8]     ; PC[9]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.701      ;
; 0.563 ; PC[17]    ; PC[20]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.715      ;
; 0.564 ; PC[26]    ; PC[29]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.716      ;
; 0.566 ; PC[21]    ; PC[24]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; PC[19]    ; PC[22]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.568 ; PC[10]    ; PC[13]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; PC[12]    ; PC[15]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.570 ; PC[2]     ; PC[5]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.722      ;
; 0.573 ; PC[15]    ; PC[17]    ; clock        ; clock       ; 0.000        ; 0.013      ; 0.738      ;
; 0.577 ; PC[13]    ; PC[16]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.729      ;
; 0.581 ; PC[27]    ; PC[30]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; PC[4]     ; PC[7]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.582 ; PC[18]    ; PC[19]    ; clock        ; clock       ; 0.000        ; -0.003     ; 0.731      ;
; 0.584 ; PC[8]     ; PC[10]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; PC[20]    ; PC[23]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.736      ;
; 0.593 ; PC[3]     ; PC[4]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.745      ;
; 0.598 ; PC[17]    ; PC[21]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.750      ;
; 0.598 ; PC[5]     ; PC[6]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.750      ;
; 0.599 ; PC[26]    ; PC[30]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.751      ;
; 0.601 ; PC[28]    ; PC[29]    ; clock        ; clock       ; 0.000        ; -0.003     ; 0.750      ;
; 0.601 ; PC[19]    ; PC[23]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.603 ; PC[16]    ; PC[19]    ; clock        ; clock       ; 0.000        ; 0.013      ; 0.768      ;
; 0.603 ; PC[10]    ; PC[14]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; PC[12]    ; PC[16]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.605 ; PC[2]     ; PC[6]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.757      ;
; 0.606 ; PC[23]    ; PC[25]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.758      ;
; 0.608 ; PC[14]    ; PC[17]    ; clock        ; clock       ; 0.000        ; 0.013      ; 0.773      ;
; 0.609 ; PC[7]     ; PC[9]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.761      ;
; 0.616 ; PC[27]    ; PC[31]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; PC[4]     ; PC[8]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; PC[25]    ; PC[29]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.768      ;
; 0.617 ; PC[18]    ; PC[20]    ; clock        ; clock       ; 0.000        ; -0.003     ; 0.766      ;
; 0.619 ; PC[20]    ; PC[24]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.771      ;
; 0.620 ; PC[11]    ; pcAux[11] ; clock        ; clock       ; 0.000        ; 0.034      ; 0.806      ;
; 0.625 ; PC[5]     ; pcAux[5]  ; clock        ; clock       ; 0.000        ; 0.031      ; 0.808      ;
; 0.628 ; PC[3]     ; PC[5]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.780      ;
; 0.633 ; PC[17]    ; PC[22]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.785      ;
+-------+-----------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; MEM_DATA:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ram_block1a1~porta_datain_reg15 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|combout          ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|combout          ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datab      ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.ADD_OP|datab      ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datac      ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.AND_OP|datac      ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datac       ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.OR_OP|datac       ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datac      ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SEQ_OP|datac      ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|dataa      ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SGE_OP|dataa      ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datab      ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLL_OP|datab      ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLTU_OP|datad     ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|dataa      ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SLT_OP|dataa      ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SNE_OP|datac      ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|datac      ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRA_OP|datac      ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|dataa      ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SRL_OP|dataa      ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datac      ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.SUB_OP|datac      ;
; -0.542 ; -0.542       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datac      ;
; -0.542 ; -0.542       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|opcode.XOR_OP|datac      ;
; -0.402 ; -0.402       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -0.402 ; -0.402       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~1|combout          ;
; -0.402 ; -0.402       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|datab            ;
; -0.402 ; -0.402       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula_cnt|Mux15~2|datab            ;
; -0.091 ; -0.091       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|datad            ;
; -0.091 ; -0.091       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|datad            ;
; -0.091 ; -0.091       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux21~0|combout          ;
; -0.091 ; -0.091       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux21~0|combout          ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.ADD_OP  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.AND_OP  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.OR_OP   ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SEQ_OP  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SGE_OP  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLL_OP  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLTU_OP ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SLT_OP  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SNE_OP  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRA_OP  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SRL_OP  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.SUB_OP  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; CNTRL_ULA:ula_cnt|opcode.XOR_OP  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|inclk[0]  ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2clkctrl|outclk    ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|combout          ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|Mux15~2|combout          ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datab      ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula_cnt|opcode.ADD_OP|datab      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 6.321 ; 6.321 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.918 ; 4.918 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 6.321 ; 6.321 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.954 ; 4.954 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.629 ; 4.629 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.616 ; 4.616 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.415 ; 4.415 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.923 ; 4.923 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.579 ; 4.579 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.607 ; 4.607 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.658 ; 4.658 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335 ; 5.335 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.790 ; 4.790 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.779 ; 4.779 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.845 ; 4.845 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.771 ; 4.771 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.475 ; 4.475 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.592 ; 4.592 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 6.321 ; 6.321 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.918 ; 4.918 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 6.321 ; 6.321 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.954 ; 4.954 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.629 ; 4.629 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.616 ; 4.616 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.415 ; 4.415 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.923 ; 4.923 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.579 ; 4.579 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.607 ; 4.607 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.658 ; 4.658 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335 ; 5.335 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.790 ; 4.790 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.779 ; 4.779 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.845 ; 4.845 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.771 ; 4.771 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.475 ; 4.475 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.592 ; 4.592 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 8.600 ; 8.600 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 7.197 ; 7.197 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 8.600 ; 8.600 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 7.233 ; 7.233 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 6.908 ; 6.908 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 6.895 ; 6.895 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 6.694 ; 6.694 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 7.202 ; 7.202 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 6.526 ; 6.526 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 6.727 ; 6.727 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 6.633 ; 6.633 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 6.602 ; 6.602 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 7.173 ; 7.173 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 6.858 ; 6.858 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 6.886 ; 6.886 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 6.937 ; 6.937 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 6.901 ; 6.901 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 6.720 ; 6.720 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 6.911 ; 6.911 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 6.809 ; 6.809 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 7.016 ; 7.016 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 6.866 ; 6.866 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 6.865 ; 6.865 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 7.016 ; 7.016 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 6.761 ; 6.761 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 7.049 ; 7.049 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 7.614 ; 7.614 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 7.069 ; 7.069 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 7.058 ; 7.058 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 7.124 ; 7.124 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 7.050 ; 7.050 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 6.754 ; 6.754 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 6.871 ; 6.871 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 4.935 ; 4.935 ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 4.611 ; 4.611 ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 4.802 ; 4.802 ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 4.363 ; 4.363 ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 4.216 ; 4.216 ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 4.356 ; 4.356 ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 4.114 ; 4.114 ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 4.136 ; 4.136 ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 4.134 ; 4.134 ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 4.246 ; 4.246 ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 4.302 ; 4.302 ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 4.799 ; 4.799 ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 4.137 ; 4.137 ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 4.733 ; 4.733 ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 4.486 ; 4.486 ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 4.362 ; 4.362 ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 4.472 ; 4.472 ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 4.398 ; 4.398 ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 4.380 ; 4.380 ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 4.262 ; 4.262 ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 4.935 ; 4.935 ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 4.448 ; 4.448 ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 4.687 ; 4.687 ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 4.414 ; 4.414 ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 4.535 ; 4.535 ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 4.689 ; 4.689 ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 4.852 ; 4.852 ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 4.584 ; 4.584 ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 4.497 ; 4.497 ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 4.187 ; 4.187 ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 4.506 ; 4.506 ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 4.495 ; 4.495 ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 4.372 ; 4.372 ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                            ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.415 ; 4.415 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.918 ; 4.918 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 6.321 ; 6.321 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.954 ; 4.954 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.629 ; 4.629 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.616 ; 4.616 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.415 ; 4.415 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.923 ; 4.923 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.579 ; 4.579 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.607 ; 4.607 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.658 ; 4.658 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335 ; 5.335 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.790 ; 4.790 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.779 ; 4.779 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.845 ; 4.845 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.771 ; 4.771 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.475 ; 4.475 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.592 ; 4.592 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.415 ; 4.415 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.918 ; 4.918 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 6.321 ; 6.321 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.954 ; 4.954 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.629 ; 4.629 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.616 ; 4.616 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.415 ; 4.415 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.923 ; 4.923 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.579 ; 4.579 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.607 ; 4.607 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.658 ; 4.658 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335 ; 5.335 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.790 ; 4.790 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.779 ; 4.779 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.845 ; 4.845 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.771 ; 4.771 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.475 ; 4.475 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.592 ; 4.592 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 6.526 ; 6.526 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 7.197 ; 7.197 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 8.600 ; 8.600 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 7.233 ; 7.233 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 6.908 ; 6.908 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 6.895 ; 6.895 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 6.694 ; 6.694 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 7.202 ; 7.202 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 6.526 ; 6.526 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 6.727 ; 6.727 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 6.633 ; 6.633 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 6.602 ; 6.602 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 7.173 ; 7.173 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 6.858 ; 6.858 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 6.886 ; 6.886 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 6.937 ; 6.937 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 6.901 ; 6.901 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 6.720 ; 6.720 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 6.911 ; 6.911 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 6.809 ; 6.809 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 7.016 ; 7.016 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 6.866 ; 6.866 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 6.865 ; 6.865 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 7.016 ; 7.016 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 6.761 ; 6.761 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 7.049 ; 7.049 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 7.614 ; 7.614 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 7.069 ; 7.069 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 7.058 ; 7.058 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 7.124 ; 7.124 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 7.050 ; 7.050 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 6.754 ; 6.754 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 6.871 ; 6.871 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 4.114 ; 4.114 ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 4.611 ; 4.611 ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 4.802 ; 4.802 ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 4.363 ; 4.363 ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 4.216 ; 4.216 ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 4.356 ; 4.356 ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 4.114 ; 4.114 ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 4.136 ; 4.136 ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 4.134 ; 4.134 ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 4.246 ; 4.246 ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 4.302 ; 4.302 ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 4.799 ; 4.799 ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 4.137 ; 4.137 ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 4.733 ; 4.733 ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 4.486 ; 4.486 ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 4.362 ; 4.362 ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 4.472 ; 4.472 ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 4.398 ; 4.398 ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 4.380 ; 4.380 ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 4.262 ; 4.262 ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 4.935 ; 4.935 ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 4.448 ; 4.448 ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 4.687 ; 4.687 ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 4.414 ; 4.414 ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 4.535 ; 4.535 ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 4.689 ; 4.689 ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 4.852 ; 4.852 ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 4.584 ; 4.584 ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 4.497 ; 4.497 ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 4.187 ; 4.187 ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 4.506 ; 4.506 ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 4.495 ; 4.495 ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 4.372 ; 4.372 ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                                                                          ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                               ; -19.941    ; -6.215  ; N/A      ; N/A     ; -2.000              ;
;  MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -3.221     ; -6.215  ; N/A      ; N/A     ; -1.939              ;
;  clock                                                                                                         ; -19.941    ; 0.241   ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                                                                                                ; -18634.501 ; -75.584 ; 0.0      ; 0.0     ; -1881.962           ;
;  MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; -38.033    ; -75.584 ; N/A      ; N/A     ; -176.582            ;
;  clock                                                                                                         ; -18596.468 ; 0.000   ; N/A      ; N/A     ; -1705.380           ;
+----------------------------------------------------------------------------------------------------------------+------------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                      ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 11.445 ; 11.445 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.623  ; 8.623  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 11.445 ; 11.445 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.844  ; 8.844  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.215  ; 8.215  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.196  ; 8.196  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.712  ; 7.712  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.916  ; 8.916  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.118  ; 8.118  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.138  ; 8.138  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.168  ; 8.168  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.470  ; 9.470  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.552  ; 8.552  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.580  ; 8.580  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.625  ; 8.625  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.583  ; 8.583  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.981  ; 7.981  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.151  ; 8.151  ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 11.445 ; 11.445 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.623  ; 8.623  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 11.445 ; 11.445 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.844  ; 8.844  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.215  ; 8.215  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.196  ; 8.196  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.712  ; 7.712  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.916  ; 8.916  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.118  ; 8.118  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.138  ; 8.138  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.168  ; 8.168  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 9.470  ; 9.470  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.552  ; 8.552  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.580  ; 8.580  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.625  ; 8.625  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.583  ; 8.583  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 7.981  ; 7.981  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 8.151  ; 8.151  ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 15.659 ; 15.659 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 12.837 ; 12.837 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 15.659 ; 15.659 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 13.058 ; 13.058 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 12.429 ; 12.429 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 12.410 ; 12.410 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 11.926 ; 11.926 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 13.130 ; 13.130 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 11.342 ; 11.342 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 11.617 ; 11.617 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 11.490 ; 11.490 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 11.265 ; 11.265 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 12.530 ; 12.530 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 12.332 ; 12.332 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 12.352 ; 12.352 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 12.382 ; 12.382 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 12.039 ; 12.039 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 11.509 ; 11.509 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 12.092 ; 12.092 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 11.843 ; 11.843 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 12.425 ; 12.425 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 11.963 ; 11.963 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 12.013 ; 12.013 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 12.296 ; 12.296 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 11.772 ; 11.772 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 12.343 ; 12.343 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 13.684 ; 13.684 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 12.766 ; 12.766 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 12.794 ; 12.794 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 12.839 ; 12.839 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 12.797 ; 12.797 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 12.195 ; 12.195 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 12.365 ; 12.365 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 8.870  ; 8.870  ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 8.237  ; 8.237  ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 8.843  ; 8.843  ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 7.891  ; 7.891  ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 7.610  ; 7.610  ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 7.869  ; 7.869  ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 7.377  ; 7.377  ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 7.397  ; 7.397  ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 7.424  ; 7.424  ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 7.666  ; 7.666  ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 7.748  ; 7.748  ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 8.847  ; 8.847  ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 7.403  ; 7.403  ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 8.612  ; 8.612  ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 8.157  ; 8.157  ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 7.885  ; 7.885  ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 8.120  ; 8.120  ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 7.938  ; 7.938  ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 7.900  ; 7.900  ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 7.670  ; 7.670  ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 8.846  ; 8.846  ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 8.100  ; 8.100  ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 8.591  ; 8.591  ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 7.962  ; 7.962  ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 8.205  ; 8.205  ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 8.518  ; 8.518  ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 8.870  ; 8.870  ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 8.380  ; 8.380  ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 8.165  ; 8.165  ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 7.462  ; 7.462  ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 8.173  ; 8.173  ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 8.167  ; 8.167  ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 7.895  ; 7.895  ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                            ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.415 ; 4.415 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.918 ; 4.918 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 6.321 ; 6.321 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.954 ; 4.954 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.629 ; 4.629 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.616 ; 4.616 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.415 ; 4.415 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.923 ; 4.923 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.579 ; 4.579 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.607 ; 4.607 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.658 ; 4.658 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335 ; 5.335 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.790 ; 4.790 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.779 ; 4.779 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.845 ; 4.845 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.771 ; 4.771 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.475 ; 4.475 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.592 ; 4.592 ; Rise       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.415 ; 4.415 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[0]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.918 ; 4.918 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[1]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 6.321 ; 6.321 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[2]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.954 ; 4.954 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[3]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.629 ; 4.629 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[4]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.616 ; 4.616 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[5]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.415 ; 4.415 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[6]  ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.923 ; 4.923 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[12] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.579 ; 4.579 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[13] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.607 ; 4.607 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[14] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.658 ; 4.658 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[25] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335 ; 5.335 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[26] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.790 ; 4.790 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[27] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.779 ; 4.779 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[28] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.845 ; 4.845 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[29] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.771 ; 4.771 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[30] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.475 ; 4.475 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  instr2[31] ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 4.592 ; 4.592 ; Fall       ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; instr2[*]   ; clock                                                                                                         ; 6.526 ; 6.526 ; Rise       ; clock                                                                                                         ;
;  instr2[0]  ; clock                                                                                                         ; 7.197 ; 7.197 ; Rise       ; clock                                                                                                         ;
;  instr2[1]  ; clock                                                                                                         ; 8.600 ; 8.600 ; Rise       ; clock                                                                                                         ;
;  instr2[2]  ; clock                                                                                                         ; 7.233 ; 7.233 ; Rise       ; clock                                                                                                         ;
;  instr2[3]  ; clock                                                                                                         ; 6.908 ; 6.908 ; Rise       ; clock                                                                                                         ;
;  instr2[4]  ; clock                                                                                                         ; 6.895 ; 6.895 ; Rise       ; clock                                                                                                         ;
;  instr2[5]  ; clock                                                                                                         ; 6.694 ; 6.694 ; Rise       ; clock                                                                                                         ;
;  instr2[6]  ; clock                                                                                                         ; 7.202 ; 7.202 ; Rise       ; clock                                                                                                         ;
;  instr2[7]  ; clock                                                                                                         ; 6.526 ; 6.526 ; Rise       ; clock                                                                                                         ;
;  instr2[8]  ; clock                                                                                                         ; 6.727 ; 6.727 ; Rise       ; clock                                                                                                         ;
;  instr2[9]  ; clock                                                                                                         ; 6.633 ; 6.633 ; Rise       ; clock                                                                                                         ;
;  instr2[10] ; clock                                                                                                         ; 6.602 ; 6.602 ; Rise       ; clock                                                                                                         ;
;  instr2[11] ; clock                                                                                                         ; 7.173 ; 7.173 ; Rise       ; clock                                                                                                         ;
;  instr2[12] ; clock                                                                                                         ; 6.858 ; 6.858 ; Rise       ; clock                                                                                                         ;
;  instr2[13] ; clock                                                                                                         ; 6.886 ; 6.886 ; Rise       ; clock                                                                                                         ;
;  instr2[14] ; clock                                                                                                         ; 6.937 ; 6.937 ; Rise       ; clock                                                                                                         ;
;  instr2[15] ; clock                                                                                                         ; 6.901 ; 6.901 ; Rise       ; clock                                                                                                         ;
;  instr2[16] ; clock                                                                                                         ; 6.720 ; 6.720 ; Rise       ; clock                                                                                                         ;
;  instr2[17] ; clock                                                                                                         ; 6.911 ; 6.911 ; Rise       ; clock                                                                                                         ;
;  instr2[18] ; clock                                                                                                         ; 6.809 ; 6.809 ; Rise       ; clock                                                                                                         ;
;  instr2[19] ; clock                                                                                                         ; 7.016 ; 7.016 ; Rise       ; clock                                                                                                         ;
;  instr2[20] ; clock                                                                                                         ; 6.866 ; 6.866 ; Rise       ; clock                                                                                                         ;
;  instr2[21] ; clock                                                                                                         ; 6.865 ; 6.865 ; Rise       ; clock                                                                                                         ;
;  instr2[22] ; clock                                                                                                         ; 7.016 ; 7.016 ; Rise       ; clock                                                                                                         ;
;  instr2[23] ; clock                                                                                                         ; 6.761 ; 6.761 ; Rise       ; clock                                                                                                         ;
;  instr2[24] ; clock                                                                                                         ; 7.049 ; 7.049 ; Rise       ; clock                                                                                                         ;
;  instr2[25] ; clock                                                                                                         ; 7.614 ; 7.614 ; Rise       ; clock                                                                                                         ;
;  instr2[26] ; clock                                                                                                         ; 7.069 ; 7.069 ; Rise       ; clock                                                                                                         ;
;  instr2[27] ; clock                                                                                                         ; 7.058 ; 7.058 ; Rise       ; clock                                                                                                         ;
;  instr2[28] ; clock                                                                                                         ; 7.124 ; 7.124 ; Rise       ; clock                                                                                                         ;
;  instr2[29] ; clock                                                                                                         ; 7.050 ; 7.050 ; Rise       ; clock                                                                                                         ;
;  instr2[30] ; clock                                                                                                         ; 6.754 ; 6.754 ; Rise       ; clock                                                                                                         ;
;  instr2[31] ; clock                                                                                                         ; 6.871 ; 6.871 ; Rise       ; clock                                                                                                         ;
; pc2[*]      ; clock                                                                                                         ; 4.114 ; 4.114 ; Fall       ; clock                                                                                                         ;
;  pc2[0]     ; clock                                                                                                         ; 4.611 ; 4.611 ; Fall       ; clock                                                                                                         ;
;  pc2[1]     ; clock                                                                                                         ; 4.802 ; 4.802 ; Fall       ; clock                                                                                                         ;
;  pc2[2]     ; clock                                                                                                         ; 4.363 ; 4.363 ; Fall       ; clock                                                                                                         ;
;  pc2[3]     ; clock                                                                                                         ; 4.216 ; 4.216 ; Fall       ; clock                                                                                                         ;
;  pc2[4]     ; clock                                                                                                         ; 4.356 ; 4.356 ; Fall       ; clock                                                                                                         ;
;  pc2[5]     ; clock                                                                                                         ; 4.114 ; 4.114 ; Fall       ; clock                                                                                                         ;
;  pc2[6]     ; clock                                                                                                         ; 4.136 ; 4.136 ; Fall       ; clock                                                                                                         ;
;  pc2[7]     ; clock                                                                                                         ; 4.134 ; 4.134 ; Fall       ; clock                                                                                                         ;
;  pc2[8]     ; clock                                                                                                         ; 4.246 ; 4.246 ; Fall       ; clock                                                                                                         ;
;  pc2[9]     ; clock                                                                                                         ; 4.302 ; 4.302 ; Fall       ; clock                                                                                                         ;
;  pc2[10]    ; clock                                                                                                         ; 4.799 ; 4.799 ; Fall       ; clock                                                                                                         ;
;  pc2[11]    ; clock                                                                                                         ; 4.137 ; 4.137 ; Fall       ; clock                                                                                                         ;
;  pc2[12]    ; clock                                                                                                         ; 4.733 ; 4.733 ; Fall       ; clock                                                                                                         ;
;  pc2[13]    ; clock                                                                                                         ; 4.486 ; 4.486 ; Fall       ; clock                                                                                                         ;
;  pc2[14]    ; clock                                                                                                         ; 4.362 ; 4.362 ; Fall       ; clock                                                                                                         ;
;  pc2[15]    ; clock                                                                                                         ; 4.472 ; 4.472 ; Fall       ; clock                                                                                                         ;
;  pc2[16]    ; clock                                                                                                         ; 4.398 ; 4.398 ; Fall       ; clock                                                                                                         ;
;  pc2[17]    ; clock                                                                                                         ; 4.380 ; 4.380 ; Fall       ; clock                                                                                                         ;
;  pc2[18]    ; clock                                                                                                         ; 4.262 ; 4.262 ; Fall       ; clock                                                                                                         ;
;  pc2[19]    ; clock                                                                                                         ; 4.935 ; 4.935 ; Fall       ; clock                                                                                                         ;
;  pc2[20]    ; clock                                                                                                         ; 4.448 ; 4.448 ; Fall       ; clock                                                                                                         ;
;  pc2[21]    ; clock                                                                                                         ; 4.687 ; 4.687 ; Fall       ; clock                                                                                                         ;
;  pc2[22]    ; clock                                                                                                         ; 4.414 ; 4.414 ; Fall       ; clock                                                                                                         ;
;  pc2[23]    ; clock                                                                                                         ; 4.535 ; 4.535 ; Fall       ; clock                                                                                                         ;
;  pc2[24]    ; clock                                                                                                         ; 4.689 ; 4.689 ; Fall       ; clock                                                                                                         ;
;  pc2[25]    ; clock                                                                                                         ; 4.852 ; 4.852 ; Fall       ; clock                                                                                                         ;
;  pc2[26]    ; clock                                                                                                         ; 4.584 ; 4.584 ; Fall       ; clock                                                                                                         ;
;  pc2[27]    ; clock                                                                                                         ; 4.497 ; 4.497 ; Fall       ; clock                                                                                                         ;
;  pc2[28]    ; clock                                                                                                         ; 4.187 ; 4.187 ; Fall       ; clock                                                                                                         ;
;  pc2[29]    ; clock                                                                                                         ; 4.506 ; 4.506 ; Fall       ; clock                                                                                                         ;
;  pc2[30]    ; clock                                                                                                         ; 4.495 ; 4.495 ; Fall       ; clock                                                                                                         ;
;  pc2[31]    ; clock                                                                                                         ; 4.372 ; 4.372 ; Fall       ; clock                                                                                                         ;
+-------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+-----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths ; FR Paths ; RF Paths  ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+-----------+----------+
; clock                                                                                                         ; clock                                                                                                         ; 2418632  ; 130590   ; 265805848 ; 14535440 ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock                                                                                                         ; 126908   ; 126908   ; 13821034  ; 13821034 ;
; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 3088     ; 0        ; 3088      ; 0        ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 386      ; 386      ; 386       ; 386      ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+-----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+-----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths ; FR Paths ; RF Paths  ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+-----------+----------+
; clock                                                                                                         ; clock                                                                                                         ; 2418632  ; 130590   ; 265805848 ; 14535440 ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; clock                                                                                                         ; 126908   ; 126908   ; 13821034  ; 13821034 ;
; clock                                                                                                         ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 3088     ; 0        ; 3088      ; 0        ;
; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 ; 386      ; 386      ; 386       ; 386      ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+-----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 288   ; 288  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Jul 11 11:05:18 2019
Info: Command: quartus_sta RISC_UNI -c RISC_UNI
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RISC_UNI.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0  to: mem_i|altsyncram_component|auto_generated|ram_block1a0|portadataout[16]
    Info (332098): Cell: contr|Mux9~0  from: dataa  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datab  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datad  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: dataa  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -19.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -19.941    -18596.468 clock 
    Info (332119):    -3.221       -38.033 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -6.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.215       -75.584 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.527         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1705.380 clock 
    Info (332119):    -1.939      -176.582 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0  to: mem_i|altsyncram_component|auto_generated|ram_block1a0|portadataout[16]
    Info (332098): Cell: contr|Mux9~0  from: dataa  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datab  to: combout
    Info (332098): Cell: contr|Mux9~0  from: datad  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: dataa  to: combout
    Info (332098): Cell: ula_cnt|Mux15~1  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.527
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.527     -8738.141 clock 
    Info (332119):    -1.119       -13.052 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -3.120
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.120       -38.183 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.241         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1705.380 clock 
    Info (332119):    -0.542       -37.932 MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4599 megabytes
    Info: Processing ended: Thu Jul 11 11:05:20 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


