#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x158af80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x157dd00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x15a5160 .functor NOT 1, L_0x15e2de0, C4<0>, C4<0>, C4<0>;
L_0x15e2c10 .functor XOR 298, L_0x15e2a40, L_0x15e2b70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x15e2d20 .functor XOR 298, L_0x15e2c10, L_0x15e2c80, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x15cefd0_0 .net *"_ivl_10", 297 0, L_0x15e2c80;  1 drivers
v0x15cf0d0_0 .net *"_ivl_12", 297 0, L_0x15e2d20;  1 drivers
v0x15cf1b0_0 .net *"_ivl_2", 297 0, L_0x15e29a0;  1 drivers
v0x15cf270_0 .net *"_ivl_4", 297 0, L_0x15e2a40;  1 drivers
v0x15cf350_0 .net *"_ivl_6", 297 0, L_0x15e2b70;  1 drivers
v0x15cf480_0 .net *"_ivl_8", 297 0, L_0x15e2c10;  1 drivers
v0x15cf560_0 .var "clk", 0 0;
v0x15cf600_0 .net "in", 99 0, v0x15cd030_0;  1 drivers
v0x15cf6a0_0 .net "out_any_dut", 99 1, L_0x15e2730;  1 drivers
v0x15cf760_0 .net "out_any_ref", 99 1, L_0x15d0600;  1 drivers
v0x15cf830_0 .net "out_both_dut", 98 0, L_0x15e25e0;  1 drivers
v0x15cf900_0 .net "out_both_ref", 98 0, L_0x15d01f0;  1 drivers
v0x15cf9d0_0 .net "out_different_dut", 99 0, L_0x15e2840;  1 drivers
v0x15cfaa0_0 .net "out_different_ref", 99 0, L_0x15d0b60;  1 drivers
v0x15cfb70_0 .var/2u "stats1", 287 0;
v0x15cfc30_0 .var/2u "strobe", 0 0;
v0x15cfcf0_0 .net "tb_match", 0 0, L_0x15e2de0;  1 drivers
v0x15cfed0_0 .net "tb_mismatch", 0 0, L_0x15a5160;  1 drivers
E_0x1592ea0/0 .event negedge, v0x15ccf50_0;
E_0x1592ea0/1 .event posedge, v0x15ccf50_0;
E_0x1592ea0 .event/or E_0x1592ea0/0, E_0x1592ea0/1;
L_0x15e29a0 .concat [ 100 99 99 0], L_0x15d0b60, L_0x15d0600, L_0x15d01f0;
L_0x15e2a40 .concat [ 100 99 99 0], L_0x15d0b60, L_0x15d0600, L_0x15d01f0;
L_0x15e2b70 .concat [ 100 99 99 0], L_0x15e2840, L_0x15e2730, L_0x15e25e0;
L_0x15e2c80 .concat [ 100 99 99 0], L_0x15d0b60, L_0x15d0600, L_0x15d01f0;
L_0x15e2de0 .cmp/eeq 298, L_0x15e29a0, L_0x15e2d20;
S_0x157daa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x157dd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x15a51d0 .functor AND 100, v0x15cd030_0, L_0x15d0060, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x15d0540 .functor OR 100, v0x15cd030_0, L_0x15d0400, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x15d0b60 .functor XOR 100, v0x15cd030_0, L_0x15d0a20, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1599c40_0 .net *"_ivl_1", 98 0, L_0x15cffc0;  1 drivers
v0x158e540_0 .net *"_ivl_11", 98 0, L_0x15d0330;  1 drivers
v0x15cc0a0_0 .net *"_ivl_12", 99 0, L_0x15d0400;  1 drivers
L_0x7ff1525ec060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15cc160_0 .net *"_ivl_15", 0 0, L_0x7ff1525ec060;  1 drivers
v0x15cc240_0 .net *"_ivl_16", 99 0, L_0x15d0540;  1 drivers
v0x15cc370_0 .net *"_ivl_2", 99 0, L_0x15d0060;  1 drivers
v0x15cc450_0 .net *"_ivl_21", 0 0, L_0x15d0780;  1 drivers
v0x15cc530_0 .net *"_ivl_23", 98 0, L_0x15d0930;  1 drivers
v0x15cc610_0 .net *"_ivl_24", 99 0, L_0x15d0a20;  1 drivers
L_0x7ff1525ec018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15cc780_0 .net *"_ivl_5", 0 0, L_0x7ff1525ec018;  1 drivers
v0x15cc860_0 .net *"_ivl_6", 99 0, L_0x15a51d0;  1 drivers
v0x15cc940_0 .net "in", 99 0, v0x15cd030_0;  alias, 1 drivers
v0x15cca20_0 .net "out_any", 99 1, L_0x15d0600;  alias, 1 drivers
v0x15ccb00_0 .net "out_both", 98 0, L_0x15d01f0;  alias, 1 drivers
v0x15ccbe0_0 .net "out_different", 99 0, L_0x15d0b60;  alias, 1 drivers
L_0x15cffc0 .part v0x15cd030_0, 1, 99;
L_0x15d0060 .concat [ 99 1 0 0], L_0x15cffc0, L_0x7ff1525ec018;
L_0x15d01f0 .part L_0x15a51d0, 0, 99;
L_0x15d0330 .part v0x15cd030_0, 1, 99;
L_0x15d0400 .concat [ 99 1 0 0], L_0x15d0330, L_0x7ff1525ec060;
L_0x15d0600 .part L_0x15d0540, 0, 99;
L_0x15d0780 .part v0x15cd030_0, 0, 1;
L_0x15d0930 .part v0x15cd030_0, 1, 99;
L_0x15d0a20 .concat [ 99 1 0 0], L_0x15d0930, L_0x15d0780;
S_0x15ccd40 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x157dd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x15ccf50_0 .net "clk", 0 0, v0x15cf560_0;  1 drivers
v0x15cd030_0 .var "in", 99 0;
v0x15cd0f0_0 .net "tb_match", 0 0, L_0x15e2de0;  alias, 1 drivers
E_0x1592a20 .event posedge, v0x15ccf50_0;
E_0x1593330 .event negedge, v0x15ccf50_0;
S_0x15cd1f0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x157dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x15d0db0 .functor AND 1, L_0x15d0c70, L_0x15d0d10, C4<1>, C4<1>;
L_0x15d1120 .functor AND 98, L_0x15d0fb0, L_0x15d1080, C4<11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x15d1610 .functor OR 98, L_0x15d1280, L_0x15d1360, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x15d1af0 .functor XOR 1, L_0x15d1950, L_0x15d1a50, C4<0>, C4<0>;
L_0x15e2480 .functor XOR 1, L_0x15e2270, L_0x15e2310, C4<0>, C4<0>;
L_0x15e25e0 .functor BUFZ 99, L_0x15d0ec0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x15e2730 .functor BUFZ 99, L_0x15d1720, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x15e2840 .functor BUFZ 100, L_0x15e20a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x15cd460_0 .net *"_ivl_12", 97 0, L_0x15d0fb0;  1 drivers
v0x15cd520_0 .net *"_ivl_14", 97 0, L_0x15d1080;  1 drivers
v0x15cd600_0 .net *"_ivl_15", 97 0, L_0x15d1120;  1 drivers
v0x15cd6f0_0 .net *"_ivl_20", 97 0, L_0x15d1280;  1 drivers
v0x15cd7d0_0 .net *"_ivl_22", 97 0, L_0x15d1360;  1 drivers
v0x15cd900_0 .net *"_ivl_23", 97 0, L_0x15d1610;  1 drivers
v0x15cd9e0_0 .net *"_ivl_29", 0 0, L_0x15d1860;  1 drivers
v0x15cdac0_0 .net *"_ivl_3", 0 0, L_0x15d0c70;  1 drivers
v0x15cdba0_0 .net *"_ivl_33", 0 0, L_0x15d1950;  1 drivers
v0x15cdd10_0 .net *"_ivl_35", 0 0, L_0x15d1a50;  1 drivers
v0x15cddf0_0 .net *"_ivl_36", 0 0, L_0x15d1af0;  1 drivers
v0x15cdeb0_0 .net *"_ivl_41", 97 0, L_0x15d1be0;  1 drivers
v0x15cdf90_0 .net *"_ivl_43", 97 0, L_0x15d1cf0;  1 drivers
v0x15ce070_0 .net *"_ivl_44", 0 0, L_0x15d1d90;  1 drivers
v0x15ce130_0 .net *"_ivl_46", 97 0, L_0x15d1f50;  1 drivers
L_0x7ff1525ec0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15ce210_0 .net *"_ivl_49", 96 0, L_0x7ff1525ec0a8;  1 drivers
v0x15ce2f0_0 .net *"_ivl_5", 0 0, L_0x15d0d10;  1 drivers
v0x15ce3d0_0 .net *"_ivl_54", 0 0, L_0x15e2270;  1 drivers
v0x15ce4b0_0 .net *"_ivl_56", 0 0, L_0x15e2310;  1 drivers
v0x15ce590_0 .net *"_ivl_57", 0 0, L_0x15e2480;  1 drivers
v0x15ce650_0 .net *"_ivl_6", 0 0, L_0x15d0db0;  1 drivers
v0x15ce730_0 .net "any_wire", 99 1, L_0x15d1720;  1 drivers
v0x15ce810_0 .net "both_wire", 98 0, L_0x15d0ec0;  1 drivers
v0x15ce8f0_0 .net "different_wire", 99 0, L_0x15e20a0;  1 drivers
v0x15ce9d0_0 .net "in", 99 0, v0x15cd030_0;  alias, 1 drivers
v0x15cea90_0 .net "out_any", 99 1, L_0x15e2730;  alias, 1 drivers
v0x15ceb70_0 .net "out_both", 98 0, L_0x15e25e0;  alias, 1 drivers
v0x15cec50_0 .net "out_different", 99 0, L_0x15e2840;  alias, 1 drivers
L_0x15d0c70 .part v0x15cd030_0, 98, 1;
L_0x15d0d10 .part v0x15cd030_0, 99, 1;
L_0x15d0ec0 .concat8 [ 98 1 0 0], L_0x15d1120, L_0x15d0db0;
L_0x15d0fb0 .part v0x15cd030_0, 0, 98;
L_0x15d1080 .part v0x15cd030_0, 1, 98;
L_0x15d1280 .part v0x15cd030_0, 2, 98;
L_0x15d1360 .part v0x15cd030_0, 1, 98;
L_0x15d1720 .concat8 [ 1 98 0 0], L_0x15d1860, L_0x15d1610;
L_0x15d1860 .part v0x15cd030_0, 0, 1;
L_0x15d1950 .part v0x15cd030_0, 0, 1;
L_0x15d1a50 .part v0x15cd030_0, 98, 1;
L_0x15d1be0 .part v0x15cd030_0, 1, 98;
L_0x15d1cf0 .part v0x15cd030_0, 0, 98;
L_0x15d1d90 .cmp/ne 98, L_0x15d1be0, L_0x15d1cf0;
L_0x15d1f50 .concat [ 1 97 0 0], L_0x15d1d90, L_0x7ff1525ec0a8;
L_0x15e20a0 .concat8 [ 1 98 1 0], L_0x15d1af0, L_0x15d1f50, L_0x15e2480;
L_0x15e2270 .part v0x15cd030_0, 99, 1;
L_0x15e2310 .part v0x15cd030_0, 97, 1;
S_0x15cedb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x157dd00;
 .timescale -12 -12;
E_0x157aa20 .event anyedge, v0x15cfc30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15cfc30_0;
    %nor/r;
    %assign/vec4 v0x15cfc30_0, 0;
    %wait E_0x157aa20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15ccd40;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x15cd030_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1593330;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x15cd030_0, 0;
    %wait E_0x1592a20;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x15cd030_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x157dd00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15cf560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15cfc30_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x157dd00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x15cf560_0;
    %inv;
    %store/vec4 v0x15cf560_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x157dd00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15ccf50_0, v0x15cfed0_0, v0x15cf600_0, v0x15cf900_0, v0x15cf830_0, v0x15cf760_0, v0x15cf6a0_0, v0x15cfaa0_0, v0x15cf9d0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x157dd00;
T_5 ;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x157dd00;
T_6 ;
    %wait E_0x1592ea0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15cfb70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15cfb70_0, 4, 32;
    %load/vec4 v0x15cfcf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15cfb70_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15cfb70_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15cfb70_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x15cf900_0;
    %load/vec4 v0x15cf900_0;
    %load/vec4 v0x15cf830_0;
    %xor;
    %load/vec4 v0x15cf900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15cfb70_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15cfb70_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x15cf760_0;
    %load/vec4 v0x15cf760_0;
    %load/vec4 v0x15cf6a0_0;
    %xor;
    %load/vec4 v0x15cf760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15cfb70_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15cfb70_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x15cfaa0_0;
    %load/vec4 v0x15cfaa0_0;
    %load/vec4 v0x15cf9d0_0;
    %xor;
    %load/vec4 v0x15cfaa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15cfb70_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x15cfb70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15cfb70_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/gatesv100/iter9/response0/top_module.sv";
