# avsdcmp_7nm: 7nm Asynchronous Dynamic Comparator Design for 10-bit SAR ADC
Comparator Design in 7nm FinFET technology, using the ASAP7 PDK. This repo contains the design files, simulations, and layout optimizations for a dynamic comparator, focusing on high-speed, low-power performance, and parasitic capacitance reduction.
