// Seed: 1498469818
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output wor id_2,
    input supply1 id_3
);
  tri0 id_5 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wand id_2,
    inout wire id_3,
    output tri id_4,
    input supply0 id_5
    , id_15,
    output wor id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output logic id_10,
    input wand id_11,
    output tri0 id_12,
    input tri1 id_13
);
  always #1 begin
    id_10 <= ("");
  end
  assign id_15 = id_15;
  module_0(
      id_8, id_11, id_4, id_13
  );
endmodule
