#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 15 20:54:02 2023
# Process ID: 39177
# Current directory: /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones
# Command line: vivado ./hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.xpr
# Log file: /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/vivado.log
# Journal file: /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ./hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/steffen/tools/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 7430.035 ; gain = 115.375 ; free physical = 3755 ; free virtual = 21151
open_bd_design {/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd}
Reading block design file </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd>...
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:hls:nn_inference:1.0 - nn_inference_0
Adding component instance block -- xilinx.com:module_ref:not_gate:1.0 - not_gate_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram1
Adding component instance block -- xilinx.com:module_ref:fix_address:1.0 - fix_address_0
Adding component instance block -- xilinx.com:module_ref:nn_ctrl:1.0 - nn_ctrl_0
Successfully read diagram <u96v2_sbc_mp4d> from block design file </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd>
open_bd_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:18 . Memory (MB): peak = 8667.680 ; gain = 1217.637 ; free physical = 3419 ; free virtual = 20932
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/fix_address.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/nn_ctrl.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/not_gate.vhd] -no_script -reset -force -quiet
remove_files  {/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/fix_address.vhd /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/nn_ctrl.vhd /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/not_gate.vhd}
import_files -norecurse {/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/fix_address.vhd /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/nn_ctrl.vhd /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/not_gate.vhd}
update_compile_order -fileset sources_1
update_module_reference u96v2_sbc_mp4d_fix_address_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/ip'.
Upgrading '/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd'
INFO: [IP_Flow 19-1972] Upgraded u96v2_sbc_mp4d_fix_address_0_0 from fix_address_v1_0 1.0 to fix_address_v1_0 1.0
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd> 
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/ui/bd_9932bf8f.ui> 
update_module_reference u96v2_sbc_mp4d_nn_ctrl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'inp_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'out_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'inp_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/ip'.
Upgrading '/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd'
INFO: [IP_Flow 19-1972] Upgraded u96v2_sbc_mp4d_nn_ctrl_0_0 from nn_ctrl_v1_0 1.0 to nn_ctrl_v1_0 1.0
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd> 
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/ui/bd_9932bf8f.ui> 
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9087.438 ; gain = 0.000 ; free physical = 3268 ; free virtual = 20805
update_module_reference u96v2_sbc_mp4d_not_gate_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/ip'.
Upgrading '/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd'
INFO: [IP_Flow 19-1972] Upgraded u96v2_sbc_mp4d_not_gate_0_0 from not_gate_v1_0 1.0 to not_gate_v1_0 1.0
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd> 
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/ui/bd_9932bf8f.ui> 
