set NETLIST_CACHE(pulsegen,cells) {{icon pulse /cad2/mmi64_170116/sue/schematics/mspice/pulse.sue {}} {schematic nand2 /cad2/mmi64_170116/sue/schematics/mspice/nand2.sue {}} {schematic inverter /cad2/mmi64_170116/sue/schematics/mspice/inverter.sue {}}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(pulsegen,level) main
set NETLIST_CACHE(pulsegen,globals) {gnd vdd}
set NETLIST_EXPLICIT_GLOBALS {}
set NETLIST_CACHE(pulsegen,version) MMI_SUE5.6.29
set NETLIST_CACHE(pulsegen) {{* start main CELL pulsegen} {* .SUBCKT pulsegen in out0_H out1_H my_name=Bikram} {Xinverter net_2 net_1 inverter } {Xinverter_1 in net_2 inverter } {Xinverter_2 net_1 out0_H inverter } {Xnand2 out0_H in out1_H nand2 } {V_1 in gnd pulse 0 vddp 0ns 200ps 200ps 3ns 6ns } {* .ENDS	$ pulsegen} {}}
set NETLIST_CACHE(pulsegen,names) {{-140 -10 {0 in}} {280 -10 {0 out1_H}} {210 -10 {0 Xnand2}} {-260 -80 {1 in}} {-250 70 {0 V_1}} {-110 -10 {0 Xinverter_1}} {90 -10 {0 Xinverter_2}} {-40 -10 {0 net_2}} {-60 -10 {0 net_2}} {40 -10 {0 net_1}} {190 -30 {0 out0_H}} {240 -80 {1 out0_H}} {140 -10 {0 out0_H}} {190 10 {0 in}} {-250 160 {1 gnd}} {-10 -10 {0 Xinverter}} {60 -10 {0 net_1}} {240 80 {1 out1_H}} {-250 110 {0 gnd}} {-250 30 {0 in}}}
set NETLIST_CACHE(pulsegen,wires) {{-250 -10 -140 -10 in} {-60 -10 -40 -10 net_2} {40 -10 60 -10 net_1} {140 -10 160 -10 out0_H} {160 -30 160 -10 out0_H} {-250 10 190 10 in} {-250 -10 -250 10 in} {-250 10 -250 30 in} {-250 110 -250 160 gnd} {280 -10 300 -10 out1_H} {300 -10 300 30 out1_H} {240 30 240 80 out1_H} {240 30 300 30 out1_H} {-260 -80 -260 -10 in} {-260 -10 -250 -10 in} {160 -30 170 -30 out0_H} {170 -30 190 -30 out0_H} {170 -80 240 -80 out0_H} {170 -80 170 -30 out0_H}}
