/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  reg [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire [12:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [5:0] celloutsig_1_0z;
  wire [21:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [47:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_1z & celloutsig_0_4z[5]);
  assign celloutsig_0_19z = ~(celloutsig_0_3z[0] & celloutsig_0_2z);
  assign celloutsig_1_9z = ~((celloutsig_1_8z[2] | celloutsig_1_5z) & celloutsig_1_5z);
  assign celloutsig_1_6z = in_data[114] | ~(celloutsig_1_5z);
  assign celloutsig_0_6z = celloutsig_0_3z[2] | ~(in_data[37]);
  assign celloutsig_0_10z = celloutsig_0_7z | ~(celloutsig_0_1z);
  assign celloutsig_0_12z = celloutsig_0_2z ^ celloutsig_0_3z[0];
  assign celloutsig_0_1z = in_data[14] ^ in_data[73];
  assign celloutsig_0_7z = ~(in_data[93] ^ celloutsig_0_5z);
  assign celloutsig_0_29z = ~(celloutsig_0_26z ^ celloutsig_0_8z[5]);
  assign celloutsig_1_10z = { celloutsig_1_8z[8:5], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z } & { in_data[142:124], celloutsig_1_1z };
  assign celloutsig_0_4z = { celloutsig_0_0z[5:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } & { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[43:39], celloutsig_0_7z, celloutsig_0_1z } & { in_data[70:67], celloutsig_0_3z };
  assign celloutsig_0_31z = { celloutsig_0_30z[7], celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_1z } & { celloutsig_0_17z, celloutsig_0_21z };
  assign celloutsig_0_5z = { celloutsig_0_0z[4:1], celloutsig_0_2z } == { celloutsig_0_0z[3:0], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[124:111], celloutsig_1_1z } == in_data[115:99];
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_7z } === celloutsig_1_3z[23:19];
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z } > { celloutsig_1_8z[8:4], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_26z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_19z } > { celloutsig_0_23z[1:0], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_2z = { in_data[79:72], celloutsig_0_0z, celloutsig_0_1z } <= { in_data[47], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_0z[6:5], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z } && { in_data[66:48], celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_11z, celloutsig_0_5z } && { celloutsig_0_22z[7:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_11z = celloutsig_1_10z[9:0] || { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_3z[18:17], celloutsig_1_3z[7:2], celloutsig_1_7z } * { celloutsig_1_4z[1:0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_8z[8:1], celloutsig_1_12z, celloutsig_1_4z } * { celloutsig_1_10z[14:6], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_3z = ~ { in_data[19:18], celloutsig_0_2z };
  assign celloutsig_1_12z = ~ { celloutsig_1_7z[1], celloutsig_1_4z };
  assign celloutsig_0_22z = { celloutsig_0_2z, celloutsig_0_4z } | { celloutsig_0_21z[9:0], celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_0_30z = { in_data[85:75], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_17z } | { celloutsig_0_23z[1:0], celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_26z };
  assign celloutsig_1_5z = | celloutsig_1_0z[4:0];
  assign celloutsig_0_15z = | { celloutsig_0_13z, celloutsig_0_4z[9:2] };
  assign celloutsig_0_24z = | { celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_10z[8:5], celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_14z = ^ { celloutsig_0_0z[7:4], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_17z = ^ celloutsig_0_8z[6:2];
  assign celloutsig_1_4z = { celloutsig_1_3z[18:17], celloutsig_1_3z[19:17] } >> celloutsig_1_0z[5:1];
  assign celloutsig_0_21z = in_data[14:3] >> { celloutsig_0_0z[2], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[181:179] >> celloutsig_1_0z[4:2];
  assign celloutsig_1_7z = { in_data[160:159], celloutsig_1_2z } <<< { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z } - { celloutsig_0_8z[3:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 8'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_0z = in_data[11:4];
  always_latch
    if (clkin_data[64]) celloutsig_0_23z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_23z = celloutsig_0_0z[4:2];
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[103:98];
  assign { celloutsig_1_3z[13], celloutsig_1_3z[19:17], celloutsig_1_3z[7:2], celloutsig_1_3z[47:20] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[125:98] };
  assign { celloutsig_1_3z[16:14], celloutsig_1_3z[12:8], celloutsig_1_3z[1:0] } = { celloutsig_1_3z[19:17], celloutsig_1_3z[13], celloutsig_1_3z[13], celloutsig_1_3z[19:17], celloutsig_1_3z[13], celloutsig_1_3z[13] };
  assign { out_data[146:128], out_data[96], out_data[45:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
