// Seed: 4216088276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output reg id_3;
  inout wire id_2;
  inout wire id_1;
  always @(~id_2) id_3 = 1'b0;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  wand id_3,
    output wire id_4,
    output tri0 id_5,
    input  wor  id_6,
    input  wor  id_7,
    output tri0 id_8,
    input  wand id_9
);
  assign (highz1, strong0) id_8 = id_7;
  reg   id_11;
  logic id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_11,
      id_12
  );
  always @(posedge id_9 or posedge id_6) begin : LABEL_0
    id_11 <= id_3;
  end
endmodule
