{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539030165080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539030165086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 08 15:22:44 2018 " "Processing started: Mon Oct 08 15:22:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539030165086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030165086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_char_message -c vga_char_message " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_char_message -c vga_char_message" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030165086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539030165799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539030165800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_8bit-SYN " "Found design unit 1: rom_8bit-SYN" {  } { { "rom_8bit.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/rom_8bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176813 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_8bit " "Found entity 1: rom_8bit" {  } { { "rom_8bit.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/rom_8bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030176813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_25mhz-SYN " "Found design unit 1: pll_25mhz-SYN" {  } { { "pll_25MHz.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/pll_25MHz.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176818 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_25MHz " "Found entity 1: pll_25MHz" {  } { { "pll_25MHz.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/pll_25MHz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030176818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vga_driver.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-behavioral " "Found design unit 1: vga_driver-behavioral" {  } { { "vga_driver.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/vga_driver.vhdl" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176823 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/vga_driver.vhdl" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030176823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_char_companion.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vga_char_companion.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_char_companion-combination " "Found design unit 1: vga_char_companion-combination" {  } { { "vga_char_companion.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/vga_char_companion.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176827 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_char_companion " "Found entity 1: vga_char_companion" {  } { { "vga_char_companion.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/vga_char_companion.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030176827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_select_line.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file char_select_line.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_select_line-behavioral " "Found design unit 1: char_select_line-behavioral" {  } { { "char_select_line.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/char_select_line.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176832 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_select_line " "Found entity 1: char_select_line" {  } { { "char_select_line.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/char_select_line.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030176832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_select_bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file char_select_bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_select_bit-behavioral " "Found design unit 1: char_select_bit-behavioral" {  } { { "char_select_bit.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/char_select_bit.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176836 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_select_bit " "Found entity 1: char_select_bit" {  } { { "char_select_bit.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/char_select_bit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030176836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_grid_modifyable.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file char_grid_modifyable.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_grid_modifyable-behavioral " "Found design unit 1: char_grid_modifyable-behavioral" {  } { { "char_grid_modifyable.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/char_grid_modifyable.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176841 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_grid_modifyable " "Found entity 1: char_grid_modifyable" {  } { { "char_grid_modifyable.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/char_grid_modifyable.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030176841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_char_message.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vga_char_message.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_char_message-combination " "Found design unit 1: vga_char_message-combination" {  } { { "vga_char_message.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/vga_char_message.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176848 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_char_message " "Found entity 1: vga_char_message" {  } { { "vga_char_message.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/vga_char_message.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030176848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_char_message_de10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vga_char_message_de10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_char_message_de10-hardware " "Found design unit 1: vga_char_message_de10-hardware" {  } { { "vga_char_message_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/vga_char_message_de10.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176853 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_char_message_de10 " "Found entity 1: vga_char_message_de10" {  } { { "vga_char_message_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/vga_char_message_de10.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539030176853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030176853 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "pause vga_char_message_de10.vhdl(41) " "VHDL error at vga_char_message_de10.vhdl(41): formal port or parameter \"pause\" must have actual or default value" {  } { { "vga_char_message_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/vga_char_message_de10.vhdl" 41 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1539030176856 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pause vga_char_message_de10.vhdl(29) " "HDL error at vga_char_message_de10.vhdl(29): see declaration for object \"pause\"" {  } { { "vga_char_message_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab 3/vga custom/vga_char_message_de10.vhdl" 29 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539030176856 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539030176992 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 08 15:22:56 2018 " "Processing ended: Mon Oct 08 15:22:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539030176992 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539030176992 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539030176992 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030176992 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539030177706 ""}
