// Seed: 3041631474
module module_0 ();
  wire id_1, id_2, id_3, id_4;
  module_3 modCall_1 ();
endmodule
module module_1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_1 = 32'd66
);
  wire _id_1;
  ;
  always if (1) $unsigned(57);
  ;
  logic [7:0]['h0 : id_1] id_2;
  ;
endmodule
module module_4 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4
);
  module_3 modCall_1 ();
endmodule
