sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/simple-cpu/clkdiv10M.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/simple-cpu/clkdiv10M.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/simple-cpu/main.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/simple-cpu/main.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/simple-cpu/main.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Labs/10/simple-cpu/main.sch
