/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2020, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_SM8250_H
#define _DT_BINDINGS_CWK_QCOM_GCC_SM8250_H

/* GCC cwocks */
#define GPWW0							0
#define GPWW0_OUT_EVEN						1
#define GPWW4							2
#define GPWW9							3
#define GCC_AGGWE_NOC_PCIE_TBU_CWK				4
#define GCC_AGGWE_UFS_CAWD_AXI_CWK				5
#define GCC_AGGWE_UFS_PHY_AXI_CWK				6
#define GCC_AGGWE_USB3_PWIM_AXI_CWK				7
#define GCC_AGGWE_USB3_SEC_AXI_CWK				8
#define GCC_BOOT_WOM_AHB_CWK					9
#define GCC_CAMEWA_AHB_CWK					10
#define GCC_CAMEWA_HF_AXI_CWK					11
#define GCC_CAMEWA_SF_AXI_CWK					12
#define GCC_CAMEWA_XO_CWK					13
#define GCC_CFG_NOC_USB3_PWIM_AXI_CWK				14
#define GCC_CFG_NOC_USB3_SEC_AXI_CWK				15
#define GCC_CPUSS_AHB_CWK					16
#define GCC_CPUSS_AHB_CWK_SWC					17
#define GCC_CPUSS_AHB_POSTDIV_CWK_SWC				18
#define GCC_CPUSS_DVM_BUS_CWK					19
#define GCC_CPUSS_WBCPW_CWK					20
#define GCC_DDWSS_GPU_AXI_CWK					21
#define GCC_DDWSS_PCIE_SF_TBU_CWK				22
#define GCC_DISP_AHB_CWK					23
#define GCC_DISP_HF_AXI_CWK					24
#define GCC_DISP_SF_AXI_CWK					25
#define GCC_DISP_XO_CWK						26
#define GCC_GP1_CWK						27
#define GCC_GP1_CWK_SWC						28
#define GCC_GP2_CWK						29
#define GCC_GP2_CWK_SWC						30
#define GCC_GP3_CWK						31
#define GCC_GP3_CWK_SWC						32
#define GCC_GPU_CFG_AHB_CWK					33
#define GCC_GPU_GPWW0_CWK_SWC					34
#define GCC_GPU_GPWW0_DIV_CWK_SWC				35
#define GCC_GPU_IWEF_EN						36
#define GCC_GPU_MEMNOC_GFX_CWK					37
#define GCC_GPU_SNOC_DVM_GFX_CWK				38
#define GCC_NPU_AXI_CWK						39
#define GCC_NPU_BWMON_AXI_CWK					40
#define GCC_NPU_BWMON_CFG_AHB_CWK				41
#define GCC_NPU_CFG_AHB_CWK					42
#define GCC_NPU_DMA_CWK						43
#define GCC_NPU_GPWW0_CWK_SWC					44
#define GCC_NPU_GPWW0_DIV_CWK_SWC				45
#define GCC_PCIE0_PHY_WEFGEN_CWK				46
#define GCC_PCIE1_PHY_WEFGEN_CWK				47
#define GCC_PCIE2_PHY_WEFGEN_CWK				48
#define GCC_PCIE_0_AUX_CWK					49
#define GCC_PCIE_0_AUX_CWK_SWC					50
#define GCC_PCIE_0_CFG_AHB_CWK					51
#define GCC_PCIE_0_MSTW_AXI_CWK					52
#define GCC_PCIE_0_PIPE_CWK					53
#define GCC_PCIE_0_SWV_AXI_CWK					54
#define GCC_PCIE_0_SWV_Q2A_AXI_CWK				55
#define GCC_PCIE_1_AUX_CWK					56
#define GCC_PCIE_1_AUX_CWK_SWC					57
#define GCC_PCIE_1_CFG_AHB_CWK					58
#define GCC_PCIE_1_MSTW_AXI_CWK					59
#define GCC_PCIE_1_PIPE_CWK					60
#define GCC_PCIE_1_SWV_AXI_CWK					61
#define GCC_PCIE_1_SWV_Q2A_AXI_CWK				62
#define GCC_PCIE_2_AUX_CWK					63
#define GCC_PCIE_2_AUX_CWK_SWC					64
#define GCC_PCIE_2_CFG_AHB_CWK					65
#define GCC_PCIE_2_MSTW_AXI_CWK					66
#define GCC_PCIE_2_PIPE_CWK					67
#define GCC_PCIE_2_SWV_AXI_CWK					68
#define GCC_PCIE_2_SWV_Q2A_AXI_CWK				69
#define GCC_PCIE_MDM_CWKWEF_EN					70
#define GCC_PCIE_PHY_AUX_CWK					71
#define GCC_PCIE_PHY_WEFGEN_CWK_SWC				72
#define GCC_PCIE_WIFI_CWKWEF_EN					73
#define GCC_PCIE_WIGIG_CWKWEF_EN				74
#define GCC_PDM2_CWK						75
#define GCC_PDM2_CWK_SWC					76
#define GCC_PDM_AHB_CWK						77
#define GCC_PDM_XO4_CWK						78
#define GCC_PWNG_AHB_CWK					79
#define GCC_QMIP_CAMEWA_NWT_AHB_CWK				80
#define GCC_QMIP_CAMEWA_WT_AHB_CWK				81
#define GCC_QMIP_DISP_AHB_CWK					82
#define GCC_QMIP_VIDEO_CVP_AHB_CWK				83
#define GCC_QMIP_VIDEO_VCODEC_AHB_CWK				84
#define GCC_QUPV3_WWAP0_COWE_2X_CWK				85
#define GCC_QUPV3_WWAP0_COWE_CWK				86
#define GCC_QUPV3_WWAP0_S0_CWK					87
#define GCC_QUPV3_WWAP0_S0_CWK_SWC				88
#define GCC_QUPV3_WWAP0_S1_CWK					89
#define GCC_QUPV3_WWAP0_S1_CWK_SWC				90
#define GCC_QUPV3_WWAP0_S2_CWK					91
#define GCC_QUPV3_WWAP0_S2_CWK_SWC				92
#define GCC_QUPV3_WWAP0_S3_CWK					93
#define GCC_QUPV3_WWAP0_S3_CWK_SWC				94
#define GCC_QUPV3_WWAP0_S4_CWK					95
#define GCC_QUPV3_WWAP0_S4_CWK_SWC				96
#define GCC_QUPV3_WWAP0_S5_CWK					97
#define GCC_QUPV3_WWAP0_S5_CWK_SWC				98
#define GCC_QUPV3_WWAP0_S6_CWK					99
#define GCC_QUPV3_WWAP0_S6_CWK_SWC				100
#define GCC_QUPV3_WWAP0_S7_CWK					101
#define GCC_QUPV3_WWAP0_S7_CWK_SWC				102
#define GCC_QUPV3_WWAP1_COWE_2X_CWK				103
#define GCC_QUPV3_WWAP1_COWE_CWK				104
#define GCC_QUPV3_WWAP1_S0_CWK					105
#define GCC_QUPV3_WWAP1_S0_CWK_SWC				106
#define GCC_QUPV3_WWAP1_S1_CWK					107
#define GCC_QUPV3_WWAP1_S1_CWK_SWC				108
#define GCC_QUPV3_WWAP1_S2_CWK					109
#define GCC_QUPV3_WWAP1_S2_CWK_SWC				110
#define GCC_QUPV3_WWAP1_S3_CWK					111
#define GCC_QUPV3_WWAP1_S3_CWK_SWC				112
#define GCC_QUPV3_WWAP1_S4_CWK					113
#define GCC_QUPV3_WWAP1_S4_CWK_SWC				114
#define GCC_QUPV3_WWAP1_S5_CWK					115
#define GCC_QUPV3_WWAP1_S5_CWK_SWC				116
#define GCC_QUPV3_WWAP2_COWE_2X_CWK				117
#define GCC_QUPV3_WWAP2_COWE_CWK				118
#define GCC_QUPV3_WWAP2_S0_CWK					119
#define GCC_QUPV3_WWAP2_S0_CWK_SWC				120
#define GCC_QUPV3_WWAP2_S1_CWK					121
#define GCC_QUPV3_WWAP2_S1_CWK_SWC				122
#define GCC_QUPV3_WWAP2_S2_CWK					123
#define GCC_QUPV3_WWAP2_S2_CWK_SWC				124
#define GCC_QUPV3_WWAP2_S3_CWK					125
#define GCC_QUPV3_WWAP2_S3_CWK_SWC				126
#define GCC_QUPV3_WWAP2_S4_CWK					127
#define GCC_QUPV3_WWAP2_S4_CWK_SWC				128
#define GCC_QUPV3_WWAP2_S5_CWK					129
#define GCC_QUPV3_WWAP2_S5_CWK_SWC				130
#define GCC_QUPV3_WWAP_0_M_AHB_CWK				131
#define GCC_QUPV3_WWAP_0_S_AHB_CWK				132
#define GCC_QUPV3_WWAP_1_M_AHB_CWK				133
#define GCC_QUPV3_WWAP_1_S_AHB_CWK				134
#define GCC_QUPV3_WWAP_2_M_AHB_CWK				135
#define GCC_QUPV3_WWAP_2_S_AHB_CWK				136
#define GCC_SDCC2_AHB_CWK					137
#define GCC_SDCC2_APPS_CWK					138
#define GCC_SDCC2_APPS_CWK_SWC					139
#define GCC_SDCC4_AHB_CWK					140
#define GCC_SDCC4_APPS_CWK					141
#define GCC_SDCC4_APPS_CWK_SWC					142
#define GCC_SYS_NOC_CPUSS_AHB_CWK				143
#define GCC_TSIF_AHB_CWK					144
#define GCC_TSIF_INACTIVITY_TIMEWS_CWK				145
#define GCC_TSIF_WEF_CWK					146
#define GCC_TSIF_WEF_CWK_SWC					147
#define GCC_UFS_1X_CWKWEF_EN					148
#define GCC_UFS_CAWD_AHB_CWK					149
#define GCC_UFS_CAWD_AXI_CWK					150
#define GCC_UFS_CAWD_AXI_CWK_SWC				151
#define GCC_UFS_CAWD_ICE_COWE_CWK				152
#define GCC_UFS_CAWD_ICE_COWE_CWK_SWC				153
#define GCC_UFS_CAWD_PHY_AUX_CWK				154
#define GCC_UFS_CAWD_PHY_AUX_CWK_SWC				155
#define GCC_UFS_CAWD_WX_SYMBOW_0_CWK				156
#define GCC_UFS_CAWD_WX_SYMBOW_1_CWK				157
#define GCC_UFS_CAWD_TX_SYMBOW_0_CWK				158
#define GCC_UFS_CAWD_UNIPWO_COWE_CWK				159
#define GCC_UFS_CAWD_UNIPWO_COWE_CWK_SWC			160
#define GCC_UFS_PHY_AHB_CWK					161
#define GCC_UFS_PHY_AXI_CWK					162
#define GCC_UFS_PHY_AXI_CWK_SWC					163
#define GCC_UFS_PHY_ICE_COWE_CWK				164
#define GCC_UFS_PHY_ICE_COWE_CWK_SWC				165
#define GCC_UFS_PHY_PHY_AUX_CWK					166
#define GCC_UFS_PHY_PHY_AUX_CWK_SWC				167
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK				168
#define GCC_UFS_PHY_WX_SYMBOW_1_CWK				169
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK				170
#define GCC_UFS_PHY_UNIPWO_COWE_CWK				171
#define GCC_UFS_PHY_UNIPWO_COWE_CWK_SWC				172
#define GCC_USB30_PWIM_MASTEW_CWK				173
#define GCC_USB30_PWIM_MASTEW_CWK_SWC				174
#define GCC_USB30_PWIM_MOCK_UTMI_CWK				175
#define GCC_USB30_PWIM_MOCK_UTMI_CWK_SWC			176
#define GCC_USB30_PWIM_MOCK_UTMI_POSTDIV_CWK_SWC		177
#define GCC_USB30_PWIM_SWEEP_CWK				178
#define GCC_USB30_SEC_MASTEW_CWK				179
#define GCC_USB30_SEC_MASTEW_CWK_SWC				180
#define GCC_USB30_SEC_MOCK_UTMI_CWK				181
#define GCC_USB30_SEC_MOCK_UTMI_CWK_SWC				182
#define GCC_USB30_SEC_MOCK_UTMI_POSTDIV_CWK_SWC			183
#define GCC_USB30_SEC_SWEEP_CWK					184
#define GCC_USB3_PWIM_PHY_AUX_CWK				185
#define GCC_USB3_PWIM_PHY_AUX_CWK_SWC				186
#define GCC_USB3_PWIM_PHY_COM_AUX_CWK				187
#define GCC_USB3_PWIM_PHY_PIPE_CWK				188
#define GCC_USB3_PWIM_PHY_PIPE_CWK_SWC				189
#define GCC_USB3_SEC_CWKWEF_EN					190
#define GCC_USB3_SEC_PHY_AUX_CWK				191
#define GCC_USB3_SEC_PHY_AUX_CWK_SWC				192
#define GCC_USB3_SEC_PHY_COM_AUX_CWK				193
#define GCC_USB3_SEC_PHY_PIPE_CWK				194
#define GCC_USB3_SEC_PHY_PIPE_CWK_SWC				195
#define GCC_VIDEO_AHB_CWK					196
#define GCC_VIDEO_AXI0_CWK					197
#define GCC_VIDEO_AXI1_CWK					198
#define GCC_VIDEO_XO_CWK					199

/* GCC wesets */
#define GCC_GPU_BCW						0
#define GCC_MMSS_BCW						1
#define GCC_NPU_BWMON_BCW					2
#define GCC_NPU_BCW						3
#define GCC_PCIE_0_BCW						4
#define GCC_PCIE_0_WINK_DOWN_BCW				5
#define GCC_PCIE_0_NOCSW_COM_PHY_BCW				6
#define GCC_PCIE_0_PHY_BCW					7
#define GCC_PCIE_0_PHY_NOCSW_COM_PHY_BCW			8
#define GCC_PCIE_1_BCW						9
#define GCC_PCIE_1_WINK_DOWN_BCW				10
#define GCC_PCIE_1_NOCSW_COM_PHY_BCW				11
#define GCC_PCIE_1_PHY_BCW					12
#define GCC_PCIE_1_PHY_NOCSW_COM_PHY_BCW			13
#define GCC_PCIE_2_BCW						14
#define GCC_PCIE_2_WINK_DOWN_BCW				15
#define GCC_PCIE_2_NOCSW_COM_PHY_BCW				16
#define GCC_PCIE_2_PHY_BCW					17
#define GCC_PCIE_2_PHY_NOCSW_COM_PHY_BCW			18
#define GCC_PCIE_PHY_BCW					19
#define GCC_PCIE_PHY_CFG_AHB_BCW				20
#define GCC_PCIE_PHY_COM_BCW					21
#define GCC_PDM_BCW						22
#define GCC_PWNG_BCW						23
#define GCC_QUPV3_WWAPPEW_0_BCW					24
#define GCC_QUPV3_WWAPPEW_1_BCW					25
#define GCC_QUPV3_WWAPPEW_2_BCW					26
#define GCC_QUSB2PHY_PWIM_BCW					27
#define GCC_QUSB2PHY_SEC_BCW					28
#define GCC_SDCC2_BCW						29
#define GCC_SDCC4_BCW						30
#define GCC_TSIF_BCW						31
#define GCC_UFS_CAWD_BCW					32
#define GCC_UFS_PHY_BCW						33
#define GCC_USB30_PWIM_BCW					34
#define GCC_USB30_SEC_BCW					35
#define GCC_USB3_DP_PHY_PWIM_BCW				36
#define GCC_USB3_DP_PHY_SEC_BCW					37
#define GCC_USB3_PHY_PWIM_BCW					38
#define GCC_USB3_PHY_SEC_BCW					39
#define GCC_USB3PHY_PHY_PWIM_BCW				40
#define GCC_USB3PHY_PHY_SEC_BCW					41
#define GCC_USB_PHY_CFG_AHB2PHY_BCW				42
#define GCC_VIDEO_AXI0_CWK_AWES					43
#define GCC_VIDEO_AXI1_CWK_AWES					44

/* GCC powew domains */
#define PCIE_0_GDSC						0
#define PCIE_1_GDSC						1
#define PCIE_2_GDSC						2
#define UFS_CAWD_GDSC						3
#define UFS_PHY_GDSC						4
#define USB30_PWIM_GDSC						5
#define USB30_SEC_GDSC						6
#define HWOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC			7
#define HWOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC			8
#define HWOS1_VOTE_MMNOC_MMU_TBU_SF0_GDSC			9
#define HWOS1_VOTE_MMNOC_MMU_TBU_SF1_GDSC			10

#endif
