{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 12:37:11 2015 " "Info: Processing started: Fri Dec 11 12:37:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UP2_TOP -c UP2_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UP2_TOP -c UP2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dek7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dek7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dek7seg " "Info: Found entity 1: dek7seg" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Info: Found entity 1: prescaler" {  } { { "prescaler.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/prescaler.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "mod1 UP2_TOP.v(131) " "Error (10149): Verilog HDL Declaration error at UP2_TOP.v(131): identifier \"mod1\" is already declared in the present scope" {  } { { "UP2_TOP.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/UP2_TOP.v" 131 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "UP2_TOP UP2_TOP.v(1) " "Error (10112): Ignored design unit \"UP2_TOP\" at UP2_TOP.v(1) due to previous errors" {  } { { "UP2_TOP.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/UP2_TOP.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Error: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 11 12:37:13 2015 " "Error: Processing ended: Fri Dec 11 12:37:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
