--Copyright (C) 1991-2010 Altera Corporation
--Your use of Altera Corporation's design tools, logic functions 
--and other software and tools, and its AMPP partner logic 
--functions, and any output files from any of the foregoing 
--(including device programming or simulation files), and any 
--associated documentation or information are expressly subject 
--to the terms and conditions of the Altera Program License 
--Subscription Agreement, Altera MegaCore Function License 
--Agreement, or other applicable license agreement, including, 
--without limitation, that your use is for the sole purpose of 
--programming logic devices manufactured by Altera and sold by 
--Altera or its authorized distributors.  Please refer to the 
--applicable agreement for further details.


component mux_32to1_4
	PORT
	(
		data0x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data10x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data11x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data12x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data13x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data14x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data15x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data16x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data17x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data18x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data19x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data1x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data20x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data21x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data22x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data23x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data24x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data25x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data26x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data27x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data28x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data29x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data2x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data30x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data31x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data3x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data4x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data5x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data6x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data7x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data8x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		data9x		: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		sel		: IN STD_LOGIC_VECTOR (4 DOWNTO 0);
		result		: OUT STD_LOGIC_VECTOR (3 DOWNTO 0)
	);
end component;
