%PDF-1.4
%“Œ‹ž ReportLab Generated PDF document http://www.reportlab.com
1 0 obj
<<
/F1 2 0 R /F2 3 0 R /F3 8 0 R /F4 14 0 R
>>
endobj
2 0 obj
<<
/BaseFont /Helvetica /Encoding /WinAnsiEncoding /Name /F1 /Subtype /Type1 /Type /Font
>>
endobj
3 0 obj
<<
/BaseFont /Helvetica-Bold /Encoding /WinAnsiEncoding /Name /F2 /Subtype /Type1 /Type /Font
>>
endobj
4 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:vadivelmurugank@gmail.com)
>> /Border [ 0 0 0 ] /Rect [ 116.8765 755.7087 248.1665 767.7087 ] /Subtype /Link /Type /Annot
>>
endobj
5 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.linkedin.com/in/vadivelmurugank/)
>> /Border [ 0 0 0 ] /Rect [ 287.8403 755.7087 355.0903 767.7087 ] /Subtype /Link /Type /Annot
>>
endobj
6 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/vadivelmurugank)
>> /Border [ 0 0 0 ] /Rect [ 363.2503 755.7087 430.5003 767.7087 ] /Subtype /Link /Type /Annot
>>
endobj
7 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://vadivelmurugank.github.io/resume/)
>> /Border [ 0 0 0 ] /Rect [ 438.6603 755.7087 475.8903 767.7087 ] /Subtype /Link /Type /Annot
>>
endobj
8 0 obj
<<
/BaseFont /Helvetica-BoldOblique /Encoding /WinAnsiEncoding /Name /F3 /Subtype /Type1 /Type /Font
>>
endobj
9 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 11 0 R /XYZ 34.34646 335.7087 0 ] /Rect [ 34.34646 314.7087 187.7065 332.7087 ] /Subtype /Link /Type /Annot
>>
endobj
10 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.ericsson.com)
>> /Border [ 0 0 0 ] /Rect [ 34.34646 128.7087 142.6915 146.7087 ] /Subtype /Link /Type /Annot
>>
endobj
11 0 obj
<<
/Annots [ 4 0 R 5 0 R 6 0 R 7 0 R 9 0 R 10 0 R ] /Contents 35 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 34 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
12 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.broadcom.com)
>> /Border [ 0 0 0 ] /Rect [ 34.34646 546.7087 241.0015 564.7087 ] /Subtype /Link /Type /Annot
>>
endobj
13 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 15 0 R /XYZ 34.34646 363.7087 0 ] /Rect [ 34.34646 342.7087 196.0315 360.7087 ] /Subtype /Link /Type /Annot
>>
endobj
14 0 obj
<<
/BaseFont /Helvetica-Oblique /Encoding /WinAnsiEncoding /Name /F4 /Subtype /Type1 /Type /Font
>>
endobj
15 0 obj
<<
/Annots [ 12 0 R 13 0 R ] /Contents 36 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 34 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
16 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/vadivelmurugank/inspectshow)
>> /Border [ 0 0 0 ] /Rect [ 77.34646 597.7087 132.9265 609.7087 ] /Subtype /Link /Type /Annot
>>
endobj
17 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/vadivelmurugank/peekextn)
>> /Border [ 0 0 0 ] /Rect [ 77.34646 579.7087 119.0365 591.7087 ] /Subtype /Link /Type /Annot
>>
endobj
18 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/vadivelmurugank/calltree)
>> /Border [ 0 0 0 ] /Rect [ 77.34646 561.7087 115.1265 573.7087 ] /Subtype /Link /Type /Annot
>>
endobj
19 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/vadivelmurugank/apiparse)
>> /Border [ 0 0 0 ] /Rect [ 77.34646 543.7087 116.8065 555.7087 ] /Subtype /Link /Type /Annot
>>
endobj
20 0 obj
<<
/Annots [ 16 0 R 17 0 R 18 0 R 19 0 R ] /Contents 37 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 34 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
21 0 obj
<<
/Outlines 23 0 R /PageLabels 38 0 R /PageMode /UseNone /Pages 34 0 R /Type /Catalog
>>
endobj
22 0 obj
<<
/Author () /CreationDate (D:20200203155057+08'00') /Creator (\(unspecified\)) /Keywords () /ModDate (D:20200203155057+08'00') /Producer (ReportLab PDF Library - www.reportlab.com) 
  /Subject (\(unspecified\)) /Title (Vadivel Murugan) /Trapped /False
>>
endobj
23 0 obj
<<
/Count 11 /First 24 0 R /Last 26 0 R /Type /Outlines
>>
endobj
24 0 obj
<<
/Dest [ 11 0 R /XYZ 34.34646 740.7087 0 ] /Next 25 0 R /Parent 23 0 R /Title (Envision)
>>
endobj
25 0 obj
<<
/Dest [ 11 0 R /XYZ 34.34646 677.7087 0 ] /Next 26 0 R /Parent 23 0 R /Prev 24 0 R /Title (Summary)
>>
endobj
26 0 obj
<<
/Count 7 /Dest [ 11 0 R /XYZ 34.34646 365.7087 0 ] /First 27 0 R /Last 33 0 R /Parent 23 0 R /Prev 25 0 R 
  /Title (Significant Contributions)
>>
endobj
27 0 obj
<<
/Dest [ 11 0 R /XYZ 34.34646 332.7087 0 ] /Next 28 0 R /Parent 26 0 R /Title (CISCO SYSTEMS INC)
>>
endobj
28 0 obj
<<
/Dest [ 11 0 R /XYZ 34.34646 146.7087 0 ] /Next 29 0 R /Parent 26 0 R /Prev 27 0 R /Title (ERICSSON INC)
>>
endobj
29 0 obj
<<
/Dest [ 15 0 R /XYZ 34.34646 564.7087 0 ] /Next 30 0 R /Parent 26 0 R /Prev 28 0 R /Title (BROADCOM CORPORATION)
>>
endobj
30 0 obj
<<
/Dest [ 15 0 R /XYZ 34.34646 360.7087 0 ] /Next 31 0 R /Parent 26 0 R /Prev 29 0 R /Title (WINDRIVER SYSTEMS)
>>
endobj
31 0 obj
<<
/Dest [ 15 0 R /XYZ 34.34646 156.7087 0 ] /Next 32 0 R /Parent 26 0 R /Prev 30 0 R /Title (PAST PROJECTS)
>>
endobj
32 0 obj
<<
/Dest [ 20 0 R /XYZ 34.34646 762.7087 0 ] /Next 33 0 R /Parent 26 0 R /Prev 31 0 R /Title (ACADEMIC PROJECTS)
>>
endobj
33 0 obj
<<
/Dest [ 20 0 R /XYZ 34.34646 648.7087 0 ] /Parent 26 0 R /Prev 32 0 R /Title (OPEN SOURCE PROJECTS)
>>
endobj
34 0 obj
<<
/Count 3 /Kids [ 11 0 R 15 0 R 20 0 R ] /Type /Pages
>>
endobj
35 0 obj
<<
/Length 10356
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 34.34646 780.7087 cm
q
BT 1 0 0 1 0 4 Tm 183.2713 0 Td 24 TL /F2 20 Tf 0 0 0 rg (Vadivel Murugan) Tj T* -183.2713 0 Td ET
Q
Q
q
1 0 0 1 34.34646 770.7087 cm
Q
q
1 0 0 1 34.34646 752.7087 cm
.878431 .878431 .878431 rg
n 0 18 526.5827 -18 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (\(510\) 386-5613 | ) Tj 0 0 .501961 rg (vadivelmurugank@gmail.com) Tj T* ET
Q
Q
q
1 0 0 1 253.4939 3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Linkedin profile) Tj 0 0 0 rg ( | ) Tj 0 0 .501961 rg (Github projects) Tj 0 0 0 rg ( | ) Tj 0 0 .501961 rg (Resume) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.5 w
n 0 18 m 526.5827 18 l S
n 0 0 m 526.5827 0 l S
n 0 0 m 0 18 l S
n 526.5827 0 m 526.5827 18 l S
Q
Q
q
1 0 0 1 34.34646 752.7087 cm
Q
q
1 0 0 1 34.34646 719.7087 cm
q
BT 1 0 0 1 0 3.5 Tm 21 TL /F2 17.5 Tf 0 0 0 rg (Envision) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 689.7087 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .577129 Tw (Envisioning to architect and develop optimized platform and programmable framework for Software Defined Networks) Tj T* 0 Tw (and Multicore Silicon.) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 656.7087 cm
q
BT 1 0 0 1 0 3.5 Tm 21 TL /F2 17.5 Tf 0 0 0 rg (Summary) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 644.7087 cm
Q
q
1 0 0 1 34.34646 377.7087 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 261 cm
Q
q
1 0 0 1 20 261 cm
Q
q
1 0 0 1 20 249 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 0 0 rg (Passionate) Tj /F1 10 Tf ( about kernel programming, design optimizations, and statistical analysis.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 243 cm
Q
q
1 0 0 1 20 219 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 2.841268 Tw 12 TL /F2 10 Tf 0 0 0 rg (Expertise) Tj /F1 10 Tf ( in IEEE1588/PTP Stack, ASIC Switch Programming, Network Virtualization with OpenStack,) Tj T* 0 Tw (Sensor networks and Wireless LAN.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 213 cm
Q
q
1 0 0 1 20 96 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 102 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 90 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F2 10 Tf 0 0 0 rg (15+ years ) Tj /F3 10 Tf (\(Aug 1999 - Current\)) Tj /F2 10 Tf ( of experience in software design and programming for Edge Router) Tj T* (Platform and network switch silicon Ingress/Egress pipelines.) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 80 Tm  T* ET
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Technical Leader, Cisco Systems Inc \(Jun 2018 - Curr\), San Jose, US) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Technical Lead, Ericsson Inc \(Apr 2013 - May 2018\), Santa Clara, US) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Sr. Staff Engineer, Broadcom Corporation \(Oct 2010 - April 2013\), San Jose, US) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Senior Software Engineer, WindRiver Systems \(Dec2006 - Oct 2010\), Alameda, US) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Senior Software Engineer, Wipro Technologies \(May 2000 - Nov 2006\), Bangalore, India) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 66 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 3.10939 Tw 12 TL /F2 10 Tf 0 0 0 rg (Programming) Tj /F1 10 Tf ( expertise in C, Python and X86_64/VT-x, Programming Skills in C++/STL and ARMv8) Tj T* 0 Tw (Assembly.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 60 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm -0.038944 Tw 12 TL /F2 10 Tf 0 0 0 rg (Forwarding) Tj /F1 10 Tf ( plane development with Intel DPDK and openVswitch. Forwarding Plane programming skills with) Tj T* 0 Tw (Openflow and P4.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 0 0 rg (Development) Tj /F1 10 Tf ( of Broadcom SDK APIs and Deep packet Inspection regex programming.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Master of Science \(MS\), Electrical Engineering, San Jose State University.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 34.34646 377.7087 cm
Q
q
1 0 0 1 34.34646 344.7087 cm
q
BT 1 0 0 1 0 3.5 Tm 21 TL /F2 17.5 Tf 0 0 0 rg (Significant Contributions) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 314.7087 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 .501961 rg (CISCO SYSTEMS INC) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 302.7087 cm
Q
q
1 0 0 1 34.34646 302.7087 cm
Q
q
1 0 0 1 34.34646 158.7087 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 129 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 129 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Involved in development and support of Cisco Nexus Data center router platform.) Tj T* ET
Q
Q
q
1 0 0 1 23 123 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 120 cm
Q
q
1 0 0 1 20 120 cm
Q
q
1 0 0 1 20 96 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.097334 Tw (Pioneered IEEE1588 1-step ptp design with kernel timestamping for L2, Vlan and L3 Multicast based) Tj T* 0 Tw (boundary clocks.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 78 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Achieved less than 200 nano seconds with 1000+ ptp sessions with Broadcom Jericho based platform.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 72 cm
Q
q
1 0 0 1 20 48 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .081056 Tw (Designed mechanisms to profile longevity clock performances, and statistical analysis to determine PTP) Tj T* 0 Tw (corrections and Time interval variance.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 5.478556 Tw 12 TL /F1 10 Tf 0 0 0 rg (Achieved Class B Timing \() Tj (<) Tj (40ns\) with integration of Microsemi Servo controller and Time) Tj T* 0 Tw (synchronization algorithm.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Involved in 5G Timing integration for Telecom boundary clock \(ITU 8275.1\) solutions.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 34.34646 158.7087 cm
Q
q
1 0 0 1 34.34646 128.7087 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 .501961 rg (ERICSSON INC) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 116.7087 cm
Q
q
1 0 0 1 34.34646 116.7087 cm
Q
q
1 0 0 1 34.34646 37.1811 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 64.52756 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 64.52756 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Involved in development of Ericsson Smart Service Edge Routers and Ericsson Virtual Routing platform.) Tj T* ET
Q
Q
q
1 0 0 1 23 58.52756 cm
Q
q
1 0 0 1 23 4.527559 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 24 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.12311 Tw (Improved OpenVswitch/DPDK performance by 40% with hyperscaling PMD threads and rte ring buffers,) Tj T* 0 Tw (CPU Pinning and NUMA awareness for Intel Niantic 10G and Fortville 25G.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 18 cm
Q
q
1 0 0 1 20 6 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Customized openstack neutron ovs plugin and ML2 plugin driver for Ericsson cloud platform.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
 
endstream
endobj
36 0 obj
<<
/Length 11962
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 34.34646 576.7087 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 215 Tm  T* ET
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 216 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Optimized Exact match cache and megaflow cache with openflow ACLs.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 210 cm
Q
q
1 0 0 1 20 186 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.012102 Tw (Developed Virtual Function \(VF\) and Physical Function \(PF\) interfaces for homogeneous access of Data) Tj T* 0 Tw (plane fabric and FPGA components in Xen Hypervisor Dom0 platform.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 186 cm
Q
q
1 0 0 1 20 180 cm
Q
q
1 0 0 1 20 180 cm
Q
q
1 0 0 1 20 156 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .457129 Tw (Bootstrap Control Plane Processor, Data Plane Spider NPU, and Switch Fabric of 40x10G/4x100G line) Tj T* 0 Tw (card.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 150 cm
Q
q
1 0 0 1 20 126 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .072514 Tw (Integration of uboot, mini-kernel, linux drivers, and Configuration of Non Transparent PCI Bridge, FPGA,) Tj T* 0 Tw (core and serdes PLL, power and fantray modules.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 120 cm
Q
q
1 0 0 1 20 96 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.285223 Tw (Hardware Configurations with Shmoo of DDR4 SDRAM, TLB Mapping of non-transparent PCI bridge) Tj T* 0 Tw (slave devices, eTCAM Slice Configuration and Nor-flash Memory Map.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 78 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Extend 12x10G PHY to 1x100G \(4x25G\) PHY configuratons and SFI lane mappings.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 72 cm
Q
q
1 0 0 1 20 48 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .940191 Tw (Integrate open source linux modules with third party SDK, and derive solutions to resolve namespace) Tj T* 0 Tw (collisions and initialization sequences.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.136845 Tw (Isolate hardware and software issues related to Core PLL, PCI Gen3 hot plug, I2C, GPIO, MDIO,) Tj T* 0 Tw (Serdes and PHY.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Resolve Packet drops, credit assignments and calendar resolution, and link partner negotiations.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 34.34646 576.7087 cm
Q
q
1 0 0 1 34.34646 546.7087 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 .501961 rg (BROADCOM CORPORATION) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 534.7087 cm
Q
q
1 0 0 1 34.34646 534.7087 cm
Q
q
1 0 0 1 34.34646 372.7087 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 147 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 123 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 2.354821 Tw (Involved in development and support of Broadcom SDK interfaces and Silicon-On-Chip driver interfaces for) Tj T* 0 Tw 9.89324 Tw (32x40G/100+x10G \( BCM56850/Trident2\), 240Gb/s Switch \(BCM56640/Triumph3\), HiGig2 Switch) Tj T* 0 Tw (\(bcm88732/shadow\)) Tj T* ET
Q
Q
q
1 0 0 1 23 117 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 114 cm
Q
q
1 0 0 1 20 114 cm
Q
q
1 0 0 1 20 102 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Design and implementation of chunked Memory support for efficient memory table reads and writes.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 96 cm
Q
q
1 0 0 1 20 84 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Add regex compiler optimizations and configurations of Deep Packet Inspection \(DPI\) flow table.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 78 cm
Q
q
1 0 0 1 20 78 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.701056 Tw (Design and Implementation of Wireless LAN CAPWAP Tunnel SDK Interfaces and support roaming) Tj T* 0 Tw (configurations.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Design and Development of 1588 one-step and two-step time stamping and synchronization modules.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Development of L2 Tunneling Protocol interfaces for MAC-in-MAC, TRILL and GRE.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Maintenance of QOS, VLAN and PLL Programming interfaces.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 34.34646 372.7087 cm
Q
q
1 0 0 1 34.34646 342.7087 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 .501961 rg (WINDRIVER SYSTEMS) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 330.7087 cm
Q
q
1 0 0 1 34.34646 168.7087 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 156 cm
Q
q
1 0 0 1 20 156 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 141 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 141 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Involved in WindRiver Linux platform framework and tools development.) Tj T* ET
Q
Q
q
1 0 0 1 23 135 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 132 cm
Q
q
1 0 0 1 20 132 cm
Q
q
1 0 0 1 20 120 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Hash Algorithm and Memory optimizations for dynamic memory pool stack and replishments.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 114 cm
Q
q
1 0 0 1 20 90 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.946964 Tw (Design and Implementation of x86_64 dynamic instrumentation \(sensorpoint\) manager, which) Tj T* 0 Tw (includes trap and jmp instrumentation for linux kernel and VxWorks) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Design and Development of MIPS Linux Kernel exception redirects.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Memory optimizations of data allocations and atomic operations.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 54 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Developed of exception redirect handler for PPC and X86_VT Hypervisor.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Developed MIPS and ARM static/shared library loader to load instrumented binary stubs.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Maintenance of ARM and MIPS stack walk, trace back mechanisms.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 34.34646 168.7087 cm
Q
q
1 0 0 1 34.34646 138.7087 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 0 rg (PAST PROJECTS) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 120.7087 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F4 10 Tf 0 0 0 rg (WIPRO TECHNOLOGIES) Tj /F1 10 Tf ( - Development of 802.11b and WindRiver Vxworks Drivers.) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 114.7087 cm
Q
q
1 0 0 1 34.34646 60.70866 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Developed Windriver Vxworks BSP for ARMv6 based network boards.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Developed 802.11b wireless device stack and access point in Linux) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Design and Development of L2 switch and STP Protocol for Wireless LAN Access point.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 34.34646 60.70866 cm
Q
q
1 0 0 1 34.34646 42.70866 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F4 10 Tf 0 0 0 rg (EMBEDDED RESOURCES PRIVATE LIMITED) Tj /F1 10 Tf ( - Development of Solaris, pSOS Network DPLI Drivers.) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 37.1811 cm
Q
 
endstream
endobj
37 0 obj
<<
/Length 3562
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 34.34646 774.7087 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.57162 Tw (Implemented Solaris and pSOS PNA+ Loop back network driver and DLPI STREAMS Driver, and added) Tj T* 0 Tw (promiscuous and multicast features.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 34.34646 774.7087 cm
Q
q
1 0 0 1 34.34646 744.7087 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 0 rg (ACADEMIC PROJECTS) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 732.7087 cm
Q
q
1 0 0 1 34.34646 660.7087 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 30 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 4.107723 Tw (Master's Project work involved Development of Zigbee Down conversion Receiver based on 45nm) Tj T* 0 Tw 2.098667 Tw (Technology. The project involved development of LNA, Filter, Balun and Mixer modules which operates) Tj T* 0 Tw (between 2.4-2.483Mhz for channels 11-26.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .842514 Tw (Bachelor's Project work involved Development of Fuzzy logic based temperature controller with inputs from) Tj T* 0 Tw (industrial pH and temperature sensors.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 34.34646 660.7087 cm
Q
q
1 0 0 1 34.34646 630.7087 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 0 rg (OPEN SOURCE PROJECTS) Tj T* ET
Q
Q
q
1 0 0 1 34.34646 618.7087 cm
Q
q
1 0 0 1 34.34646 546.7087 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Inspectshow) Tj 0 0 0 rg ( : Deep inspection of python internals.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Peekextn) Tj 0 0 0 rg ( : Dictionary of file extensions from soures.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (CallTree) Tj 0 0 0 rg ( : API Call tree with sources.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (apiParse) Tj 0 0 0 rg ( : Pattern based API parsing.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 34.34646 546.7087 cm
Q
 
endstream
endobj
38 0 obj
<<
/Nums [ 0 39 0 R 1 40 0 R 2 41 0 R ]
>>
endobj
39 0 obj
<<
/S /D /St 1
>>
endobj
40 0 obj
<<
/S /D /St 2
>>
endobj
41 0 obj
<<
/S /D /St 3
>>
endobj
xref
0 42
0000000000 65535 f 
0000000073 00000 n 
0000000135 00000 n 
0000000242 00000 n 
0000000354 00000 n 
0000000538 00000 n 
0000000734 00000 n 
0000000920 00000 n 
0000001113 00000 n 
0000001232 00000 n 
0000001400 00000 n 
0000001576 00000 n 
0000001831 00000 n 
0000002007 00000 n 
0000002176 00000 n 
0000002292 00000 n 
0000002524 00000 n 
0000002723 00000 n 
0000002919 00000 n 
0000003115 00000 n 
0000003311 00000 n 
0000003557 00000 n 
0000003663 00000 n 
0000003936 00000 n 
0000004011 00000 n 
0000004121 00000 n 
0000004243 00000 n 
0000004409 00000 n 
0000004528 00000 n 
0000004655 00000 n 
0000004790 00000 n 
0000004922 00000 n 
0000005050 00000 n 
0000005182 00000 n 
0000005304 00000 n 
0000005379 00000 n 
0000015788 00000 n 
0000027803 00000 n 
0000031417 00000 n 
0000031476 00000 n 
0000031510 00000 n 
0000031544 00000 n 
trailer
<<
/ID 
[<ede812a0b19e0c831a099377b55babb3><ede812a0b19e0c831a099377b55babb3>]
% ReportLab generated PDF document -- digest (http://www.reportlab.com)

/Info 22 0 R
/Root 21 0 R
/Size 42
>>
startxref
31578
%%EOF
