
---------- Begin Simulation Statistics ----------
final_tick                                23556279375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    424                       # Simulator instruction rate (inst/s)
host_mem_usage                                8779224                       # Number of bytes of host memory used
host_op_rate                                      434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20698.54                       # Real time elapsed on the host
host_tick_rate                                 966127                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8772622                       # Number of instructions simulated
sim_ops                                       8985903                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019997                       # Number of seconds simulated
sim_ticks                                 19997415000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.309322                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  439626                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               451782                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                603                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5429                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            461823                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4327                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5669                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1342                       # Number of indirect misses.
system.cpu.branchPred.lookups                  505977                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16970                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          817                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3127176                       # Number of instructions committed
system.cpu.committedOps                       3174913                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.026840                       # CPI: cycles per instruction
system.cpu.discardedOps                         14650                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1779409                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            106738                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           827172                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2820947                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330378                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      541                       # number of quiesce instructions executed
system.cpu.numCycles                          9465461                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       541                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2212202     69.68%     69.68% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1739      0.05%     69.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::MemRead                 112660      3.55%     73.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                848312     26.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3174913                       # Class of committed instruction
system.cpu.quiesceCycles                     22530403                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6644514                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1030                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        775121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              244567                       # Transaction distribution
system.membus.trans_dist::ReadResp             246756                       # Transaction distribution
system.membus.trans_dist::WriteReq             146361                       # Transaction distribution
system.membus.trans_dist::WriteResp            146361                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          363                       # Transaction distribution
system.membus.trans_dist::WriteClean               72                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1761                       # Transaction distribution
system.membus.trans_dist::ReadExReq               184                       # Transaction distribution
system.membus.trans_dist::ReadExResp              184                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1866                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           323                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       385309                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        385309                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         5365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       772145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       783433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       770618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       770618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1559416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       119424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       119424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        58944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        77430                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24659436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24659436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24856290                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1164108                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000897                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029934                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1163064     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                    1044      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1164108                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1976928178                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11356250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             5166562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2160250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9081195                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1506398075                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           10101750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       526776                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       526776                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5278                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8958                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1544192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1568768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1687408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8294                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12582                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24707072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25100288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26867474                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2792130500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             14.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2258179723                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1478328000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3277224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2457918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3277224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9012365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3277224                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2457918                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5735141                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3277224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5735141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5735141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14747506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2457918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5735141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8193059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2457918                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       845109                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3303027                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2457918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8193059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       845109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11496086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       243997                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       243997                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       141312                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       141312                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       759808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       770618                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24313856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24659436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       471110                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       471110    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       471110                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1112819250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1361284000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1608031838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13108894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19663341                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1640804074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     32772236                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     32822242                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     65594478                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1640804074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45931137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19663341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1706398552                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8716288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26869760                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15990784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     26083328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       272384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4681728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       499712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3022848                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29495012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    878295920                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    435870736                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1343661668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    504692431                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    799642554                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1304334985                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29495012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1382988351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1235513290                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2647996654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       119424                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       120768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       119424                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       119424                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1866                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1887                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5971972                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        67209                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        6039181                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5971972                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5971972                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5971972                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        67209                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       6039181                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15597568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15646572                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8716288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9071808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       243712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              244483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          435                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       136192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             141747                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        50006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    779979212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       845109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1555401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             782429729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1392180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13108894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    435870736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3277224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            453649034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1392180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     13158901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1215849949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3277224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       845109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1555401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1236078763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    379689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006463128500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          308                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          308                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              445051                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             149806                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      244483                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     141747                       # Number of write requests accepted
system.mem_ctrls.readBursts                    244483                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   141747                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8855                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7874442040                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1221335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14286450790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32237.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58487.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       183                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   227872                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  131927                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                244482                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               141747                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  215490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    366                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.808035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.288873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.725028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          665      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          657      2.50%      5.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          405      1.54%      6.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          331      1.26%      7.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          418      1.59%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          338      1.29%     10.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          411      1.57%     12.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          449      1.71%     14.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22560     86.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26234                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     793.168831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    978.930479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           172     55.84%     55.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.32%     56.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           42     13.64%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.32%     70.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.97%     71.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           80     25.97%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.97%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      1.62%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           308                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     460.256494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    142.667792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.870953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            136     44.16%     44.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      4.55%     48.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      3.57%     52.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      2.27%     54.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.97%     55.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.32%     55.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.65%     56.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.65%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.32%     57.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.32%     57.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      1.95%     59.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          124     40.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           308                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15633088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9072576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15646572                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9071808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       453.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    782.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    453.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19997285625                       # Total gap between requests
system.mem_ctrls.avgGap                      51775.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15583808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29632                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8715264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 50006.463335386099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 779291123.377696514130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 845109.230368025019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1552200.621930384310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1481791.521554160863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13108894.324591452256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 435819529.674210369587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3277223.581147863064                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       243712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          435                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       136192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1499540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14244562150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19043295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21345805                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18270312750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4415879250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 348418476750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    656476250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     74977.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58448.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71861.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43921.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  42000718.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1078095.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2558288.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    641090.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14357408245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1081920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4560796130                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1082                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           541                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     26029062.153420                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    156113611.620200                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          541    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1186625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545268625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             541                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9474556750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14081722625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1533809                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1533809                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1533809                       # number of overall hits
system.cpu.icache.overall_hits::total         1533809                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1866                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1866                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1866                       # number of overall misses
system.cpu.icache.overall_misses::total          1866                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     82791250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82791250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82791250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82791250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1535675                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1535675                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1535675                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1535675                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001215                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001215                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001215                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001215                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44368.301179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44368.301179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44368.301179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44368.301179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1866                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1866                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1866                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1866                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     79902750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     79902750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     79902750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     79902750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001215                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42820.337621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42820.337621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42820.337621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42820.337621                       # average overall mshr miss latency
system.cpu.icache.replacements                   1633                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1533809                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1533809                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1866                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1866                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82791250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82791250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1535675                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1535675                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44368.301179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44368.301179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1866                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1866                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     79902750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     79902750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42820.337621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42820.337621                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.781509                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               38682                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1633                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.687691                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.781509                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.831605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.831605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3073216                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3073216                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       185748                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           185748                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       185748                       # number of overall hits
system.cpu.dcache.overall_hits::total          185748                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            670                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          670                       # number of overall misses
system.cpu.dcache.overall_misses::total           670                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51756125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51756125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51756125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51756125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       186418                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       186418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       186418                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       186418                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003594                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003594                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003594                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003594                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77247.947761                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77247.947761                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77247.947761                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77247.947761                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          363                       # number of writebacks
system.cpu.dcache.writebacks::total               363                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          163                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          507                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          507                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5619                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5619                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38140000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38140000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38140000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38140000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12277250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12277250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002720                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002720                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002720                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002720                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75226.824458                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75226.824458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75226.824458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75226.824458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.952839                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.952839                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    491                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       113751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          113751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          324                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           324                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24300000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24300000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       114075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       114075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        75000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        75000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          323                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          323                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          570                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          570                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23743625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23743625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12277250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12277250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73509.674923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73509.674923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21539.035088                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21539.035088                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        71997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          71997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27456125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27456125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        72343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        72343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79352.962428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79352.962428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5049                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5049                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14396375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14396375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78241.168478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78241.168478                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       385309                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       385309                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4018928500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4018928500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10430.403910                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10430.403910                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        77161                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        77161                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       308148                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       308148                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3884526928                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3884526928                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12606.042966                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12606.042966                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           477.529863                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               11656                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               563                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.703375                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   477.529863                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.932676                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932676                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3828651                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3828651                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23556279375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23556426250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    424                       # Simulator instruction rate (inst/s)
host_mem_usage                                8779224                       # Number of bytes of host memory used
host_op_rate                                      434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20698.64                       # Real time elapsed on the host
host_tick_rate                                 966129                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8772631                       # Number of instructions simulated
sim_ops                                       8985918                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019998                       # Number of seconds simulated
sim_ticks                                 19997561875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.308903                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  439628                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               451786                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                604                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5431                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            461823                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4327                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5669                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1342                       # Number of indirect misses.
system.cpu.branchPred.lookups                  505983                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16972                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          817                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3127185                       # Number of instructions committed
system.cpu.committedOps                       3174928                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.026906                       # CPI: cycles per instruction
system.cpu.discardedOps                         14657                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1779426                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            106738                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           827174                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2821136                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330370                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      541                       # number of quiesce instructions executed
system.cpu.numCycles                          9465696                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       541                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2212210     69.68%     69.68% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1739      0.05%     69.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.73% # Class of committed instruction
system.cpu.op_class_0::MemRead                 112666      3.55%     73.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                848312     26.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3174928                       # Class of committed instruction
system.cpu.quiesceCycles                     22530403                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6644560                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1030                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        775125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              244567                       # Transaction distribution
system.membus.trans_dist::ReadResp             246758                       # Transaction distribution
system.membus.trans_dist::WriteReq             146361                       # Transaction distribution
system.membus.trans_dist::WriteResp            146361                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          364                       # Transaction distribution
system.membus.trans_dist::WriteClean               72                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1762                       # Transaction distribution
system.membus.trans_dist::ReadExReq               184                       # Transaction distribution
system.membus.trans_dist::ReadExResp              184                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1867                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           324                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       385309                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        385309                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         5368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       772148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       783436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       770618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       770618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1559422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       119488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       119488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        77558                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24659436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24659436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24856482                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1164110                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000897                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029934                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1163066     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                    1044      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1164110                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1976935303                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11356250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             5168937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2160250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9086945                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1506398075                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           10106750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       526776                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       526776                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5278                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8958                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1544192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1568768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1687408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8294                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12582                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24707072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25100288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26867474                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2792130500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             14.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2258179723                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         11.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1478328000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3277200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2457900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3277200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9012299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3277200                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2457900                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5735099                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3277200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5735099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5735099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14747398                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2457900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5735099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8192999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2457900                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       845103                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3303003                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2457900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8192999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       845103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11496001                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       243997                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       243997                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       141312                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       141312                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       759808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       770618                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24313856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24659436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       471110                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       471110    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       471110                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1112819250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1361284000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1608020028                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13108798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19663197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1640792023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     32771995                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     32822001                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     65593996                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1640792023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45930799                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19663197                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1706386019                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8716288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26869760                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15990784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     26083328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       272384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4681728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       499712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3022848                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29494796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    878289469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    435867535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1343651800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    504688725                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    799636681                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1304325405                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29494796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1382978194                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1235504216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2647977205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       119488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       120832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       119488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       119488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1867                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1888                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5975128                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        67208                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        6042337                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5975128                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5975128                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5975128                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        67208                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       6042337                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15597568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15646636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8716288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9071872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       243712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              244484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          436                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       136192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             141748                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        50006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    779973484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       845103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1558590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             782427183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1395370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13108798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    435867535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3277200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            453648903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1395370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     13158804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1215841019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3277200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       845103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1558590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1236076085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    379689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006463128500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          308                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          308                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              445054                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             149806                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      244484                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     141748                       # Number of write requests accepted
system.mem_ctrls.readBursts                    244484                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   141748                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8855                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7874460040                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1221340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14286495040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32236.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58486.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       183                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   227872                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  131927                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                244483                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               141748                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  215490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    366                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.808035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.288873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.725028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          665      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          657      2.50%      5.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          405      1.54%      6.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          331      1.26%      7.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          418      1.59%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          338      1.29%     10.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          411      1.57%     12.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          449      1.71%     14.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22560     86.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26234                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     793.168831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    978.930479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           172     55.84%     55.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.32%     56.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           42     13.64%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.32%     70.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.97%     71.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           80     25.97%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.97%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      1.62%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           308                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     460.256494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    142.667792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.870953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            136     44.16%     44.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      4.55%     48.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      3.57%     52.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      2.27%     54.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.97%     55.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.32%     55.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.65%     56.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.65%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.32%     57.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.32%     57.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      1.95%     59.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          124     40.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           308                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15633152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9072576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15646636                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9071872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       453.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    782.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    453.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19997683750                       # Total gap between requests
system.mem_ctrls.avgGap                      51776.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15583808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29632                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8715264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 50006.096055647286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 779285399.760764598846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 845103.023340439075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1555389.611714853207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1481780.638320940314                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13108798.044411601499                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 435816328.734324753284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3277199.511102900375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       243712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          436                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       136192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1499540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14244562150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19043295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21390055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18270312750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4415879250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 348418476750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    656476250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     74977.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58448.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71861.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43922.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41904387.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1078095.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2558288.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    641090.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14357411370                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1081920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4560939880                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1082                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           541                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     26029062.153420                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    156113611.620200                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          541    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1186625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545268625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             541                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9474703625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14081722625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1533820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1533820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1533820                       # number of overall hits
system.cpu.icache.overall_hits::total         1533820                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1867                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1867                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1867                       # number of overall misses
system.cpu.icache.overall_misses::total          1867                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     82834375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82834375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82834375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82834375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1535687                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1535687                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1535687                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1535687                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001216                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001216                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001216                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001216                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44367.635244                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44367.635244                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44367.635244                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44367.635244                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1867                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1867                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1867                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1867                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     79944125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     79944125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     79944125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     79944125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001216                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001216                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001216                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001216                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42819.563471                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42819.563471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42819.563471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42819.563471                       # average overall mshr miss latency
system.cpu.icache.replacements                   1634                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1533820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1533820                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1867                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1867                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82834375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82834375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1535687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1535687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001216                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001216                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44367.635244                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44367.635244                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     79944125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     79944125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42819.563471                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42819.563471                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.781525                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3052023                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2062                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1480.127546                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.781525                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.831605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.831605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3073241                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3073241                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       185752                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           185752                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       185752                       # number of overall hits
system.cpu.dcache.overall_hits::total          185752                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          671                       # number of overall misses
system.cpu.dcache.overall_misses::total           671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51834250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51834250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51834250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51834250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       186423                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       186423                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       186423                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       186423                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003599                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003599                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77249.254844                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77249.254844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77249.254844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77249.254844                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          364                       # number of writebacks
system.cpu.dcache.writebacks::total               364                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          163                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          508                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          508                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          508                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          508                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5619                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5619                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38216750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38216750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38216750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38216750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12277250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12277250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002725                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002725                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002725                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002725                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75229.822835                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75229.822835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75229.822835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75229.822835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.952839                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.952839                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    492                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       113755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          113755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24378125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24378125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       114080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       114080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75009.615385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75009.615385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          324                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          570                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          570                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23820375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23820375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12277250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12277250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002840                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002840                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73519.675926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73519.675926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21539.035088                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21539.035088                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        71997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          71997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27456125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27456125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        72343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        72343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79352.962428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79352.962428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5049                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5049                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14396375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14396375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78241.168478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78241.168478                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       385309                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       385309                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4018928500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4018928500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10430.403910                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10430.403910                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        77161                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        77161                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       308148                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       308148                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3884526928                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3884526928                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12606.042966                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12606.042966                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           477.529704                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              191212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1020                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            187.462745                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   477.529704                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.932675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3828672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3828672                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23556426250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
