
*** Running vivado
    with args -log int_13_div3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source int_13_div3.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source int_13_div3.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_13_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_13_div3.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.348 ; gain = 0.000 ; free physical = 154 ; free virtual = 7458
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1970.957 ; gain = 787.609 ; free physical = 143 ; free virtual = 6620
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2016.973 ; gain = 46.016 ; free physical = 173 ; free virtual = 6615

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f6aa936f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2016.973 ; gain = 0.000 ; free physical = 164 ; free virtual = 6618

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f6aa936f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2016.973 ; gain = 0.000 ; free physical = 190 ; free virtual = 6670
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f6aa936f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2016.973 ; gain = 0.000 ; free physical = 190 ; free virtual = 6670
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f6aa936f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2016.973 ; gain = 0.000 ; free physical = 190 ; free virtual = 6670
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f6aa936f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2016.973 ; gain = 0.000 ; free physical = 189 ; free virtual = 6670
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f6aa936f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2016.973 ; gain = 0.000 ; free physical = 189 ; free virtual = 6670
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f6aa936f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2016.973 ; gain = 0.000 ; free physical = 189 ; free virtual = 6670
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2016.973 ; gain = 0.000 ; free physical = 189 ; free virtual = 6670
Ending Logic Optimization Task | Checksum: f6aa936f

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2016.973 ; gain = 0.000 ; free physical = 188 ; free virtual = 6670

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f6aa936f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2016.973 ; gain = 0.000 ; free physical = 187 ; free virtual = 6670

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f6aa936f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2016.973 ; gain = 0.000 ; free physical = 187 ; free virtual = 6670
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_13_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_13_div3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file int_13_div3_drc_opted.rpt -pb int_13_div3_drc_opted.pb -rpx int_13_div3_drc_opted.rpx
Command: report_drc -file int_13_div3_drc_opted.rpt -pb int_13_div3_drc_opted.pb -rpx int_13_div3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_13_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_13_div3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.977 ; gain = 0.000 ; free physical = 201 ; free virtual = 6651
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b82b7108

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2024.977 ; gain = 0.000 ; free physical = 201 ; free virtual = 6651
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.977 ; gain = 0.000 ; free physical = 201 ; free virtual = 6651

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b82b7108

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2024.977 ; gain = 0.000 ; free physical = 181 ; free virtual = 6640

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10310e550

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2040.984 ; gain = 16.008 ; free physical = 171 ; free virtual = 6639

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10310e550

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2040.984 ; gain = 16.008 ; free physical = 171 ; free virtual = 6639
Phase 1 Placer Initialization | Checksum: 10310e550

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2040.984 ; gain = 16.008 ; free physical = 170 ; free virtual = 6639

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19e52dfb1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 165 ; free virtual = 6637

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.000 ; gain = 0.000 ; free physical = 140 ; free virtual = 6627

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1729b7ac9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 140 ; free virtual = 6628
Phase 2 Global Placement | Checksum: 15a5e43d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 137 ; free virtual = 6627

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15a5e43d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 137 ; free virtual = 6627

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 111b5933c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 136 ; free virtual = 6626

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10f7dd926

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 135 ; free virtual = 6626

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10f7dd926

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 135 ; free virtual = 6626

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d16934cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 131 ; free virtual = 6621

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d16934cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 131 ; free virtual = 6621

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d16934cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 131 ; free virtual = 6621
Phase 3 Detail Placement | Checksum: 1d16934cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 131 ; free virtual = 6621

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ce37faa3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: ce37faa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 129 ; free virtual = 6622
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.929. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b6ccfb75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 129 ; free virtual = 6622
Phase 4.1 Post Commit Optimization | Checksum: b6ccfb75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 129 ; free virtual = 6622

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b6ccfb75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 130 ; free virtual = 6623

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b6ccfb75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 130 ; free virtual = 6623

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: b6ccfb75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 130 ; free virtual = 6623
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b6ccfb75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 130 ; free virtual = 6623
Ending Placer Task | Checksum: 330b1790

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.000 ; gain = 48.023 ; free physical = 148 ; free virtual = 6642
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2073.000 ; gain = 0.000 ; free physical = 147 ; free virtual = 6643
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_13_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_13_div3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file int_13_div3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2073.000 ; gain = 0.000 ; free physical = 152 ; free virtual = 6630
INFO: [runtcl-4] Executing : report_utilization -file int_13_div3_utilization_placed.rpt -pb int_13_div3_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2073.000 ; gain = 0.000 ; free physical = 162 ; free virtual = 6641
INFO: [runtcl-4] Executing : report_control_sets -verbose -file int_13_div3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2073.000 ; gain = 0.000 ; free physical = 162 ; free virtual = 6641
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2073.000 ; gain = 0.000 ; free physical = 161 ; free virtual = 6642
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_13_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_13_div3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 330b1790 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "in_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 14eecd44b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2244.660 ; gain = 171.660 ; free physical = 133 ; free virtual = 6411
Post Restoration Checksum: NetGraph: e4b28435 NumContArr: 6a3a5016 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14eecd44b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2244.660 ; gain = 171.660 ; free physical = 133 ; free virtual = 6411

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14eecd44b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2258.660 ; gain = 185.660 ; free physical = 122 ; free virtual = 6395

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14eecd44b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2258.660 ; gain = 185.660 ; free physical = 122 ; free virtual = 6395
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c028bf6a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 145 ; free virtual = 6386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.981  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2 Router Initialization | Checksum: 1ae5506a2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 145 ; free virtual = 6386

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ec980975

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 140 ; free virtual = 6381

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1eb66752a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 139 ; free virtual = 6380
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 2af525537

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 139 ; free virtual = 6380

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e02caf8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 139 ; free virtual = 6381
Phase 4 Rip-up And Reroute | Checksum: 1e02caf8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 139 ; free virtual = 6381

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e02caf8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 139 ; free virtual = 6381

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e02caf8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 139 ; free virtual = 6381
Phase 5 Delay and Skew Optimization | Checksum: 1e02caf8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 139 ; free virtual = 6381

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e02caf8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 139 ; free virtual = 6381
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Hold Fix Iter | Checksum: 1e02caf8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 139 ; free virtual = 6381
Phase 6 Post Hold Fix | Checksum: 1e02caf8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 139 ; free virtual = 6381

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000104452 %
  Global Horizontal Routing Utilization  = 8.52515e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e02caf8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 133 ; free virtual = 6381

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e02caf8b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 132 ; free virtual = 6380

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1990d22ed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 131 ; free virtual = 6380

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1990d22ed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 132 ; free virtual = 6381
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 154 ; free virtual = 6403

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.480 ; gain = 197.480 ; free physical = 150 ; free virtual = 6403
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2270.480 ; gain = 0.000 ; free physical = 149 ; free virtual = 6403
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_13_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_13_div3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file int_13_div3_drc_routed.rpt -pb int_13_div3_drc_routed.pb -rpx int_13_div3_drc_routed.rpx
Command: report_drc -file int_13_div3_drc_routed.rpt -pb int_13_div3_drc_routed.pb -rpx int_13_div3_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_13_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_13_div3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file int_13_div3_methodology_drc_routed.rpt -pb int_13_div3_methodology_drc_routed.pb -rpx int_13_div3_methodology_drc_routed.rpx
Command: report_methodology -file int_13_div3_methodology_drc_routed.rpt -pb int_13_div3_methodology_drc_routed.pb -rpx int_13_div3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_13_div3/fir_prj/solution1/impl/vhdl/project.runs/impl_1/int_13_div3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file int_13_div3_power_routed.rpt -pb int_13_div3_power_summary_routed.pb -rpx int_13_div3_power_routed.rpx
Command: report_power -file int_13_div3_power_routed.rpt -pb int_13_div3_power_summary_routed.pb -rpx int_13_div3_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file int_13_div3_route_status.rpt -pb int_13_div3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file int_13_div3_timing_summary_routed.rpt -pb int_13_div3_timing_summary_routed.pb -rpx int_13_div3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file int_13_div3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file int_13_div3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file int_13_div3_bus_skew_routed.rpt -pb int_13_div3_bus_skew_routed.pb -rpx int_13_div3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul 24 11:54:52 2018...
