SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx100t
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package fgg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory F:/jiaweiwei/Project/SISO_BASE_Transmitter_20150703_FPGA/ofdm_syn/ipcore_dir/complex_multiplier_ip_17_17/
SET_PREFERENCE workingdirectory F:/jiaweiwei/Project/SISO_BASE_Transmitter_20150703_FPGA/ofdm_syn/ipcore_dir/complex_multiplier_ip_17_17/tmp/
SET_PREFERENCE subworkingdirectory F:/jiaweiwei/Project/SISO_BASE_Transmitter_20150703_FPGA/ofdm_syn/ipcore_dir/complex_multiplier_ip_17_17/tmp/_cg/
SET_PREFERENCE transientdirectory F:/jiaweiwei/Project/SISO_BASE_Transmitter_20150703_FPGA/ofdm_syn/ipcore_dir/complex_multiplier_ip_17_17/tmp/_cg/_dbg/
SET_PREFERENCE designentry Advanced
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name complex_multiplier_ip_17_17
SET_PARAMETER APortWidth 17
SET_PARAMETER BPortWidth 17
SET_PARAMETER MultType Use_Mults
SET_PARAMETER OptimizeGoal Resources
SET_PARAMETER OutputWidthHigh 33
SET_PARAMETER OutputWidthLow 0
SET_PARAMETER RoundMode Truncate
SET_PARAMETER Latency 6
SET_PARAMETER ClockEnable false
SET_PARAMETER SyncClear false
SET_PARAMETER SclrCePriority SCLR_overrides_CE
SET_CORE_NAME Complex Multiplier
SET_CORE_VERSION 3.1
SET_CORE_VLNV xilinx.com:ip:cmpy:3.1
SET_CORE_CLASS com.xilinx.ip.cmpy_v3_1.cmpy_v3_1
SET_CORE_PATH D:/jiaweiwei/Xilinx/Xilinx_ISE_DS_Win_13.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v3_1
SET_CORE_GUIPATH D:/jiaweiwei/Xilinx/Xilinx_ISE_DS_Win_13.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v3_1/gui/cmpy_v3_1.tcl
SET_CORE_DATASHEET D:\jiaweiwei\Xilinx\Xilinx_ISE_DS_Win_13.1\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cmpy_v3_1\doc\cmpy_ds291.pdf
ADD_CORE_DOCUMENT <D:\jiaweiwei\Xilinx\Xilinx_ISE_DS_Win_13.1\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cmpy_v3_1\doc\ds291_rf\rounding.pdf><rounding.pdf>
ADD_CORE_DOCUMENT <D:\jiaweiwei\Xilinx\Xilinx_ISE_DS_Win_13.1\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cmpy_v3_1\doc\cmpy_ds291.pdf><cmpy_ds291.pdf>
ADD_CORE_DOCUMENT <D:\jiaweiwei\Xilinx\Xilinx_ISE_DS_Win_13.1\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cmpy_v3_1\doc\cmpy_v3_1_vinfo.html><cmpy_v3_1_vinfo.html>
ADD_CORE_DOCUMENT <D:\jiaweiwei\Xilinx\Xilinx_ISE_DS_Win_13.1\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cmpy_v3_1\doc\cmpy_v3_1_readme.txt><cmpy_v3_1_readme.txt>
