// Seed: 500306572
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7
);
  always_latch begin
    id_3 = id_2;
  end
  wor id_9;
  tri1 id_10, id_11;
  for (id_12 = id_6; 1; id_11 = 1) begin
    final @(posedge 1 or posedge 1) #(1) id_9 = id_11;
  end
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output wor id_2,
    output uwire id_3,
    input uwire id_4,
    input wire id_5,
    input uwire id_6,
    output tri0 id_7,
    input uwire id_8,
    output tri1 id_9,
    input wor id_10,
    input supply0 id_11
);
  wire id_13;
  module_0(
      id_7, id_5, id_8, id_3, id_2, id_8, id_10, id_10
  );
  assign id_2 = -1;
endmodule
