Specification      : D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/hwcosim.spec
Data archive       : C:/Xilinx/13.4/ISE_DS/ISE/sysgen/hwcosim/data/hwcosim.dat
Output destination : D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066
Search paths       : 

INFO:HWCoSim - Processing custom design constraints file 'D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/sysgen_hwcosim.ucf'
INFO:HWCoSim - Processing module 'jtag'
INFO:HWCoSim - Extracting hardware co-simulation files
INFO:HWCoSim - Synthesizing design under test using XST
------------------------------------------------------------------------
Running command:
xst -ifn xst_ddc_bpm_476_066_cw.scr
------------------------------------------------------------------------
Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Reading constraint file ddc_bpm_476_066_cw.xcf.
XCF parsing done.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/xst_ddc_bpm_476_066.prj"
Synthesis Constraint File          : "ddc_bpm_476_066_cw.xcf"

---- Target Parameters
Output Format                      : NGC
Output File Name                   : "ddc_bpm_476_066_cw"
Target Device                      : xc6vlx240t

---- Source Options
Top Module Name                    : ddc_bpm_476_066_cw
Generics, Parameters               : { }

---- Target Options
Add IO Buffers                     : NO

---- General Options
Bus Delimiter                      : <>
Case Specifier                     : maintain
Cross Clock Analysis               : YES
Global Optimization                : AllClockNets
Hierarchy Separator                : /
Optimization Effort                : 2
Optimization Goal                  : SPEED
Write Timing Constraints           : YES

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066.vhd" into library work
Parsing entity <addsb_11_0_239e4f614ba09ab1>.
Parsing architecture <addsb_11_0_239e4f614ba09ab1_a> of entity <addsb_11_0_239e4f614ba09ab1>.
Parsing entity <addsb_11_0_26986301a9f671cd>.
Parsing architecture <addsb_11_0_26986301a9f671cd_a> of entity <addsb_11_0_26986301a9f671cd>.
Parsing entity <addsb_11_0_8b0747970e52f130>.
Parsing architecture <addsb_11_0_8b0747970e52f130_a> of entity <addsb_11_0_8b0747970e52f130>.
Parsing entity <cmpy_v5_0_3b811ae68acefe54>.
Parsing architecture <cmpy_v5_0_3b811ae68acefe54_a> of entity <cmpy_v5_0_3b811ae68acefe54>.
Parsing entity <crdc_v5_0_c696cab06d05141f>.
Parsing architecture <crdc_v5_0_c696cab06d05141f_a> of entity <crdc_v5_0_c696cab06d05141f>.
Parsing entity <dds_cmplr_v5_0_61b575ede3cdcc97>.
Parsing architecture <dds_cmplr_v5_0_61b575ede3cdcc97_a> of entity <dds_cmplr_v5_0_61b575ede3cdcc97>.
Parsing entity <fifo_fg84_eb14fe4ff6e94f10>.
Parsing architecture <fifo_fg84_eb14fe4ff6e94f10_a> of entity <fifo_fg84_eb14fe4ff6e94f10>.
Parsing entity <fr_cmplr_v6_2_18f29f20340149ad>.
Parsing architecture <fr_cmplr_v6_2_18f29f20340149ad_a> of entity <fr_cmplr_v6_2_18f29f20340149ad>.
Parsing entity <fr_cmplr_v6_3_ace50544d08c0fa2>.
Parsing architecture <fr_cmplr_v6_3_ace50544d08c0fa2_a> of entity <fr_cmplr_v6_3_ace50544d08c0fa2>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <xlcomplex_multiplier_a3a52a268f0fdc1111e428e7f4c7c82c>.
Parsing architecture <behavior> of entity <xlcomplex_multiplier_a3a52a268f0fdc1111e428e7f4c7c82c>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <delay_961b43f67a>.
Parsing architecture <behavior> of entity <delay_961b43f67a>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <reinterpret_b62f4240f0>.
Parsing architecture <behavior> of entity <reinterpret_b62f4240f0>.
Parsing entity <xlfir_compiler_f2c7c44676002d9d1ddd37aadd8fa2dd>.
Parsing architecture <behavior> of entity <xlfir_compiler_f2c7c44676002d9d1ddd37aadd8fa2dd>.
Parsing entity <reinterpret_82c3c799ff>.
Parsing architecture <behavior> of entity <reinterpret_82c3c799ff>.
Parsing entity <xlfir_compiler_52c88536e29a15c41326a5474a79ddd9>.
Parsing architecture <behavior> of entity <xlfir_compiler_52c88536e29a15c41326a5474a79ddd9>.
Parsing entity <constant_6293007044>.
Parsing architecture <behavior> of entity <constant_6293007044>.
Parsing entity <constant_f394f3309c>.
Parsing architecture <behavior> of entity <constant_f394f3309c>.
Parsing entity <xlcordic_9e4d17ba3bb0672355e88db8ecc75dae>.
Parsing architecture <behavior> of entity <xlcordic_9e4d17ba3bb0672355e88db8ecc75dae>.
Parsing entity <concat_ccccdd2c6d>.
Parsing architecture <behavior> of entity <concat_ccccdd2c6d>.
Parsing entity <reinterpret_7ea107432a>.
Parsing architecture <behavior> of entity <reinterpret_7ea107432a>.
Parsing entity <reinterpret_3cfe81c7ab>.
Parsing architecture <behavior> of entity <reinterpret_3cfe81c7ab>.
Parsing entity <reinterpret_f5c4fbeb84>.
Parsing architecture <behavior> of entity <reinterpret_f5c4fbeb84>.
Parsing entity <expr_24cbf78c62>.
Parsing architecture <behavior> of entity <expr_24cbf78c62>.
Parsing entity <expr_375d7bbece>.
Parsing architecture <behavior> of entity <expr_375d7bbece>.
Parsing entity <xlfifogen>.
Parsing architecture <behavior> of entity <xlfifogen>.
Parsing entity <inverter_e5b38cca3b>.
Parsing architecture <behavior> of entity <inverter_e5b38cca3b>.
Parsing entity <xldivider_generator_8067167c50d541f9db6fbd4cb8647ec0>.
Parsing architecture <behavior> of entity <xldivider_generator_8067167c50d541f9db6fbd4cb8647ec0>.
Parsing entity <relational_7df1f36670>.
Parsing architecture <behavior> of entity <relational_7df1f36670>.
Parsing entity <xladdsub>.
Parsing architecture <behavior> of entity <xladdsub>.
Parsing entity <xldds_compiler_b7bbc719459e4bb4074716a9175f7d86>.
Parsing architecture <behavior> of entity <xldds_compiler_b7bbc719459e4bb4074716a9175f7d86>.
Parsing entity <datareg_en_entity_d513c2af8e>.
Parsing architecture <structural> of entity <datareg_en_entity_d513c2af8e>.
Parsing entity <datareg_en_entity_ed2b157c46>.
Parsing architecture <structural> of entity <datareg_en_entity_ed2b157c46>.
Parsing entity <datareg_en1_entity_27b7a7ecec>.
Parsing architecture <structural> of entity <datareg_en1_entity_27b7a7ecec>.
Parsing entity <mixer_entity_88731be87c>.
Parsing architecture <structural> of entity <mixer_entity_88731be87c>.
Parsing entity <decim35_entity_819db4a82a>.
Parsing architecture <structural> of entity <decim35_entity_819db4a82a>.
Parsing entity <channel0_entity_d0bb29746d>.
Parsing architecture <structural> of entity <channel0_entity_d0bb29746d>.
Parsing entity <channel1_entity_803b128f1d>.
Parsing architecture <structural> of entity <channel1_entity_803b128f1d>.
Parsing entity <channel2_entity_4157dc170f>.
Parsing architecture <structural> of entity <channel2_entity_4157dc170f>.
Parsing entity <channel3_entity_ca112f786b>.
Parsing architecture <structural> of entity <channel3_entity_ca112f786b>.
Parsing entity <datareg_en_entity_77b3c3385e>.
Parsing architecture <structural> of entity <datareg_en_entity_77b3c3385e>.
Parsing entity <unsigned2signed1_entity_8b83acfe5a>.
Parsing architecture <structural> of entity <unsigned2signed1_entity_8b83acfe5a>.
Parsing entity <delta_sigma_fpga_entity_fffe703802>.
Parsing architecture <structural> of entity <delta_sigma_fpga_entity_fffe703802>.
Parsing entity <ddc_bpm_476_066>.
Parsing architecture <structural> of entity <ddc_bpm_476_066>.
Parsing VHDL file "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066_cw.vhd" into library work
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <default_clock_driver>.
Parsing architecture <structural> of entity <default_clock_driver>.
Parsing entity <ddc_bpm_476_066_cw>.
Parsing architecture <structural> of entity <ddc_bpm_476_066_cw>.
Parsing VHDL file "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066_tb.vhd" into library work

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ddc_bpm_476_066_cw> (architecture <structural>) from library <work>.

Elaborating entity <ddc_bpm_476_066> (architecture <structural>) from library <work>.

Elaborating entity <channel0_entity_d0bb29746d> (architecture <structural>) from library <work>.

Elaborating entity <xlfir_compiler_52c88536e29a15c41326a5474a79ddd9> (architecture <behavior>) from library <work>.

Elaborating entity <fr_cmplr_v6_3_ace50544d08c0fa2> (architecture <fr_cmplr_v6_3_ace50544d08c0fa2_a>) from library <work>.

Elaborating entity <constant_6293007044> (architecture <behavior>) from library <work>.

Elaborating entity <constant_f394f3309c> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <datareg_en_entity_d513c2af8e> (architecture <structural>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066.vhd" Line 47114: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <decim35_entity_819db4a82a> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlfir_compiler_f2c7c44676002d9d1ddd37aadd8fa2dd> (architecture <behavior>) from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <fr_cmplr_v6_2_18f29f20340149ad> (architecture <fr_cmplr_v6_2_18f29f20340149ad_a>) from library <work>.

Elaborating entity <reinterpret_82c3c799ff> (architecture <behavior>) from library <work>.

Elaborating entity <mixer_entity_88731be87c> (architecture <structural>) from library <work>.

Elaborating entity <xlcomplex_multiplier_a3a52a268f0fdc1111e428e7f4c7c82c> (architecture <behavior>) from library <work>.

Elaborating entity <cmpy_v5_0_3b811ae68acefe54> (architecture <cmpy_v5_0_3b811ae68acefe54_a>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <datareg_en1_entity_27b7a7ecec> (architecture <structural>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <datareg_en_entity_ed2b157c46> (architecture <structural>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_961b43f67a> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066.vhd" Line 46889: <fde> remains a black-box since it has no binding entity.

Elaborating entity <reinterpret_b62f4240f0> (architecture <behavior>) from library <work>.

Elaborating entity <xlcordic_9e4d17ba3bb0672355e88db8ecc75dae> (architecture <behavior>) from library <work>.

Elaborating entity <crdc_v5_0_c696cab06d05141f> (architecture <crdc_v5_0_c696cab06d05141f_a>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <channel1_entity_803b128f1d> (architecture <structural>) from library <work>.

Elaborating entity <channel2_entity_4157dc170f> (architecture <structural>) from library <work>.

Elaborating entity <channel3_entity_ca112f786b> (architecture <structural>) from library <work>.

Elaborating entity <xldds_compiler_b7bbc719459e4bb4074716a9175f7d86> (architecture <behavior>) from library <work>.

Elaborating entity <dds_cmplr_v5_0_61b575ede3cdcc97> (architecture <dds_cmplr_v5_0_61b575ede3cdcc97_a>) from library <work>.

Elaborating entity <delta_sigma_fpga_entity_fffe703802> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_26986301a9f671cd> (architecture <>) from library <work>.

Elaborating entity <datareg_en_entity_77b3c3385e> (architecture <structural>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066.vhd" Line 46877: <srl16e> remains a black-box since it has no binding entity.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xladdsub> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_8b0747970e52f130> (architecture <>) from library <work>.

Elaborating entity <expr_24cbf78c62> (architecture <behavior>) from library <work>.

Elaborating entity <expr_375d7bbece> (architecture <behavior>) from library <work>.

Elaborating entity <xlfifogen> (architecture <behavior>) with generics from library <work>.

Elaborating entity <fifo_fg84_eb14fe4ff6e94f10> (architecture <>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066.vhd" Line 48208: Assignment to srst ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066.vhd" Line 48181: Net <core_dcount[6]> does not have a driver.

Elaborating entity <inverter_e5b38cca3b> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:871 - "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066.vhd" Line 48240: Using initial value false for op_mem_22_20_front_din since it is never assigned
WARNING:HDLCompiler:1127 - "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066.vhd" Line 48246: Assignment to op_mem_22_20_back ignored, since the identifier is never used

Elaborating entity <xldivider_generator_8067167c50d541f9db6fbd4cb8647ec0> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066.vhd" Line 48285: <dv_gn_v4_0_0f56fc070bed350a> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066.vhd" Line 48303: Net <s_axis_dividend_tdata_net[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\ddc_bpm_476_066.vhd" Line 48304: Net <s_axis_divisor_tdata_net[31]> does not have a driver.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <relational_7df1f36670> (architecture <behavior>) from library <work>.

Elaborating entity <xladdsub> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_239e4f614ba09ab1> (architecture <>) from library <work>.

Elaborating entity <unsigned2signed1_entity_8b83acfe5a> (architecture <structural>) from library <work>.

Elaborating entity <concat_ccccdd2c6d> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <reinterpret_7ea107432a> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_3cfe81c7ab> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_f5c4fbeb84> (architecture <behavior>) from library <work>.

Elaborating entity <default_clock_driver> (architecture <structural>) from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ddc_bpm_476_066_cw>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066_cw.vhd".
    Set property "syn_black_box = true" for instance <persistentdff_inst>.
    Set property "syn_noprune = true" for instance <persistentdff_inst>.
    Set property "optimize_primitives = false" for instance <persistentdff_inst>.
    Set property "dont_touch = true" for instance <persistentdff_inst>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x28>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_35_sg_x13>.
    Set property "syn_keep = true" for signal <persistentdff_inst_q>.
    Set property "KEEP = TRUE" for signal <persistentdff_inst_q>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ddc_bpm_476_066_cw> synthesized.

Synthesizing Unit <ddc_bpm_476_066>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <ddc_bpm_476_066> synthesized.

Synthesizing Unit <channel0_entity_d0bb29746d>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 49271: Output port <s_axis_data_tready> of the instance <bpf_fpga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 49359: Output port <m_axis_dout_tdata_phase> of the instance <rect2pol> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <channel0_entity_d0bb29746d> synthesized.

Synthesizing Unit <xlfir_compiler_52c88536e29a15c41326a5474a79ddd9>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk_logic_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlfir_compiler_52c88536e29a15c41326a5474a79ddd9> synthesized.

Synthesizing Unit <constant_6293007044>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_6293007044> synthesized.

Synthesizing Unit <constant_f394f3309c>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_f394f3309c> synthesized.

Synthesizing Unit <xlconvert_1>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        din_width = 34
        din_bin_pt = 32
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_1> synthesized.

Synthesizing Unit <convert_func_call_1>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        din_width = 34
        din_bin_pt = 32
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_1> synthesized.

Synthesizing Unit <datareg_en_entity_d513c2af8e>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <datareg_en_entity_d513c2af8e> synthesized.

Synthesizing Unit <xlregister_1>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        d_width = 34
        init_value = "0000000000000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_1> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 34
        init_index = 2
        init_value = "0000000000000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 34
        init_index = 2
        init_value = "0000000000000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <decim35_entity_819db4a82a>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 49150: Output port <s_axis_data_tready> of the instance <fir_decim_35_tbt_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 49165: Output port <m_axis_data_tvalid> of the instance <fir_decim_35_tbt_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 49165: Output port <s_axis_data_tready> of the instance <fir_decim_35_tbt_q> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <decim35_entity_819db4a82a> synthesized.

Synthesizing Unit <xlconvert_2>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        din_width = 45
        din_bin_pt = 42
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 2
        overflow = 1
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_2> synthesized.

Synthesizing Unit <convert_func_call_2>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        din_width = 45
        din_bin_pt = 42
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        quantization = 2
        overflow = 1
    Found 27-bit adder for signal <n0007> created at line 46122.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <convert_func_call_2> synthesized.

Synthesizing Unit <xlfir_compiler_f2c7c44676002d9d1ddd37aadd8fa2dd>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk_logic_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlfir_compiler_f2c7c44676002d9d1ddd37aadd8fa2dd> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 45
        init_index = 0
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 45
        init_index = 0
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[35].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[36].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[37].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[38].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[39].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[40].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[41].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[42].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[43].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[44].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 0
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_3> synthesized.

Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 0
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_3> synthesized.

Synthesizing Unit <reinterpret_82c3c799ff>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_82c3c799ff> synthesized.

Synthesizing Unit <mixer_entity_88731be87c>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <mixer_entity_88731be87c> synthesized.

Synthesizing Unit <xlcomplex_multiplier_a3a52a268f0fdc1111e428e7f4c7c82c>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <xlcomplex_multiplier_a3a52a268f0fdc1111e428e7f4c7c82c> synthesized.

Synthesizing Unit <xlconvert_3>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        din_width = 24
        din_bin_pt = 19
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_3> synthesized.

Synthesizing Unit <convert_func_call_3>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        din_width = 24
        din_bin_pt = 19
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_3> synthesized.

Synthesizing Unit <datareg_en1_entity_27b7a7ecec>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <datareg_en1_entity_27b7a7ecec> synthesized.

Synthesizing Unit <xlregister_2>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        d_width = 24
        init_value = "000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_2> synthesized.

Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 24
        init_index = 2
        init_value = "000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_4> synthesized.

Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 24
        init_index = 2
        init_value = "000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_4> synthesized.

Synthesizing Unit <datareg_en_entity_ed2b157c46>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <datareg_en_entity_ed2b157c46> synthesized.

Synthesizing Unit <xlregister_3>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        d_width = 1
        init_value = "0"
    Summary:
	no macro.
Unit <xlregister_3> synthesized.

Synthesizing Unit <synth_reg_w_init_5>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 2
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_5> synthesized.

Synthesizing Unit <single_reg_w_init_5>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 2
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_5> synthesized.

Synthesizing Unit <delay_961b43f67a>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_961b43f67a> synthesized.

Synthesizing Unit <xldelay_1>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 24
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_1> synthesized.

Synthesizing Unit <synth_reg_1>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 24
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_1> synthesized.

Synthesizing Unit <srl17e_1>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 24
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_1> synthesized.

Synthesizing Unit <reinterpret_b62f4240f0>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_b62f4240f0> synthesized.

Synthesizing Unit <xlcordic_9e4d17ba3bb0672355e88db8ecc75dae>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <xlcordic_9e4d17ba3bb0672355e88db8ecc75dae> synthesized.

Synthesizing Unit <xlregister_4>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        d_width = 16
        init_value = "0000000000000000"
    Summary:
	no macro.
Unit <xlregister_4> synthesized.

Synthesizing Unit <synth_reg_w_init_6>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 16
        init_index = 2
        init_value = "0000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_6> synthesized.

Synthesizing Unit <single_reg_w_init_6>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 16
        init_index = 2
        init_value = "0000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_6> synthesized.

Synthesizing Unit <channel1_entity_803b128f1d>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 49495: Output port <s_axis_data_tready> of the instance <bpf_fpga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 49583: Output port <m_axis_dout_tdata_phase> of the instance <rect2pol> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <channel1_entity_803b128f1d> synthesized.

Synthesizing Unit <channel2_entity_4157dc170f>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 49719: Output port <s_axis_data_tready> of the instance <bpf_fpga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 49807: Output port <m_axis_dout_tdata_phase> of the instance <rect2pol> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <channel2_entity_4157dc170f> synthesized.

Synthesizing Unit <channel3_entity_ca112f786b>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 49943: Output port <s_axis_data_tready> of the instance <bpf_fpga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50031: Output port <m_axis_dout_tdata_phase> of the instance <rect2pol> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <channel3_entity_ca112f786b> synthesized.

Synthesizing Unit <xldds_compiler_b7bbc719459e4bb4074716a9175f7d86>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <xldds_compiler_b7bbc719459e4bb4074716a9175f7d86> synthesized.

Synthesizing Unit <delta_sigma_fpga_entity_fffe703802>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50354: Output port <c_out> of the instance <a_plus_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50386: Output port <c_out> of the instance <a_plus_c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50418: Output port <c_out> of the instance <a_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50450: Output port <c_out> of the instance <b_plus_c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50482: Output port <c_out> of the instance <b_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50514: Output port <c_out> of the instance <c_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50598: Output port <c_out> of the instance <delta_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50630: Output port <c_out> of the instance <delta_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50662: Output port <c_out> of the instance <delta_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50717: Output port <percent_full> of the instance <fifo_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50717: Output port <dcount> of the instance <fifo_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50717: Output port <full> of the instance <fifo_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50717: Output port <ae> of the instance <fifo_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50717: Output port <af> of the instance <fifo_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50740: Output port <percent_full> of the instance <fifo_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50740: Output port <dcount> of the instance <fifo_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50740: Output port <full> of the instance <fifo_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50740: Output port <ae> of the instance <fifo_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50740: Output port <af> of the instance <fifo_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50763: Output port <percent_full> of the instance <fifo_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50763: Output port <dcount> of the instance <fifo_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50763: Output port <full> of the instance <fifo_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50763: Output port <ae> of the instance <fifo_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50763: Output port <af> of the instance <fifo_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50786: Output port <percent_full> of the instance <fifo_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50786: Output port <dcount> of the instance <fifo_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50786: Output port <full> of the instance <fifo_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50786: Output port <ae> of the instance <fifo_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 50786: Output port <af> of the instance <fifo_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd" line 51024: Output port <c_out> of the instance <sum> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <delta_sigma_fpga_entity_fffe703802> synthesized.

Synthesizing Unit <xladdsub_1>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        core_name0 = "addsb_11_0_26986301a9f671cd"
        a_width = 24
        a_bin_pt = 22
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 24
        b_bin_pt = 22
        b_arith = 2
        s_width = 25
        s_bin_pt = 22
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 25
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 25
        c_has_c_in = 0
        c_has_c_out = 0
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <c_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_1> synthesized.

Synthesizing Unit <datareg_en_entity_77b3c3385e>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <datareg_en_entity_77b3c3385e> synthesized.

Synthesizing Unit <xlregister_5>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        d_width = 26
        init_value = "00000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_5> synthesized.

Synthesizing Unit <synth_reg_w_init_7>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 26
        init_index = 2
        init_value = "00000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_7> synthesized.

Synthesizing Unit <single_reg_w_init_7>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 26
        init_index = 2
        init_value = "00000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_7> synthesized.

Synthesizing Unit <xldelay_2>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 26
        latency = 25
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_2> synthesized.

Synthesizing Unit <synth_reg_2>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 26
        latency = 25
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_2> synthesized.

Synthesizing Unit <srl17e_2>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 26
        latency = 17
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_2> synthesized.

Synthesizing Unit <srl17e_3>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 26
        latency = 8
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_3> synthesized.

Synthesizing Unit <xladdsub_2>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        core_name0 = "addsb_11_0_8b0747970e52f130"
        a_width = 25
        a_bin_pt = 22
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 25
        b_bin_pt = 22
        b_arith = 2
        s_width = 26
        s_bin_pt = 22
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 26
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 26
        c_has_c_in = 0
        c_has_c_out = 0
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <c_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_2> synthesized.

Synthesizing Unit <expr_24cbf78c62>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <expr_24cbf78c62> synthesized.

Synthesizing Unit <expr_375d7bbece>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <expr_375d7bbece> synthesized.

Synthesizing Unit <xlfifogen>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        core_name0 = "fifo_fg84_eb14fe4ff6e94f10"
        data_width = 26
        data_count_width = 7
        percent_full_width = 1
        has_ae = 0
        has_af = 0
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <core_dcount> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xlfifogen> synthesized.

Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <inverter_e5b38cca3b> synthesized.

Synthesizing Unit <xldivider_generator_8067167c50d541f9db6fbd4cb8647ec0>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:2935 - Signal 's_axis_dividend_tdata_net<31:26>', unconnected in block 'xldivider_generator_8067167c50d541f9db6fbd4cb8647ec0', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 's_axis_divisor_tdata_net<31:26>', unconnected in block 'xldivider_generator_8067167c50d541f9db6fbd4cb8647ec0', is tied to its initial value (000000).
    Summary:
	no macro.
Unit <xldivider_generator_8067167c50d541f9db6fbd4cb8647ec0> synthesized.

Synthesizing Unit <xlregister_6>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        d_width = 25
        init_value = "0000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_6> synthesized.

Synthesizing Unit <synth_reg_w_init_8>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 25
        init_index = 2
        init_value = "0000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_8> synthesized.

Synthesizing Unit <single_reg_w_init_8>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 25
        init_index = 2
        init_value = "0000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_8> synthesized.

Synthesizing Unit <xlregister_7>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        d_width = 22
        init_value = "0000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_7> synthesized.

Synthesizing Unit <synth_reg_w_init_9>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 22
        init_index = 2
        init_value = "0000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_9> synthesized.

Synthesizing Unit <single_reg_w_init_9>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 22
        init_index = 2
        init_value = "0000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_9> synthesized.

Synthesizing Unit <relational_7df1f36670>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit comparator greater for signal <result_18_3_rel> created at line 48353
    Summary:
	inferred   1 Comparator(s).
Unit <relational_7df1f36670> synthesized.

Synthesizing Unit <xladdsub_3>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        core_name0 = "addsb_11_0_239e4f614ba09ab1"
        a_width = 25
        a_bin_pt = 22
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 25
        b_bin_pt = 22
        b_arith = 2
        s_width = 26
        s_bin_pt = 22
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 26
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 26
        c_has_c_in = 0
        c_has_c_out = 0
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <c_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_3> synthesized.

Synthesizing Unit <unsigned2signed1_entity_8b83acfe5a>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <unsigned2signed1_entity_8b83acfe5a> synthesized.

Synthesizing Unit <concat_ccccdd2c6d>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_ccccdd2c6d> synthesized.

Synthesizing Unit <xlconvert_4>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        din_width = 48
        din_bin_pt = 22
        din_arith = 2
        dout_width = 22
        dout_bin_pt = 22
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_4> synthesized.

Synthesizing Unit <convert_func_call_4>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        din_width = 48
        din_bin_pt = 22
        din_arith = 2
        dout_width = 22
        dout_bin_pt = 22
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<47:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_4> synthesized.

Synthesizing Unit <reinterpret_7ea107432a>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_7ea107432a> synthesized.

Synthesizing Unit <reinterpret_3cfe81c7ab>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_3cfe81c7ab> synthesized.

Synthesizing Unit <reinterpret_f5c4fbeb84>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_f5c4fbeb84> synthesized.

Synthesizing Unit <default_clock_driver>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066_cw.vhd".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066_cw.vhd" line 387: Output port <clr> of the instance <xlclockdriver_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066_cw.vhd" line 402: Output port <clr> of the instance <xlclockdriver_35> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066_cw.vhd" line 402: Output port <ce_logic> of the instance <xlclockdriver_35> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <default_clock_driver> synthesized.

Synthesizing Unit <xlclockdriver_1>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066_cw.vhd".
        period = 1
        log_2_period = 1
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
INFO:Xst:3210 - "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066_cw.vhd" line 254: Output port <o> of the instance <clr_reg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xlclockdriver_1> synthesized.

Synthesizing Unit <synth_reg_w_init_10>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_10> synthesized.

Synthesizing Unit <single_reg_w_init_10>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_10> synthesized.

Synthesizing Unit <xlclockdriver_2>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/ddc_bpm_476_066_cw.vhd".
        period = 35
        log_2_period = 6
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 6-bit register for signal <clk_num>.
    Found 6-bit adder for signal <clk_num[5]_GND_303_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <xlclockdriver_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 27-bit adder                                          : 8
 6-bit adder                                           : 1
# Registers                                            : 1
 6-bit register                                        : 1
# Comparators                                          : 1
 26-bit comparator greater                             : 1
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 16

=========================================================================
WARNING:Xst:638 - in unit xlclockdriver_2 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\xlpersistentdff.ngc>.
Reading core <D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\cmpy_v5_0_3b811ae68acefe54.ngc>.
Reading core <D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\fr_cmplr_v6_3_ace50544d08c0fa2.ngc>.
Reading core <D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\fr_cmplr_v6_2_18f29f20340149ad.ngc>.
Reading core <D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\crdc_v5_0_c696cab06d05141f.ngc>.
Reading core <D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\addsb_11_0_26986301a9f671cd.ngc>.
Reading core <D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\fifo_fg84_eb14fe4ff6e94f10.ngc>.
Reading core <D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\dv_gn_v4_0_0f56fc070bed350a.ngc>.
Reading core <D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\addsb_11_0_8b0747970e52f130.ngc>.
Reading core <D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\addsb_11_0_239e4f614ba09ab1.ngc>.
Reading core <D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\dds_cmplr_v5_0_61b575ede3cdcc97.ngc>.
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <cmpy_v5_0_3b811ae68acefe54> for timing and area information for instance <cmpy_v5_0_3b811ae68acefe54_instance>.
Loading core <fr_cmplr_v6_3_ace50544d08c0fa2> for timing and area information for instance <fr_cmplr_v6_3_ace50544d08c0fa2_instance>.
Loading core <fr_cmplr_v6_2_18f29f20340149ad> for timing and area information for instance <fr_cmplr_v6_2_18f29f20340149ad_instance>.
Loading core <crdc_v5_0_c696cab06d05141f> for timing and area information for instance <crdc_v5_0_c696cab06d05141f_instance>.
Loading core <addsb_11_0_26986301a9f671cd> for timing and area information for instance <comp0.core_instance0>.
Loading core <fifo_fg84_eb14fe4ff6e94f10> for timing and area information for instance <comp0.core_instance0>.
Loading core <dv_gn_v4_0_0f56fc070bed350a> for timing and area information for instance <dv_gn_v4_0_0f56fc070bed350a_instance>.
Loading core <addsb_11_0_8b0747970e52f130> for timing and area information for instance <comp1.core_instance1>.
Loading core <addsb_11_0_239e4f614ba09ab1> for timing and area information for instance <comp2.core_instance2>.
Loading core <dds_cmplr_v5_0_61b575ede3cdcc97> for timing and area information for instance <dds_cmplr_v5_0_61b575ede3cdcc97_instance>.
INFO:Xst:1901 - Instance blk000002a2 in unit blk000002a2 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk000002a3 in unit blk000002a3 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk000002a4 in unit blk000002a4 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk000002a5 in unit blk000002a5 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk000002a6 in unit blk000002a6 of type DSP48E has been replaced by DSP48E1
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk000002a2 in unit blk000002a2 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk000002a3 in unit blk000002a3 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk000002a4 in unit blk000002a4 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk000002a5 in unit blk000002a5 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk000002a6 in unit blk000002a6 is not supported
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported

Synthesizing (advanced) Unit <xlclockdriver_2>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 24-bit adder                                          : 8
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 1667
 Flip-Flops                                            : 1667
# Comparators                                          : 1
 26-bit comparator greater                             : 1
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <single_reg_w_init_6> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <single_reg_w_init_4> ...

Optimizing unit <single_reg_w_init_1> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <srl17e_2> ...

Optimizing unit <srl17e_3> ...

Optimizing unit <single_reg_w_init_9> ...

Optimizing unit <single_reg_w_init_7> ...

Optimizing unit <single_reg_w_init_8> ...

Optimizing unit <ddc_bpm_476_066_cw> ...

Optimizing unit <channel0_entity_d0bb29746d> ...

Optimizing unit <channel1_entity_803b128f1d> ...

Optimizing unit <channel2_entity_4157dc170f> ...

Optimizing unit <channel3_entity_ca112f786b> ...

Optimizing unit <delta_sigma_fpga_entity_fffe703802> ...
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
Annotating constraints using XCF file 'ddc_bpm_476_066_cw.xcf'
XCF parsing done.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block ddc_bpm_476_066_cw, actual ratio is 13.
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 95 FFs/Latches : <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <ddc_bpm_476_066_cw> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1673
 Flip-Flops                                            : 1673

=========================================================================
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ddc_bpm_476_066_cw.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 34203
#      GND                         : 262
#      INV                         : 216
#      LUT1                        : 599
#      LUT2                        : 2000
#      LUT3                        : 1753
#      LUT4                        : 4349
#      LUT5                        : 3959
#      LUT6                        : 1441
#      MUXCY                       : 9586
#      MUXF7                       : 30
#      VCC                         : 230
#      XORCY                       : 9778
# FlipFlops/Latches                : 34236
#      FD                          : 316
#      FDE                         : 28411
#      FDRE                        : 5453
#      FDSE                        : 56
# RAMS                             : 289
#      RAM128X1D                   : 192
#      RAM64M                      : 64
#      RAM64X1D                    : 16
#      RAMB16                      : 4
#      RAMB36E1                    : 13
# Shift Registers                  : 18149
#      SRL16E                      : 52
#      SRLC16E                     : 6943
#      SRLC32E                     : 11154
# DSPs                             : 352
#      DSP48E1                     : 352
# Others                           : 1
#      TIMESPEC                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff784-3 


Slice Logic Utilization: 
 Number of Slice Registers:           34236  out of  301440    11%  
 Number of Slice LUTs:                33522  out of  150720    22%  
    Number used as Logic:             14317  out of  150720     9%  
    Number used as Memory:            19205  out of  58400    32%  
       Number used as RAM:             1056
       Number used as SRL:            18149

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  42867
   Number with an unused Flip Flop:    8631  out of  42867    20%  
   Number with an unused LUT:          9345  out of  42867    21%  
   Number of fully used LUT-FF pairs: 24891  out of  42867    58%  
   Number of unique control sets:       653

IO Utilization: 
 Number of IOs:                         751
 Number of bonded IOBs:                   0  out of    400     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               15  out of    416     3%  
    Number using Block RAM only:         15
 Number of DSP48E1s:                    352  out of    768    45%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                   | Clock buffer(FF name)                                                                                                      | Load  |
-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                                                            | NONE(default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp)| 53026 |
ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a| NONE(ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                      | 2     |
ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a| NONE(ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                      | 2     |
ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a| NONE(ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                      | 2     |
ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a| NONE(ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                      | 2     |
-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                                                                                             | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig00000001(ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000001:P)                                                                                                                       | NONE(ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023eb)                                                                                                                                       | 310   |
ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig00000001(ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000001:P)                                                                                                                       | NONE(ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023eb)                                                                                                                                       | 310   |
ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig00000001(ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000001:P)                                                                                                                       | NONE(ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                                                                                                                                       | 310   |
ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig00000001(ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000001:P)                                                                                                                       | NONE(ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                                                                                                                                       | 310   |
ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a(ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000002:G)                                                                                                                       | NONE(ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023eb)                                                                                                                                       | 180   |
ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a(ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000002:G)                                                                                                                       | NONE(ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023eb)                                                                                                                                       | 180   |
ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a(ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000002:G)                                                                                                                       | NONE(ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                                                                                                                                       | 180   |
ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a(ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000002:G)                                                                                                                       | NONE(ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                                                                                                                                       | 180   |
ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/sig00000001(ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/blk00000001:P)                                                                                                                                                               | NONE(ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/blk0000028c)                                                                                                                                                           | 62    |
ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/sig000001de(ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/blk00000002:G)                                                                                                                                                               | NONE(ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/blk0000028d)                                                                                                                                                           | 38    |
ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/q_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/abconcat_bus(0)(0)(ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/q_divider/dv_gn_v4_0_0f56fc070bed350a_instance/XST_GND:G)| NONE(ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/q_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim)| 2     |
ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/x_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/abconcat_bus(0)(0)(ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/x_divider/dv_gn_v4_0_0f56fc070bed350a_instance/XST_GND:G)| NONE(ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/x_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim)| 2     |
ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/y_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/abconcat_bus(0)(0)(ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/y_divider/dv_gn_v4_0_0f56fc070bed350a_instance/XST_GND:G)| NONE(ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/y_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim)| 2     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.327ns (Maximum Frequency: 300.580MHz)
   Minimum input arrival time before clock: 2.569ns
   Maximum output required time after clock: 2.651ns
   Maximum combinational path delay: No path found

=========================================================================
Timing constraint: TS_clk_cc71cef7 = PERIOD TIMEGRP "clk_cc71cef7" 10 nS HIGH 5 nS
  Clock period: 3.327ns (frequency: 300.580MHz)
  Total number of paths / destination ports: 824245 / 122321
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  6.673ns
  Source:               ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Data Path Delay:      3.327ns (Levels of Logic = 16)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns

  Data Path: ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF) to ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.280   0.602  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/register_q_net_x1<0>)
     LUT5:I0->O            1   0.053   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_lut<0> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_lut<0>)
     MUXCY:S->O            1   0.219   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<0> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<1> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<2> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<3> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<4> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<5> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<6> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<7> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<8> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<8>)
     MUXCY:CI->O           1   0.169   0.279  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9>)
     INV:I->O             16   0.070   0.661  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9>_inv1_INV_0 (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/wr_en)
     begin scope: 'ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0:wr_en'
     LUT5:I0->O            1   0.053   0.357  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1)
     LUT6:I4->O            1   0.053   0.357  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3)
     LUT4:I2->O            2   0.053   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb)
     FD:D                     -0.012          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      3.327ns (1.070ns logic, 2.257ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: TS_ce_35_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 350 nS
  Clock period: 3.327ns (frequency: 300.580MHz)
  Total number of paths / destination ports: 679500 / 10531
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  6.685ns
  Source:               ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Data Path Delay:      3.327ns (Levels of Logic = 16)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 350.000ns

  Data Path: ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF) to ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.280   0.602  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/register_q_net_x1<0>)
     LUT5:I0->O            1   0.053   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_lut<0> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_lut<0>)
     MUXCY:S->O            1   0.219   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<0> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<1> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<2> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<3> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<4> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<5> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<6> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<7> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<8> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<8>)
     MUXCY:CI->O           1   0.169   0.279  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9>)
     INV:I->O             16   0.070   0.661  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9>_inv1_INV_0 (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/wr_en)
     begin scope: 'ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0:wr_en'
     LUT5:I0->O            1   0.053   0.357  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1)
     LUT6:I4->O            1   0.053   0.357  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3)
     LUT4:I2->O            2   0.053   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb)
     FD:D                     -0.012          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      3.327ns (1.070ns logic, 2.257ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.327|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 111.00 secs
Total CPU time to Xst completion: 111.53 secs
 
--> 

Total memory usage is 702440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1778 (   0 filtered)
Number of infos    :  773 (   0 filtered)

------------------------------------------------------------------------
INFO:HWCoSim - Merging design under test netlists
------------------------------------------------------------------------
Running command:
ngcbuild -sd D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/hwcosim_tmp/jtag/synth_model -sd D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066 -sd D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/ipcore_dir ddc_bpm_476_066_cw ddc_bpm_476_066_cw.ngc
------------------------------------------------------------------------
Release 13.4 - ngcbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -sd
D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/hwco
sim_tmp/jtag/synth_model -sd
D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066 -sd
D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/ipco
re_dir ddc_bpm_476_066_cw ddc_bpm_476_066_cw.ngc

Reading NGO file
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/hwc
osim_tmp/jtag/synth_model/ddc_bpm_476_066_cw.ngc" ...
Loading design module
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/xlp
ersistentdff.ngc"...
Loading design module
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/cmp
y_v5_0_3b811ae68acefe54.ngc"...
Loading design module
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/fr_
cmplr_v6_3_ace50544d08c0fa2.ngc"...
Loading design module
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/fr_
cmplr_v6_2_18f29f20340149ad.ngc"...
Loading design module
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/crd
c_v5_0_c696cab06d05141f.ngc"...
Loading design module
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/add
sb_11_0_26986301a9f671cd.ngc"...
Loading design module
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/fif
o_fg84_eb14fe4ff6e94f10.ngc"...
Loading design module
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/dv_
gn_v4_0_0f56fc070bed350a.ngc"...
Loading design module
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/add
sb_11_0_8b0747970e52f130.ngc"...
Loading design module
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/add
sb_11_0_239e4f614ba09ab1.ngc"...
Loading design module
"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/dds
_cmplr_v5_0_61b575ede3cdcc97.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "ddc_bpm_476_066_cw.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "ddc_bpm_476_066_cw.blc"...

NGCBUILD done.
------------------------------------------------------------------------
INFO:HWCoSim - Synthesizing hardware co-simulation top-level
------------------------------------------------------------------------
Running command:
xst -ifn xst_hwcosim_top.scr
------------------------------------------------------------------------
Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "xst_hwcosim_top.prj"

---- Target Parameters
Output Format                      : ngc
Output File Name                   : "hwcosim_top"
Target Device                      : xc6vlx240t

---- Source Options
Top Module Name                    : hwcosim_top

---- Target Options
Add IO Buffers                     : YES

---- General Options
Bus Delimiter                      : <>
Case Specifier                     : maintain
Cross Clock Analysis               : YES
Global Optimization                : AllClockNets
Hierarchy Separator                : /
Optimization Effort                : 2
Optimization Goal                  : SPEED
Write Timing Constraints           : YES

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\hwcosim_tmp\jtag\synth_wrapper\hwcosim_interface.vhd" into library work
Parsing entity <hwcosim_shared_memory_lock_manager>.
Parsing architecture <rtl> of entity <hwcosim_shared_memory_lock_manager>.
Parsing entity <hwcosim_shared_register>.
Parsing architecture <structural> of entity <hwcosim_shared_register>.
Parsing entity <hwcosim_memory_map>.
Parsing architecture <behavioral> of entity <hwcosim_memory_map>.
Parsing entity <hwcosim_interface>.
Parsing architecture <rtl> of entity <hwcosim_interface>.
Parsing VHDL file "D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\hwcosim_tmp\jtag\synth_wrapper\hwcosim_top.vhd" into library work
Parsing entity <hwcosim_top>.
Parsing architecture <rtl> of entity <hwcosim_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <hwcosim_top> (architecture <rtl>) from library <work>.

Elaborating entity <hwcosim_interface> (architecture <rtl>) from library <work>.

Elaborating entity <hwcosim_memory_map> (architecture <behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <hwcosim_top>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/hwcosim_tmp/jtag/synth_wrapper/hwcosim_top.vhd".
    Set property "box_type = user_black_box" for instance <cosim_core_inst>.
    Set property "syn_black_box = true" for instance <cosim_core_inst>.
    Set property "syn_noprune = true" for instance <cosim_core_inst>.
    Summary:
	no macro.
Unit <hwcosim_top> synthesized.

Synthesizing Unit <hwcosim_interface>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/hwcosim_tmp/jtag/synth_wrapper/hwcosim_interface.vhd".
    Set property "box_type = user_black_box" for instance <hwcosim_dut_inst>.
    Set property "syn_black_box = true" for instance <hwcosim_dut_inst>.
WARNING:Xst:647 - Input <hwcosim_sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <hwcosim_interface> synthesized.

Synthesizing Unit <hwcosim_memory_map>.
    Related source file is "d:/sysgen_projects/ddc_bpm_476_066/models/netlistjtag_cosim_ddc_bpm_476_066/hwcosim_tmp/jtag/synth_wrapper/hwcosim_interface.vhd".
WARNING:Xst:647 - Input <hwcosim_mm_data_in<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hwcosim_mm_re> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <int_o_adc_ch1_i>.
    Found 16-bit register for signal <int_o_adc_ch2_i>.
    Found 16-bit register for signal <int_o_adc_ch3_i>.
    Found 16-bit register for signal <int_o_del_sig_div_thres_i>.
    Found 32-bit register for signal <hwcosim_mm_data_out_bank0>.
    Found 16-bit register for signal <int_o_adc_ch0_i>.
    Summary:
	inferred 112 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <hwcosim_memory_map> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 6
 16-bit register                                       : 5
 32-bit register                                       : 1
# Multiplexers                                         : 28
 32-bit 2-to-1 multiplexer                             : 28

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ddc_bpm_476_066_cw.ngc>.
Loading core <ddc_bpm_476_066_cw> for timing and area information for instance <hwcosim_dut_inst>.
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk000002a2 in unit blk000002a2 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk000002a3 in unit blk000002a3 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk000002a4 in unit blk000002a4 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk000002a5 in unit blk000002a5 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk000002a6 in unit blk000002a6 of type DSP48E has been replaced by DSP48E1
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive in unit U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk000002a2 in unit blk000002a2 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk000002a3 in unit blk000002a3 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk000002a4 in unit blk000002a4 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk000002a5 in unit blk000002a5 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk000002a6 in unit blk000002a6 is not supported

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112
# Multiplexers                                         : 28
 32-bit 2-to-1 multiplexer                             : 28

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <hwcosim_mm_data_out_bank0_26> (without init value) has a constant value of 0 in block <hwcosim_memory_map>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hwcosim_mm_data_out_bank0_27> (without init value) has a constant value of 0 in block <hwcosim_memory_map>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hwcosim_mm_data_out_bank0_28> (without init value) has a constant value of 0 in block <hwcosim_memory_map>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hwcosim_mm_data_out_bank0_29> (without init value) has a constant value of 0 in block <hwcosim_memory_map>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hwcosim_mm_data_out_bank0_30> (without init value) has a constant value of 0 in block <hwcosim_memory_map>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hwcosim_mm_data_out_bank0_31> (without init value) has a constant value of 0 in block <hwcosim_memory_map>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance hwcosim_clkgen_mmcm in unit hwcosim_top of type MMCM_BASE has been replaced by MMCM_ADV
INFO:Xst:1901 - Instance bufgce_hwcosim_clkgen_mmcm_clkout0 in unit hwcosim_top of type BUFGCE has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance bufgmux_comp1 in unit hwcosim_top of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance bufgmux_comp2 in unit hwcosim_top of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <hwcosim_top> ...

Optimizing unit <hwcosim_memory_map> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block hwcosim_top, actual ratio is 6.
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 95 FFs/Latches : <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 5 FFs/Latches : <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 95 FFs/Latches : <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/datareg_en_ed2b157c46/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <ddc_bpm_476_066_x0/channel0_d0bb29746d/mixer_88731be87c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <hwcif/hwcosim_dut_inst> is equivalent to the following 3 FFs/Latches : <ddc_bpm_476_066_x0/channel1_803b128f1d/mixer_5d9ab62104/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel2_4157dc170f/mixer_97af8b87dc/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <ddc_bpm_476_066_x0/channel3_ca112f786b/mixer_9c98d4fa03/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk00000021> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002cb> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk000000aa> in Unit <blk000000a8> is equivalent to the following 13 FFs/Latches : <blk000000ab> <blk000000ac> <blk000000ad> <blk000000ae> <blk000000af> <blk000000b0> <blk000000b1> <blk000000b2> <blk000000b3> <blk000000b4> <blk000000b5> <blk000000b6> <blk000000b7> 
INFO:Xst:2260 - The FF/Latch <blk000000c0> in Unit <blk000000b9> is equivalent to the following 9 FFs/Latches : <blk000000c1> <blk000000c2> <blk000000c3> <blk000000c4> <blk000000c5> <blk000000c6> <blk000000c7> <blk000000c8> <blk000000c9> 
INFO:Xst:2260 - The FF/Latch <blk000000ec> in Unit <blk000000e3> is equivalent to the following 7 FFs/Latches : <blk000000ed> <blk000000ee> <blk000000ef> <blk000000f0> <blk000000f1> <blk000000f2> <blk000000f3> 
INFO:Xst:2260 - The FF/Latch <blk00000107> in Unit <blk000000fd> is equivalent to the following 6 FFs/Latches : <blk00000108> <blk00000109> <blk0000010a> <blk0000010b> <blk0000010c> <blk0000010d> 
INFO:Xst:2260 - The FF/Latch <blk00000123> in Unit <blk00000118> is equivalent to the following 5 FFs/Latches : <blk00000124> <blk00000125> <blk00000126> <blk00000127> <blk00000128> 
INFO:Xst:2260 - The FF/Latch <blk0000013f> in Unit <blk00000134> is equivalent to the following 5 FFs/Latches : <blk00000140> <blk00000141> <blk00000142> <blk00000143> <blk00000144> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <blk00000150> is equivalent to the following 4 FFs/Latches : <blk0000015d> <blk0000015e> <blk0000015f> <blk00000160> 
INFO:Xst:2260 - The FF/Latch <blk00000179> in Unit <blk0000016d> is equivalent to the following 4 FFs/Latches : <blk0000017a> <blk0000017b> <blk0000017c> <blk0000017d> 
INFO:Xst:2260 - The FF/Latch <blk00000196> in Unit <blk0000018a> is equivalent to the following 4 FFs/Latches : <blk00000197> <blk00000198> <blk00000199> <blk0000019a> 
INFO:Xst:2260 - The FF/Latch <blk000001b4> in Unit <blk000001a7> is equivalent to the following 3 FFs/Latches : <blk000001b5> <blk000001b6> <blk000001b7> 
INFO:Xst:2260 - The FF/Latch <blk000001d4> in Unit <blk000001c5> is equivalent to the following FF/Latch : <blk000001d5> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <blk0000086d> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b5> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ac> <blk000023c8> 
INFO:Xst:2260 - The FF/Latch <blk00000830> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c5> 
INFO:Xst:2260 - The FF/Latch <blk000017de> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ae> 
INFO:Xst:2260 - The FF/Latch <blk000017e0> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023af> 
INFO:Xst:2260 - The FF/Latch <blk000017da> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023ab> <blk000023ca> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b3> 
INFO:Xst:2260 - The FF/Latch <blk000017df> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ba> 
INFO:Xst:2260 - The FF/Latch <blk000017e1> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bb> 
INFO:Xst:2260 - The FF/Latch <blk000017e3> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bc> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bf> 
INFO:Xst:2260 - The FF/Latch <blk000007dd> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c1> 
INFO:Xst:2260 - The FF/Latch <blk000017dd> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b9> 
INFO:Xst:2260 - The FF/Latch <blk000017db> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b8> 
INFO:Xst:2260 - The FF/Latch <blk00000788> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c4> 
INFO:Xst:2260 - The FF/Latch <blk00000172> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c3> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c0> 
INFO:Xst:2260 - The FF/Latch <blk00001863> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c7> 
INFO:Xst:2260 - The FF/Latch <blk000017e2> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b0> 
INFO:Xst:2260 - The FF/Latch <blk000017e4> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b1> 
INFO:Xst:2260 - The FF/Latch <blk000017dc> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023ad> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b2> 
INFO:Xst:2260 - The FF/Latch <blk0000007e> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c2> 
INFO:Xst:2260 - The FF/Latch <blk0000084b> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023c6> 
INFO:Xst:2260 - The FF/Latch <blk00001bf1> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following 2 FFs/Latches : <blk000023b7> <blk000023c9> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023bd> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023be> 
INFO:Xst:2260 - The FF/Latch <blk00000871> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b6> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance> is equivalent to the following FF/Latch : <blk000023b4> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1> in Unit <ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 106
 Flip-Flops                                            : 106

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : hwcosim_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 34510
#      GND                         : 263
#      INV                         : 217
#      LUT1                        : 599
#      LUT2                        : 2026
#      LUT3                        : 1781
#      LUT4                        : 4350
#      LUT5                        : 3961
#      LUT6                        : 1640
#      MUXCY                       : 9586
#      MUXF7                       : 78
#      VCC                         : 231
#      XORCY                       : 9778
# FlipFlops/Latches                : 34342
#      FD                          : 316
#      FDE                         : 28517
#      FDRE                        : 5453
#      FDSE                        : 56
# RAMS                             : 289
#      RAM128X1D                   : 192
#      RAM64M                      : 64
#      RAM64X1D                    : 16
#      RAMB16                      : 4
#      RAMB36E1                    : 13
# Shift Registers                  : 18149
#      SRL16E                      : 52
#      SRLC16E                     : 6943
#      SRLC32E                     : 11154
# Clock Buffers                    : 3
#      BUFGCTRL                    : 3
# IO Buffers                       : 1
#      IBUFGDS                     : 1
# DSPs                             : 352
#      DSP48E1                     : 352
# Others                           : 3
#      jtagcosim_iface_virtex6     : 1
#      MMCM_ADV                    : 1
#      TIMESPEC                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff784-3 


Slice Logic Utilization: 
 Number of Slice Registers:           34342  out of  301440    11%  
 Number of Slice LUTs:                33779  out of  150720    22%  
    Number used as Logic:             14574  out of  150720     9%  
    Number used as Memory:            19205  out of  58400    32%  
       Number used as RAM:             1056
       Number used as SRL:            18149

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  43213
   Number with an unused Flip Flop:    8871  out of  43213    20%  
   Number with an unused LUT:          9434  out of  43213    21%  
   Number of fully used LUT-FF pairs: 24908  out of  43213    57%  
   Number of unique control sets:       659

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    400     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               15  out of    416     3%  
    Number using Block RAM only:         15
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                    352  out of    768    45%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                          | Clock buffer(FF name)                                                                                                       | Load  |
----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
hwcosim_sys_clk_p                                                                                                     | MMCM_ADV:CLKOUT0+BUFGCTRL                                                                                                   | 53132 |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a| NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)| 2     |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a| NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)| 2     |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a| NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)| 2     |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a| NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)| 2     |
----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                         | Buffer(FF name)                                                                                                                                                                                                                                                    | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig00000001(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000001:P)                                                                                                                       | NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                                                                                                                                       | 310   |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig00000001(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000001:P)                                                                                                                       | NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ec)                                                                                                                                       | 310   |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig00000001(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000001:P)                                                                                                                       | NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                                                                                                                                       | 310   |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig00000001(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000001:P)                                                                                                                       | NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ec)                                                                                                                                       | 310   |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000002:G)                                                                                                                       | NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                                                                                                                                       | 180   |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000002:G)                                                                                                                       | NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ec)                                                                                                                                       | 180   |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000002:G)                                                                                                                       | NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ea)                                                                                                                                       | 180   |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/sig0000005a(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk00000002:G)                                                                                                                       | NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_v5_0_c696cab06d05141f_instance/blk000023ec)                                                                                                                                       | 180   |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/sig00000001(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/blk00000001:P)                                                                                                                                                               | NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/blk0000028c)                                                                                                                                                           | 62    |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/sig000001de(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/blk00000002:G)                                                                                                                                                               | NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/dds/dds_cmplr_v5_0_61b575ede3cdcc97_instance/blk0000028c)                                                                                                                                                           | 38    |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/q_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/abconcat_bus(0)(0)(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/q_divider/dv_gn_v4_0_0f56fc070bed350a_instance/XST_GND:G)| NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/q_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim)| 2     |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/x_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/abconcat_bus(0)(0)(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/x_divider/dv_gn_v4_0_0f56fc070bed350a_instance/XST_GND:G)| NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/x_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim)| 2     |
hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/y_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/abconcat_bus(0)(0)(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/y_divider/dv_gn_v4_0_0f56fc070bed350a_instance/XST_GND:G)| NONE(hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/y_divider/dv_gn_v4_0_0f56fc070bed350a_instance/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim)| 2     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.971ns (Maximum Frequency: 507.266MHz)
   Minimum input arrival time before clock: 2.538ns
   Maximum output required time after clock: 0.629ns
   Maximum combinational path delay: 1.352ns

=========================================================================
Timing constraint: TS_clk_cc71cef7 = PERIOD TIMEGRP "clk_cc71cef7" 10 nS HIGH 5 nS
  Clock period: 1.663ns (frequency: 601.160MHz)
  Total number of paths / destination ports: 824245 / 122321
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  8.337ns
  Source:               hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Data Path Delay:      3.327ns (Levels of Logic = 16)
  Source Clock:         hwcosim_sys_clk_p rising 0.5X at 0.000ns
  Destination Clock:    hwcosim_sys_clk_p rising 0.5X at 20.000ns

  Data Path: hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF) to hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.280   0.602  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/register_q_net_x1<0>)
     LUT5:I0->O            1   0.053   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_lut<0> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_lut<0>)
     MUXCY:S->O            1   0.219   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<0> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<1> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<2> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<3> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<4> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<5> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<6> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<7> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<8> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<8>)
     MUXCY:CI->O           1   0.169   0.279  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9>)
     INV:I->O             16   0.070   0.661  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9>_inv1_INV_0 (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/wr_en)
     begin scope: 'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0:wr_en'
     LUT5:I0->O            1   0.053   0.357  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1)
     LUT6:I4->O            1   0.053   0.357  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3)
     LUT4:I2->O            2   0.053   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb)
     FD:D                     -0.012          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    ----------------------------------------
    Total                      3.327ns (1.070ns logic, 2.257ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: TS_ce_35_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 350 nS
  Clock period: 1.663ns (frequency: 601.160MHz)
  Total number of paths / destination ports: 679500 / 10531
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  8.343ns
  Source:               hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Data Path Delay:      3.327ns (Levels of Logic = 16)
  Source Clock:         hwcosim_sys_clk_p rising 0.5X at 0.000ns
  Destination Clock:    hwcosim_sys_clk_p rising 0.5X at 700.000ns

  Data Path: hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF) to hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.280   0.602  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/datareg_en1_b43ac31388/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/register_q_net_x1<0>)
     LUT5:I0->O            1   0.053   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_lut<0> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_lut<0>)
     MUXCY:S->O            1   0.219   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<0> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<1> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<2> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<3> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<4> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<5> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<6> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<7> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<8> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<8>)
     MUXCY:CI->O           1   0.169   0.279  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9> (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9>)
     INV:I->O             16   0.070   0.661  ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/relational/Mcompar_result_18_3_rel_cy<9>_inv1_INV_0 (ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/wr_en)
     begin scope: 'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0:wr_en'
     LUT5:I0->O            1   0.053   0.357  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1)
     LUT6:I4->O            1   0.053   0.357  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3)
     LUT4:I2->O            2   0.053   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb)
     FD:D                     -0.012          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    ----------------------------------------
    Total                      3.327ns (1.070ns logic, 2.257ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock hwcosim_sys_clk_p
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
hwcosim_sys_clk_p|    3.943|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 181.00 secs
Total CPU time to Xst completion: 181.02 secs
 
--> 

Total memory usage is 753192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   47 (   0 filtered)
Number of infos    : 1044 (   0 filtered)

------------------------------------------------------------------------
INFO:HWCoSim - Implementing hardware co-simulation top-level through NGDBuild, MAP and PAR
------------------------------------------------------------------------
Running command:
xflow -p xc6vlx240t-1ff1156 -implement hwcosim_impl.opt -config hwcosim_bitgen.opt hwcosim_top
------------------------------------------------------------------------
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -p xc6vlx240t-1ff1156 -implement hwcosim_impl.opt -config
hwcosim_bitgen.opt hwcosim_top  
.... Copying flowfile C:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\hwco
sim_tmp\jtag\xflow 

Using Flow File:
D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\hwco
sim_tmp\jtag\xflow/fpga.flw 
Using Option File(s): 
 D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\hwc
osim_tmp\jtag\xflow/hwcosim_impl.opt 
 D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\hwc
osim_tmp\jtag\xflow/hwcosim_bitgen.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240t-1ff1156 -nt timestamp -intstyle xflow -uc
hwcosim_top.ucf -sd
D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066 -sd
../synth_wrapper
"D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\hwc
osim_tmp\jtag\xflow/hwcosim_top.ngc" hwcosim_top.ngd 
#----------------------------------------------#


Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p

xc6vlx240t-1ff1156 -nt timestamp -intstyle xflow -uc hwcosim_top.ucf -sd

D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066 -sd

../synth_wrapper

D:\Sysgen_projects\ddc_bpm_476_066\models\netlistJTAG_COsim_ddc_bpm_476_066\hwco

sim_tmp\jtag\xflow/hwcosim_top.ngc hwcosim_top.ngd



Reading NGO file

"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/hwc

osim_tmp/jtag/xflow/hwcosim_top.ngc" ...

Loading design module

"D:/Sysgen_projects/ddc_bpm_476_066/models/netlistJTAG_COsim_ddc_bpm_476_066/hwc

osim_tmp/jtag/xflow/jtagcosim_iface_virtex6.ngc"...

Loading design module "../synth_wrapper/ddc_bpm_476_066_cw.ngc"...

Gathering constraint information from source properties...

Done.



Annotating constraints to design from ucf file "hwcosim_top.ucf" ...

Resolving constraint associations...

Checking Constraint Associations...



Done...



Checking expanded design ...

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/default_clock_driver_x0/xlclockdriver_1/clr_reg/laten

   cy_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has

   unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/decim35_819db4

   a82a/fir_decim_35_tbt_q/m_axis_data_tvalid_ps_net_synchronizer_1/latency_gt_0

   .fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has unconnected

   output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/datareg_en_d51

   3c2af8e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[9].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/datareg_en_d51

   3c2af8e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[8].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/datareg_en_d51

   3c2af8e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[7].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/datareg_en_d51

   3c2af8e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[6].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/datareg_en_d51

   3c2af8e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[5].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/datareg_en_d51

   3c2af8e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[4].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/datareg_en_d51

   3c2af8e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[3].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/datareg_en_d51

   3c2af8e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[2].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/datareg_en_d51

   3c2af8e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[1].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/datareg_en_d51

   3c2af8e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[0].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/datareg_en_be1

   cf73578/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[0].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/datareg_en_be1

   cf73578/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[1].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/datareg_en_be1

   cf73578/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[2].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/datareg_en_be1

   cf73578/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[3].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/datareg_en_be1

   cf73578/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[4].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/datareg_en_be1

   cf73578/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[5].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/datareg_en_be1

   cf73578/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[6].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/datareg_en_be1

   cf73578/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[7].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/datareg_en_be1

   cf73578/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[8].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/datareg_en_be1

   cf73578/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[9].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/decim35_46ea4a

   3e62/fir_decim_35_tbt_q/m_axis_data_tvalid_ps_net_synchronizer_1/latency_gt_0

   .fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has unconnected

   output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/datareg_en_410

   12a699b/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[0].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/datareg_en_410

   12a699b/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[1].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/datareg_en_410

   12a699b/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[2].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/datareg_en_410

   12a699b/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[3].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/datareg_en_410

   12a699b/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[4].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/datareg_en_410

   12a699b/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[5].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/datareg_en_410

   12a699b/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[6].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/datareg_en_410

   12a699b/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[7].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/datareg_en_410

   12a699b/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[8].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/datareg_en_410

   12a699b/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[9].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/decim35_c328fd

   e7da/fir_decim_35_tbt_q/m_axis_data_tvalid_ps_net_synchronizer_1/latency_gt_0

   .fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has unconnected

   output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/datareg_en_bed

   1f11f3f/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[0].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/datareg_en_bed

   1f11f3f/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[1].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/datareg_en_bed

   1f11f3f/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[2].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/datareg_en_bed

   1f11f3f/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[3].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/datareg_en_bed

   1f11f3f/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[4].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/datareg_en_bed

   1f11f3f/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[5].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/datareg_en_bed

   1f11f3f/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[6].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/datareg_en_bed

   1f11f3f/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[7].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/datareg_en_bed

   1f11f3f/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[8].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/datareg_en_bed

   1f11f3f/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_

   array[9].bit_is_0.fdre_comp' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/decim35_72d019

   a22a/fir_decim_35_tbt_q/m_axis_data_tvalid_ps_net_synchronizer_1/latency_gt_0

   .fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has unconnected

   output pin

WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol

   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad

   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type

   "RAMB16".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol

   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad

   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type

   "RAMB16".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol

   "U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_rad

   ix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim" of type

   "RAMB16".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol

   "blk0000028d" of type "RAMB16".  This attribute will be ignored.

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002429' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242a' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242b' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242c' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242d' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242e' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242f' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002430' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002431' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002432' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002433' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002434' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002435' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002436' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002437' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002438' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002439' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243a' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243b' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243c' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243d' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243e' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243f' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002440' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002441' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002442' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel3_ca112f786b/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002443' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002429' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242a' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242b' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242c' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242d' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242e' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242f' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002430' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002431' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002432' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002433' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002434' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002435' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002436' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002437' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002438' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002439' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243a' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243b' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243c' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243d' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243e' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243f' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002440' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002441' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002442' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel2_4157dc170f/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002443' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002429' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242a' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242b' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242c' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242d' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242e' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242f' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002430' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002431' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002432' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002433' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002434' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002435' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002436' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002437' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002438' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002439' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243a' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243b' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243c' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243d' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243e' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243f' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002440' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002441' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002442' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel1_803b128f1d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002443' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002429' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242a' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242b' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242c' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242d' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242e' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000242f' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002430' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002431' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002432' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002433' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002434' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002435' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002436' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002437' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002438' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002439' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243a' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243b' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243c' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243d' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243e' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig0000243f' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002440' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002441' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002442' has no driver

WARNING:NgdBuild:452 - logical net

   'hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/channel0_d0bb29746d/rect2pol/crdc_

   v5_0_c696cab06d05141f_instance/blk00001a20/sig00002443' has no driver



Partition Implementation Status

-------------------------------



  No Partitions were found in this design.



-------------------------------



NGDBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings: 157



Writing NGD file "hwcosim_top.ngd" ...

Total REAL time to NGDBUILD completion: 1 min  33 sec

Total CPU time to NGDBUILD completion:  1 min  32 sec



Writing NGDBUILD log file "hwcosim_top.bld"...



NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -w -o hwcosim_top_map.ncd -intstyle xflow -timing -ol high hwcosim_top.ngd
hwcosim_top.pcf 
#----------------------------------------------#
Using target part "6vlx240tff1156-1".

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv

INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.

WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part

'xc6vlx240t'.

WARNING:Security:42 - Your software subscription period has lapsed. Your current

version of Xilinx tools will continue to function, but you no longer qualify for

Xilinx software updates or new releases.

WARNING:Security:42 - Your software subscription period has lapsed. Your current

version of Xilinx tools will continue to function, but you no longer qualify for

Xilinx software updates or new releases.

----------------------------------------------------------------------

Mapping design into LUTs...

Running directed packing...

Running delay-based LUT packing...

Updating timing models...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report

   (.mrp).

Running timing-driven placement...

Total REAL time at the beginning of Placer: 3 mins 47 secs 

Total CPU  time at the beginning of Placer: 3 mins 34 secs 



Phase 1.1  Initial Placement Analysis

Phase 1.1  Initial Placement Analysis (Checksum:1ad77cfd) REAL time: 4 mins 6 secs 



Phase 2.7  Design Feasibility Check

Phase 2.7  Design Feasibility Check (Checksum:1ad77cfd) REAL time: 4 mins 10 secs 



Phase 3.31  Local Placement Optimization

Phase 3.31  Local Placement Optimization (Checksum:83aa3675) REAL time: 4 mins 10 secs 



Phase 4.37  Local Placement Optimization

Phase 4.37  Local Placement Optimization (Checksum:83aa3675) REAL time: 4 mins 10 secs 



Phase 5.2  Initial Placement for Architecture Specific Features



Phase 5.2  Initial Placement for Architecture Specific Features

(Checksum:9ab844fd) REAL time: 4 mins 32 secs 



Phase 6.36  Local Placement Optimization

Phase 6.36  Local Placement Optimization (Checksum:9ab844fd) REAL time: 4 mins 32 secs 



Phase 7.30  Global Clock Region Assignment

Phase 7.30  Global Clock Region Assignment (Checksum:9ab844fd) REAL time: 4 mins 32 secs 



Phase 8.3  Local Placement Optimization

Phase 8.3  Local Placement Optimization (Checksum:9ab844fd) REAL time: 4 mins 33 secs 



Phase 9.5  Local Placement Optimization

Phase 9.5  Local Placement Optimization (Checksum:9ab844fd) REAL time: 4 mins 33 secs 



Phase 10.8  Global Placement

..................................

..........................................................

..............................................

...................................................................

........................................

Phase 10.8  Global Placement (Checksum:5feb2c47) REAL time: 8 mins 50 secs 



Phase 11.5  Local Placement Optimization

Phase 11.5  Local Placement Optimization (Checksum:5feb2c47) REAL time: 8 mins 51 secs 



Phase 12.18  Placement Optimization

Phase 12.18  Placement Optimization (Checksum:7683088d) REAL time: 11 mins 37 secs 



Phase 13.5  Local Placement Optimization

Phase 13.5  Local Placement Optimization (Checksum:7683088d) REAL time: 11 mins 38 secs 



Phase 14.34  Placement Validation

Phase 14.34  Placement Validation (Checksum:78f7381e) REAL time: 11 mins 39 secs 



Total REAL time to Placer completion: 11 mins 42 secs 

Total CPU  time to Placer completion: 11 mins 23 secs 

Running post-placement packing...

Writing output files...



Design Summary:

Number of errors:      0

Number of warnings:   64

Slice Logic Utilization:

  Number of Slice Registers:                33,172 out of 301,440   11%

    Number used as Flip Flops:              33,171

    Number used as Latches:                      1

    Number used as Latch-thrus:                  0

    Number used as AND/OR logics:                0

  Number of Slice LUTs:                     30,152 out of 150,720   20%

    Number used as logic:                   12,389 out of 150,720    8%

      Number using O6 output only:          10,741

      Number using O5 output only:             396

      Number using O5 and O6:                1,252

      Number used as ROM:                        0

    Number used as Memory:                  16,003 out of  58,400   27%

      Number used as Dual Port RAM:          1,056

        Number using O6 output only:         1,056

        Number using O5 output only:             0

        Number using O5 and O6:                  0

      Number used as Single Port RAM:            0

      Number used as Shift Register:        14,947

        Number using O6 output only:         6,861

        Number using O5 output only:         5,059

        Number using O5 and O6:              3,027

    Number used exclusively as route-thrus:  1,760

      Number with same-slice register load:  1,580

      Number with same-slice carry load:       179

      Number with other load:                    1



Slice Logic Distribution:

  Number of occupied Slices:                 9,762 out of  37,680   25%

  Number of LUT Flip Flop pairs used:       34,561

    Number with an unused Flip Flop:         7,127 out of  34,561   20%

    Number with an unused LUT:               4,409 out of  34,561   12%

    Number of fully used LUT-FF pairs:      23,025 out of  34,561   66%

    Number of unique control sets:             390

    Number of slice register sites lost

      to control set restrictions:             334 out of 301,440    1%



  A LUT Flip Flop pair for this architecture represents one LUT paired with

  one Flip Flop within a slice.  A control set is a unique combination of

  clock, reset, set, and enable signals for a registered element.

  The Slice Logic Distribution report is not meaningful if the design is

  over-mapped for a non-slice resource or if Placement fails.

  OVERMAPPING of BRAM resources should be ignored if the design is

  over-mapped for a non-BRAM resource or if placement fails.



IO Utilization:

  Number of bonded IOBs:                         2 out of     600    1%

    Number of LOCed IOBs:                        2 out of       2  100%



Specific Feature Utilization:

  Number of RAMB36E1/FIFO36E1s:                 15 out of     416    3%

    Number using RAMB36E1 only:                 15

    Number using FIFO36E1 only:                  0

  Number of RAMB18E1/FIFO18E1s:                  4 out of     832    1%

    Number using RAMB18E1 only:                  4

    Number using FIFO18E1 only:                  0

  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%

    Number used as BUFGs:                        1

    Number used as BUFGCTRLs:                    3

  Number of ILOGICE1/ISERDESE1s:                 0 out of     720    0%

  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%

  Number of BSCANs:                              1 out of       4   25%

  Number of BUFHCEs:                             0 out of     144    0%

  Number of BUFIODQSs:                           0 out of      72    0%

  Number of BUFRs:                               0 out of      36    0%

  Number of CAPTUREs:                            0 out of       1    0%

  Number of DSP48E1s:                          346 out of     768   45%

  Number of EFUSE_USRs:                          0 out of       1    0%

  Number of FRAME_ECCs:                          0 out of       1    0%

  Number of GTXE1s:                              0 out of      20    0%

  Number of IBUFDS_GTXE1s:                       0 out of      12    0%

  Number of ICAPs:                               0 out of       2    0%

  Number of IDELAYCTRLs:                         0 out of      18    0%

  Number of IODELAYE1s:                          0 out of     720    0%

  Number of MMCM_ADVs:                           1 out of      12    8%

  Number of PCIE_2_0s:                           0 out of       2    0%

  Number of STARTUPs:                            1 out of       1  100%

  Number of SYSMONs:                             0 out of       1    0%

  Number of TEMAC_SINGLEs:                       0 out of       4    0%



Average Fanout of Non-Clock Nets:                2.59



Peak Memory Usage:  1863 MB

Total REAL time to MAP completion:  12 mins 17 secs 

Total CPU time to MAP completion:   11 mins 56 secs 



Mapping completed.

See MAP report file "hwcosim_top_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high -intstyle xflow hwcosim_top_map.ncd hwcosim_top.ncd
hwcosim_top.pcf 
#----------------------------------------------#



Constraints file: hwcosim_top.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment C:\Xilinx\13.4\ISE_DS\ISE\.
   "hwcosim_top" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part 'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                33,172 out of 301,440   11%
    Number used as Flip Flops:              33,171
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     30,152 out of 150,720   20%
    Number used as logic:                   12,389 out of 150,720    8%
      Number using O6 output only:          10,741
      Number using O5 output only:             396
      Number using O5 and O6:                1,252
      Number used as ROM:                        0
    Number used as Memory:                  16,003 out of  58,400   27%
      Number used as Dual Port RAM:          1,056
        Number using O6 output only:         1,056
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:        14,947
        Number using O6 output only:         6,861
        Number using O5 output only:         5,059
        Number using O5 and O6:              3,027
    Number used exclusively as route-thrus:  1,760
      Number with same-slice register load:  1,580
      Number with same-slice carry load:       179
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 9,762 out of  37,680   25%
  Number of LUT Flip Flop pairs used:       34,561
    Number with an unused Flip Flop:         7,127 out of  34,561   20%
    Number with an unused LUT:               4,409 out of  34,561   12%
    Number of fully used LUT-FF pairs:      23,025 out of  34,561   66%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     600    1%
    Number of LOCed IOBs:                        2 out of       2  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 15 out of     416    3%
    Number using RAMB36E1 only:                 15
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  4 out of     832    1%
    Number using RAMB18E1 only:                  4
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    3
  Number of ILOGICE1/ISERDESE1s:                 0 out of     720    0%
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          346 out of     768   45%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 1 mins 21 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 23 secs 

WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_sum/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 256554 unrouted;      REAL time: 1 mins 37 secs 

Phase  2  : 127882 unrouted;      REAL time: 1 mins 54 secs 

Phase  3  : 36383 unrouted;      REAL time: 2 mins 45 secs 

Phase  4  : 36362 unrouted; (Setup:0, Hold:26931, Component Switching Limit:0)     REAL time: 3 mins 3 secs 

Updating file: hwcosim_top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:17968, Component Switching Limit:0)     REAL time: 6 mins 30 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:17968, Component Switching Limit:0)     REAL time: 6 mins 30 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:17968, Component Switching Limit:0)     REAL time: 6 mins 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:17968, Component Switching Limit:0)     REAL time: 6 mins 30 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 mins 9 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 mins 21 secs 
Total REAL time to Router completion: 8 mins 22 secs 
Total CPU time to Router completion: 8 mins 14 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  hwcosim_dut_ss_clk |BUFGCTRL_X0Y15| No   | 9659 |  0.467     |  2.047      |
+---------------------+--------------+------+------+------------+-------------+
|cosim_core_inst/drck |              |      |      |            |             |
|                     |BUFGCTRL_X0Y31| No   |   46 |  0.140     |  1.816      |
+---------------------+--------------+------+------+------------+-------------+
|  hwcosim_dut_fr_clk | BUFGCTRL_X0Y1| No   |  109 |  0.199     |  1.815      |
+---------------------+--------------+------+------+------------+-------------+
|hwcosim_clkgen_mmcm_ |              |      |      |            |             |
|           ML_NEW_I1 |         Local|      |    3 |  0.000     |  2.196      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_5069_ML_N |              |      |      |            |             |
|              EW_CLK |         Local|      |    3 |  0.125     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|hwcosim_clkgen_mmcm_ |              |      |      |            |             |
|          ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.531      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_hwcosim_clkgen_mmcm_clkout0 = PERIOD T | SETUP       |     0.008ns|     9.992ns|       0|           0
  IMEGRP "hwcosim_clkgen_mmcm_clkout0"      | HOLD        |     0.005ns|            |       0|           0
      TS_hwcosim_sys_clk / 0.5 HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hwcosim_sys_clk = PERIOD TIMEGRP "T_hw | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  cosim_sys_clk" 5 ns HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_cc71cef7 = PERIOD TIMEGRP "clk_cc7 | MINPERIOD   |     7.500ns|     2.500ns|       0|           0
  1cef7" 10 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_J_TO_U = MAXDELAY FROM TIMEGRP "J_CLK" | SETUP       |    12.676ns|     2.324ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.122ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "cosim_core_inst/drck" PERIOD = 30 ns | SETUP       |    26.210ns|     3.790ns|       0|           0
   HIGH 50%                                 | HOLD        |     0.091ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_35_cc71cef7 | SETUP       |   343.639ns|     6.361ns|       0|           0
  _group = MAXDELAY FROM TIMEGRP         "c | HOLD        |     0.059ns|            |       0|           0
  e_35_cc71cef7_group" TO TIMEGRP "ce_35_cc |             |            |            |        |            
  71cef7_group" 350 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_hwcosim_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hwcosim_sys_clk             |      5.000ns|      2.800ns|      4.996ns|            0|            0|            0|       180964|
| TS_hwcosim_clkgen_mmcm_clkout0|     10.000ns|      9.992ns|          N/A|            0|            0|       180964|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 64 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 8 mins 36 secs 
Total CPU time to PAR completion: 8 mins 25 secs 

Peak Memory Usage:  2051 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 66
Number of info messages: 1

Writing design to file hwcosim_top.ncd



PAR done!



#----------------------------------------------#
# Starting program bitgen
# bitgen -intstyle xflow -w -g StartUpClk:JtagClk hwcosim_top.ncd 
#----------------------------------------------#
WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_q

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_y

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM7_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM8_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM6_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM5_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM10_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM12_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM16_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM3_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM1_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM11_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_x

   /comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_

   fifo.mem/gdm.dm/Mram_RAM4_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.

WARNING:PhysDesignRules:367 - The signal

   <hwcif/hwcosim_dut_inst/ddc_bpm_476_066_x0/delta_sigma_fpga_fffe703802/fifo_s

   um/comp0.core_instance0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn

   c_fifo.mem/gdm.dm/Mram_RAM13_RAMD_O> is incomplete. The signal does not drive

   any load pins in the design.



xflow done!
------------------------------------------------------------------------
INFO:HWCoSim - Checking PAR report for timing violations
INFO:HWCoSim - Exporting hardware co-simulation bitstream and project files
