sim : 
{
  attachDebugger = false;
  domains = 1;
  contentionThreads = 1;
  phaseLength = 10000;
  statsPhaseInterval = 100;
  maxPhases = 0L;
  maxMinInstrs = 0L;
  maxTotalInstrs = 0L;
  maxSimTime = 0;
  maxProcEventualDumps = 0;
  skipStatsVectors = false;
  compactPeriodicStats = false;
  ignoreHooks = false;
  ffReinstrument = false;
  registerThreads = false;
  startInGlobalPause = false;
  parallelism = 8;
  schedQuantum = 10000;
  blockingSyscalls = false;
  pinOptions = "";
  logToFile = true;
  perProcessDir = false;
  periodicStatsFilter = "";
  perProcessCpuEnum = true;
  printMemoryStats = false;
  gmMBytes = 8192;
  deadlockDetection = true;
  aslr = false;
  strictConfig = false;
};
sys : 
{
  cores : 
  {
    sandy : 
    {
      cores = 8;
      type = "Timing";
      icache = "l1i";
      dcache = "l1d";
    };
  };
  frequency = 3200;
  lineSize = 64;
  addressRandomization = false;
  DRAMBuffer : 
  {
    read_incre_step = 1;
    write_incre_step = 2;
  };
  enable_shared_memory = true;
  mem_access_time = 116;
  networkFile = "";
  caches : 
  {
    l1d : 
    {
      parent = "l2";
      isPrefetcher = false;
      size = 65536;
      banks = 1;
      caches = 8;
      array : 
      {
        ways = 4;
        type = "SetAssoc";
        hash = "None";
      };
      repl : 
      {
        type = "LRU";
      };
      latency = 3;
      type = "Simple";
      nonInclusiveHack = false;
    };
    l1i : 
    {
      parent = "l2";
      isPrefetcher = false;
      size = 65536;
      banks = 1;
      caches = 8;
      array : 
      {
        ways = 4;
        type = "SetAssoc";
        hash = "None";
      };
      repl : 
      {
        type = "LRU";
      };
      latency = 3;
      type = "Simple";
      nonInclusiveHack = false;
    };
    l2 : 
    {
      parent = "l3";
      isPrefetcher = false;
      size = 262144;
      banks = 1;
      caches = 8;
      array : 
      {
        ways = 4;
        type = "SetAssoc";
        hash = "None";
      };
      repl : 
      {
        type = "LRU";
      };
      latency = 10;
      type = "Simple";
      nonInclusiveHack = false;
    };
    l3 : 
    {
      parent = "mem";
      isPrefetcher = false;
      size = 8388608;
      banks = 1;
      caches = 1;
      array : 
      {
        ways = 4;
        type = "SetAssoc";
        hash = "None";
      };
      repl : 
      {
        type = "LRU";
      };
      latency = 34;
      type = "Simple";
      nonInclusiveHack = false;
    };
  };
  mem : 
  {
    controllers = 1;
    type = "NVMain";
    hasDRAMCache = true;
    latency = 50;
    capacityMB = 16384;
    techIni = "/home/martin.carrasco/HSCC/zsim-nvmain/config/nvmain-config/hdrc/hdrc.config";
    envVar = "";
    outputFile = "nvmain.out";
    traceName = "";
  };
  proc_fairness = false;
  tlbs : 
  {
    tlb_type = "CommonTlb";
    itlb : 
    {
      entry_num = 256;
      hit_latency = 1;
      response_latency = 1;
      evict_policy = "LRU";
    };
    dtlb : 
    {
      entry_num = 256;
      hit_latency = 1;
      response_latency = 1;
      evict_policy = "LRU";
    };
  };
  pgt_walker : 
  {
    mode = "LongMode_Normal";
    reversed_pgt = false;
  };
};
process0 : 
{
  patchRoot = "";
  groupWithPrevious = false;
  startFastForwarded = false;
  syncedFastForward = true;
  startPaused = false;
  clockDomain = 0;
  portDomain = 0;
  dumpHeartbeats = 0L;
  dumpsResetHeartbeats = false;
  dumpInstrs = 0L;
  dumpCycles = 0L;
  restarts = 0;
  syscallBlacklistRegex = ".*";
  mask = "0:8";
  simPoints = "";
  ffiPoints = "";
  command = "/home/martin.carrasco/mat_mult";
  input = "";
  loader = "";
  env = "";
};
