<?xml version="1.0" encoding="UTF-8"?>
<module id="FFTC_5" HW_revision="" XML_version="1" description="">
  <!-- csl_tpccregs -->
  <register id="FFTC_Peripheral_ID_Register" offset="0x00000" width="32" description="">
    <bitfield id="SCHEME" width="2" begin="31" end="30" description="PID Scheme" rwaccess="R" />
    <bitfield id="PID" width="12" begin="27" end="16" description="Peripheral ID" rwaccess="R" />
    <bitfield id="RTL" width="5" begin="15" end="11" description="RTL Rev Num" rwaccess="R" />
    <bitfield id="MAJOR" width="3" begin="10" end="8" description="Major Rev Num" rwaccess="R" />
    <bitfield id="CUSTOM" width="2" begin="7" end="6" description="Custom Rev Num" rwaccess="R" />
    <bitfield id="MINOR" width="6" begin="5" end="0" description="Minor Rev Num" rwaccess="R" />
  </register>
  <register id="fftc_config_register" offset="0x00004" width="32" description="">
    <bitfield id="q3_flowid_overwrite" width="1" begin="21" end="21" description="Queue 3 flow_id overwrtie" rwaccess="RW" />
    <bitfield id="q2_flowid_overwrite" width="1" begin="20" end="20" description="Queue 2 flow_id overwrtie" rwaccess="RW" />
    <bitfield id="q1_flowid_overwrite" width="1" begin="19" end="19" description="Queue 1 flow_id overwrtie" rwaccess="RW" />
    <bitfield id="q0_flowid_overwrite" width="1" begin="18" end="18" description="Queue 0 flow_id overwrtie" rwaccess="RW" />
    <bitfield id="starvation_period" width="8" begin="17" end="10" description="Starvation Period" rwaccess="RW" />
    <bitfield id="queue_3_priority" width="2" begin="9" end="8" description="Queue 3 priority" rwaccess="RW" />
    <bitfield id="queue_2_priority" width="2" begin="7" end="6" description="Queue 2 priority" rwaccess="RW" />
    <bitfield id="queue_1_priority" width="2" begin="5" end="4" description="Queue 1 priority" rwaccess="RW" />
    <bitfield id="queue_0_priority" width="2" begin="3" end="2" description="Queue 0 priority" rwaccess="RW" />
    <bitfield id="fft_disable" width="1" begin="0" end="0" description="Discalbe FFT calculation" rwaccess="RW" />
  </register>
  <register id="fftc_control_register" offset="0x00008" width="32" description="">
    <bitfield id="fftc_continue" width="1" begin="1" end="1" description="FFTC resume work" rwaccess="W" />
    <bitfield id="restart_bit" width="1" begin="0" end="0" description="FFTC SW restart" rwaccess="W" />
  </register>
  <register id="fftc_status_register" offset="0x0000c" width="32" description="">
    <bitfield id="fftc_halted" width="1" begin="0" end="0" description="FFTC has halted" rwaccess="R" />
  </register>
  <register id="fftc_emu_control_register" offset="0x00010" width="32" description="">
    <bitfield id="emu_rt_sel" width="1" begin="2" end="2" description="FFTC emulation real time select" rwaccess="RW" />
    <bitfield id="emu_soft_stop" width="1" begin="1" end="1" description="FFTC emulation soft stop" rwaccess="RW" />
    <bitfield id="emu_freerun" width="1" begin="0" end="0" description="FFTC emulation free run" rwaccess="RW" />
  </register>
  <register id="fftc_error_int_status_reg" offset="0x00014" width="32" description="">
    <bitfield id="int_on_eop_status_t3" width="1" begin="29" end="29" description="CPPI int on eop status and set" rwaccess="RW" />
    <bitfield id="debug_halt_status_t3" width="1" begin="28" end="28" description="debug halt interrupt status and set" rwaccess="RW" />
    <bitfield id="config_word_error_status_t3" width="1" begin="27" end="27" description="config word length error status and set" rwaccess="RW" />
    <bitfield id="desc_buffer_error_status_t3" width="1" begin="26" end="26" description="free descriptor buffer error status and set" rwaccess="RW" />
    <bitfield id="eop_error_status_t3" width="1" begin="25" end="25" description="eop error status and set" rwaccess="RW" />
    <bitfield id="config_invalid_error_status_t3" width="1" begin="24" end="24" description="config invalid error status and set" rwaccess="RW" />
    <bitfield id="int_on_eop_status_t2" width="1" begin="21" end="21" description="CPPI int on eop status and set" rwaccess="RW" />
    <bitfield id="debug_halt_status_t2" width="1" begin="20" end="20" description="debug halt interrupt status and set" rwaccess="RW" />
    <bitfield id="config_word_error_status_t2" width="1" begin="19" end="19" description="config word length error status and set" rwaccess="RW" />
    <bitfield id="desc_buffer_error_status_t2" width="1" begin="18" end="18" description="free descriptor buffer error status and set" rwaccess="RW" />
    <bitfield id="eop_error_status_t2" width="1" begin="17" end="17" description="eop error status and set" rwaccess="RW" />
    <bitfield id="config_invalid_error_status_t2" width="1" begin="16" end="16" description="config invalid error status and set" rwaccess="RW" />
    <bitfield id="int_on_eop_status_t1" width="1" begin="13" end="13" description="CPPI int on eop status and set" rwaccess="RW" />
    <bitfield id="debug_halt_status_t1" width="1" begin="12" end="12" description="debug halt interrupt status and set" rwaccess="RW" />
    <bitfield id="config_word_error_status_t1" width="1" begin="11" end="11" description="config word length error status and set" rwaccess="RW" />
    <bitfield id="desc_buffer_error_status_t1" width="1" begin="10" end="10" description="free descriptor buffer error status and set" rwaccess="RW" />
    <bitfield id="eop_error_status_t1" width="1" begin="9" end="9" description="eop error status and set" rwaccess="RW" />
    <bitfield id="config_invalid_error_status_t1" width="1" begin="8" end="8" description="config invalid error status and set" rwaccess="RW" />
    <bitfield id="int_on_eop_status_t0" width="1" begin="5" end="5" description="CPPI int on eop status and set" rwaccess="RW" />
    <bitfield id="debug_halt_status_t0" width="1" begin="4" end="4" description="debug halt interrupt status and set" rwaccess="RW" />
    <bitfield id="config_word_error_status_t0" width="1" begin="3" end="3" description="config word length error status and set" rwaccess="RW" />
    <bitfield id="desc_buffer_error_status_t0" width="1" begin="2" end="2" description="free descriptor buffer error status and set" rwaccess="RW" />
    <bitfield id="eop_error_status_t0" width="1" begin="1" end="1" description="eop error status and set" rwaccess="RW" />
    <bitfield id="config_invalid_error_status_t0" width="1" begin="0" end="0" description="config invalid error status and set" rwaccess="RW" />
  </register>
  <register id="fftc_error_int_status_clr_reg" offset="0x00018" width="32" description="">
    <bitfield id="int_on_eop_clr_t3" width="1" begin="29" end="29" description="CPPI int on eop status clear" rwaccess="W" />
    <bitfield id="debug_halt_clr_t3" width="1" begin="28" end="28" description="debug halt interrupt status clear" rwaccess="W" />
    <bitfield id="config_word_error_clr_t3" width="1" begin="27" end="27" description="config word length error statgus clear" rwaccess="W" />
    <bitfield id="desc_buffer_error_clr_t3" width="1" begin="26" end="26" description="free descriptor buffer error status clear" rwaccess="W" />
    <bitfield id="eop_error_clr_t3" width="1" begin="25" end="25" description="eop error status clear" rwaccess="W" />
    <bitfield id="config_invalid_error_clr_t3" width="1" begin="24" end="24" description="config invalid error status clear" rwaccess="W" />
    <bitfield id="int_on_eop_clr_t2" width="1" begin="21" end="21" description="CPPI int on eop status clear" rwaccess="W" />
    <bitfield id="debug_halt_clr_t2" width="1" begin="20" end="20" description="debug halt interrupt status clear" rwaccess="W" />
    <bitfield id="config_word_error_clr_t2" width="1" begin="19" end="19" description="config word length error statgus clear" rwaccess="W" />
    <bitfield id="desc_buffer_error_clr_t2" width="1" begin="18" end="18" description="free descriptor buffer error status clear" rwaccess="W" />
    <bitfield id="eop_error_clr_t2" width="1" begin="17" end="17" description="eop error status clear" rwaccess="W" />
    <bitfield id="config_invalid_error_clr_t2" width="1" begin="16" end="16" description="config invalid error status clear" rwaccess="W" />
    <bitfield id="int_on_eop_clr_t1" width="1" begin="13" end="13" description="CPPI int on eop status clear" rwaccess="W" />
    <bitfield id="debug_halt_clr_t1" width="1" begin="12" end="12" description="debug halt interrupt status clear" rwaccess="W" />
    <bitfield id="config_word_error_clr_t1" width="1" begin="11" end="11" description="config word length error statgus clear" rwaccess="W" />
    <bitfield id="desc_buffer_error_clr_t1" width="1" begin="10" end="10" description="free descriptor buffer error status clear" rwaccess="W" />
    <bitfield id="eop_error_clr_t1" width="1" begin="9" end="9" description="eop error status clear" rwaccess="W" />
    <bitfield id="config_invalid_error_clr_t1" width="1" begin="8" end="8" description="config invalid error status clear" rwaccess="W" />
    <bitfield id="int_on_eop_clr_t0" width="1" begin="5" end="5" description="CPPI int on eop status clear" rwaccess="W" />
    <bitfield id="debug_halt_clr_t0" width="1" begin="4" end="4" description="debug halt interrupt status clear" rwaccess="W" />
    <bitfield id="config_word_error_clr_t0" width="1" begin="3" end="3" description="config word length error statgus clear" rwaccess="W" />
    <bitfield id="desc_buffer_error_clr_t0" width="1" begin="2" end="2" description="free descriptor buffer error status clear" rwaccess="W" />
    <bitfield id="eop_error_clr_t0" width="1" begin="1" end="1" description="eop error status clear" rwaccess="W" />
    <bitfield id="config_invalid_error_clr_t0" width="1" begin="0" end="0" description="config invalid error status clear" rwaccess="W" />
  </register>
  <register id="fftc_error_int_en_status_reg" offset="0x0001c" width="32" description="">
    <bitfield id="int_on_eop_en_status_t3" width="1" begin="29" end="29" description="CPPI int on eop status enabled" rwaccess="R" />
    <bitfield id="debug_halt_en_status_t3" width="1" begin="28" end="28" description="debug halt interrupt status enabled" rwaccess="R" />
    <bitfield id="config_word_error_en_status_t3" width="1" begin="27" end="27" description="config word length error statgus enabled" rwaccess="R" />
    <bitfield id="desc_buffer_error_en_status_t3" width="1" begin="26" end="26" description="free descriptor buffer error status enabled" rwaccess="R" />
    <bitfield id="eop_error_en_status_t3" width="1" begin="25" end="25" description="eop error status enabled" rwaccess="R" />
    <bitfield id="config_invalid_error_en_status_t3" width="1" begin="24" end="24" description="config invalid error status enabled" rwaccess="R" />
    <bitfield id="int_on_eop_en_status_t2" width="1" begin="21" end="21" description="CPPI int on eop status enabled" rwaccess="R" />
    <bitfield id="debug_halt_en_status_t2" width="1" begin="20" end="20" description="debug halt interrupt status enabled" rwaccess="R" />
    <bitfield id="config_word_error_en_status_t2" width="1" begin="19" end="19" description="config word length error statgus enabled" rwaccess="R" />
    <bitfield id="desc_buffer_error_en_status_t2" width="1" begin="18" end="18" description="free descriptor buffer error status enabled" rwaccess="R" />
    <bitfield id="eop_error_en_status_t2" width="1" begin="17" end="17" description="eop error status enabled" rwaccess="R" />
    <bitfield id="config_invalid_error_en_status_t2" width="1" begin="16" end="16" description="config invalid error status enabled" rwaccess="R" />
    <bitfield id="int_on_eop_en_status_t1" width="1" begin="13" end="13" description="CPPI int on eop status enabled" rwaccess="R" />
    <bitfield id="debug_halt_en_status_t1" width="1" begin="12" end="12" description="debug halt interrupt status enabled" rwaccess="R" />
    <bitfield id="config_word_error_en_status_t1" width="1" begin="11" end="11" description="config word length error statgus enabled" rwaccess="R" />
    <bitfield id="desc_buffer_error_en_status_t1" width="1" begin="10" end="10" description="free descriptor buffer error status enabled" rwaccess="R" />
    <bitfield id="eop_error_en_status_t1" width="1" begin="9" end="9" description="eop error status enabled" rwaccess="R" />
    <bitfield id="config_invalid_error_en_status_t1" width="1" begin="8" end="8" description="config invalid error status enabled" rwaccess="R" />
    <bitfield id="int_on_eop_en_status_t0" width="1" begin="5" end="5" description="CPPI int on eop status enabled" rwaccess="R" />
    <bitfield id="debug_halt_en_status_t0" width="1" begin="4" end="4" description="debug halt interrupt status enabled" rwaccess="R" />
    <bitfield id="config_word_error_en_status_t0" width="1" begin="3" end="3" description="config word length error statgus enabled" rwaccess="R" />
    <bitfield id="desc_buffer_error_en_status_t0" width="1" begin="2" end="2" description="free descriptor buffer error status enabled" rwaccess="R" />
    <bitfield id="eop_error_en_status_t0" width="1" begin="1" end="1" description="eop error status enabled" rwaccess="R" />
    <bitfield id="config_invalid_error_en_status_t0" width="1" begin="0" end="0" description="config invalid error status enabled" rwaccess="R" />
  </register>
  <register id="fftc_error_int_en_reg" offset="0x00020" width="32" description="">
    <bitfield id="int_on_eop_en_t3" width="1" begin="29" end="29" description="CPPI int on eop interrupt enable" rwaccess="RW" />
    <bitfield id="debug_halt_en_t3" width="1" begin="28" end="28" description="debug halt interrupt enable" rwaccess="RW" />
    <bitfield id="config_word_error_en_t3" width="1" begin="27" end="27" description="config word length error enable" rwaccess="RW" />
    <bitfield id="desc_buffer_error_en_t3" width="1" begin="26" end="26" description="free descriptor buffer error enable" rwaccess="RW" />
    <bitfield id="eop_error_en_t3" width="1" begin="25" end="25" description="eop error enable" rwaccess="RW" />
    <bitfield id="config_invalid_error_en_t3" width="1" begin="24" end="24" description="config invalid error enable" rwaccess="RW" />
    <bitfield id="int_on_eop_en_t2" width="1" begin="21" end="21" description="CPPI int on eop interrupt enable" rwaccess="RW" />
    <bitfield id="debug_halt_en_t2" width="1" begin="20" end="20" description="debug halt interrupt enable" rwaccess="RW" />
    <bitfield id="config_word_error_en_t2" width="1" begin="19" end="19" description="config word length error enable" rwaccess="RW" />
    <bitfield id="desc_buffer_error_en_t2" width="1" begin="18" end="18" description="free descriptor buffer error enable" rwaccess="RW" />
    <bitfield id="eop_error_en_t2" width="1" begin="17" end="17" description="eop error enable" rwaccess="RW" />
    <bitfield id="config_invalid_error_en_t2" width="1" begin="16" end="16" description="config invalid error enable" rwaccess="RW" />
    <bitfield id="int_on_eop_en_t1" width="1" begin="13" end="13" description="CPPI int on eop interrupt enable" rwaccess="RW" />
    <bitfield id="debug_halt_en_t1" width="1" begin="12" end="12" description="debug halt interrupt enable" rwaccess="RW" />
    <bitfield id="config_word_error_en_t1" width="1" begin="11" end="11" description="config word length error enable" rwaccess="RW" />
    <bitfield id="desc_buffer_error_en_t1" width="1" begin="10" end="10" description="free descriptor buffer error enable" rwaccess="RW" />
    <bitfield id="eop_error_en_t1" width="1" begin="9" end="9" description="eop error enable" rwaccess="RW" />
    <bitfield id="config_invalid_error_en_t1" width="1" begin="8" end="8" description="config invalid error enable" rwaccess="RW" />
    <bitfield id="int_on_eop_en_t0" width="1" begin="5" end="5" description="CPPI int on eop interrupt enable" rwaccess="RW" />
    <bitfield id="debug_halt_en_t0" width="1" begin="4" end="4" description="debug halt interrupt enable" rwaccess="RW" />
    <bitfield id="config_word_error_en_t0" width="1" begin="3" end="3" description="config word length error enable" rwaccess="RW" />
    <bitfield id="desc_buffer_error_en_t0" width="1" begin="2" end="2" description="free descriptor buffer error enable" rwaccess="RW" />
    <bitfield id="eop_error_en_t0" width="1" begin="1" end="1" description="eop error enable" rwaccess="RW" />
    <bitfield id="config_invalid_error_en_t0" width="1" begin="0" end="0" description="config invalid error enable" rwaccess="RW" />
  </register>
  <register id="fftc_error_int_en_clr_reg" offset="0x00024" width="32" description="">
    <bitfield id="int_on_eop_en_clr_t3" width="1" begin="29" end="29" description="CPPI int on eop interrupt enable clear" rwaccess="W" />
    <bitfield id="debug_halt_en_clr_t3" width="1" begin="28" end="28" description="debug halt interrupt enable clear" rwaccess="W" />
    <bitfield id="config_word_error_en_clr_t3" width="1" begin="27" end="27" description="config word length error enable clear" rwaccess="W" />
    <bitfield id="desc_buffer_error_en_clr_t3" width="1" begin="26" end="26" description="free descriptor buffer error enable clear" rwaccess="W" />
    <bitfield id="eop_error_en_clr_t3" width="1" begin="25" end="25" description="eop error enable clear" rwaccess="W" />
    <bitfield id="config_invalid_error_en_clr_t3" width="1" begin="24" end="24" description="config invalid error enable clear" rwaccess="W" />
    <bitfield id="int_on_eop_en_clr_t2" width="1" begin="21" end="21" description="CPPI int on eop interrupt enable clear" rwaccess="W" />
    <bitfield id="debug_halt_en_clr_t2" width="1" begin="20" end="20" description="debug halt interrupt enable clear" rwaccess="W" />
    <bitfield id="config_word_error_en_clr_t2" width="1" begin="19" end="19" description="config word length error enable clear" rwaccess="W" />
    <bitfield id="desc_buffer_error_en_clr_t2" width="1" begin="18" end="18" description="free descriptor buffer error enable clear" rwaccess="W" />
    <bitfield id="eop_error_en_clr_t2" width="1" begin="17" end="17" description="eop error enable clear" rwaccess="W" />
    <bitfield id="config_invalid_error_en_clr_t2" width="1" begin="16" end="16" description="config invalid error enable clear" rwaccess="W" />
    <bitfield id="int_on_eop_en_clr_t1" width="1" begin="13" end="13" description="CPPI int on eop interrupt enable clear" rwaccess="W" />
    <bitfield id="debug_halt_en_clr_t1" width="1" begin="12" end="12" description="debug halt interrupt enable clear" rwaccess="W" />
    <bitfield id="config_word_error_en_clr_t1" width="1" begin="11" end="11" description="config word length error enable clear" rwaccess="W" />
    <bitfield id="desc_buffer_error_en_clr_t1" width="1" begin="10" end="10" description="free descriptor buffer error enable clear" rwaccess="W" />
    <bitfield id="eop_error_en_clr_t1" width="1" begin="9" end="9" description="eop error enable clear" rwaccess="W" />
    <bitfield id="config_invalid_error_en_clr_t1" width="1" begin="8" end="8" description="config invalid error enable clear" rwaccess="W" />
    <bitfield id="int_on_eop_en_clr_t0" width="1" begin="5" end="5" description="CPPI int on eop interrupt enable clear" rwaccess="W" />
    <bitfield id="debug_halt_en_clr_t0" width="1" begin="4" end="4" description="debug halt interrupt enable clear" rwaccess="W" />
    <bitfield id="config_word_error_en_clr_t0" width="1" begin="3" end="3" description="config word length error enable clear" rwaccess="W" />
    <bitfield id="desc_buffer_error_en_clr_t0" width="1" begin="2" end="2" description="free descriptor buffer error enable clear" rwaccess="W" />
    <bitfield id="eop_error_en_clr_t0" width="1" begin="1" end="1" description="eop error enable clear" rwaccess="W" />
    <bitfield id="config_invalid_error_en_clr_t0" width="1" begin="0" end="0" description="config invalid error enable clear" rwaccess="W" />
  </register>
  <register id="fftc_halt_on_error_reg" offset="0x00028" width="32" description="">
    <bitfield id="int_on_eop_halt_t3" width="1" begin="29" end="29" description="CPPI int on eop interrupt halt on error" rwaccess="RW" />
    <bitfield id="debug_hard_stop_halt_t3" width="1" begin="28" end="28" description="CPPI hard stop halt on error status" rwaccess="R" />
    <bitfield id="config_word_error_halt_t3" width="1" begin="27" end="27" description="config word length error halt" rwaccess="RW" />
    <bitfield id="desc_buffer_error_halt_t3" width="1" begin="26" end="26" description="free descriptor buffer error halt" rwaccess="RW" />
    <bitfield id="eop_error_halt_t3" width="1" begin="25" end="25" description="eop error halt" rwaccess="RW" />
    <bitfield id="config_invalid_error_halt_t3" width="1" begin="24" end="24" description="config invalid error halt" rwaccess="RW" />
    <bitfield id="int_on_eop_halt_t2" width="1" begin="21" end="21" description="CPPI int on eop interrupt halt on error" rwaccess="RW" />
    <bitfield id="debug_hard_stop_halt_t2" width="1" begin="20" end="20" description="CPPI hard stop halt on error status" rwaccess="R" />
    <bitfield id="config_word_error_halt_t2" width="1" begin="19" end="19" description="config word length error halt" rwaccess="RW" />
    <bitfield id="desc_buffer_error_halt_t2" width="1" begin="18" end="18" description="free descriptor buffer error halt" rwaccess="RW" />
    <bitfield id="eop_error_halt_t2" width="1" begin="17" end="17" description="eop error halt" rwaccess="RW" />
    <bitfield id="config_invalid_error_halt_t2" width="1" begin="16" end="16" description="config invalid error halt" rwaccess="RW" />
    <bitfield id="int_on_eop_halt_t1" width="1" begin="13" end="13" description="CPPI int on eop interrupt halt on error" rwaccess="RW" />
    <bitfield id="debug_hard_stop_halt_t1" width="1" begin="12" end="12" description="CPPI hard stop halt on error status" rwaccess="R" />
    <bitfield id="config_word_error_halt_t1" width="1" begin="11" end="11" description="config word length error halt" rwaccess="RW" />
    <bitfield id="desc_buffer_error_halt_t1" width="1" begin="10" end="10" description="free descriptor buffer error halt" rwaccess="RW" />
    <bitfield id="eop_error_halt_t1" width="1" begin="9" end="9" description="eop error halt" rwaccess="RW" />
    <bitfield id="config_invalid_error_halt_t1" width="1" begin="8" end="8" description="config invalid error halt" rwaccess="RW" />
    <bitfield id="int_on_eop_halt_t0" width="1" begin="5" end="5" description="CPPI int on eop interrupt halt on error" rwaccess="RW" />
    <bitfield id="debug_hard_stop_halt_t0" width="1" begin="4" end="4" description="CPPI hard stop halt on error status" rwaccess="R" />
    <bitfield id="config_word_error_halt_t0" width="1" begin="3" end="3" description="config word length error halt" rwaccess="RW" />
    <bitfield id="desc_buffer_error_halt_t0" width="1" begin="2" end="2" description="free descriptor buffer error halt" rwaccess="RW" />
    <bitfield id="eop_error_halt_t0" width="1" begin="1" end="1" description="eop error halt" rwaccess="RW" />
    <bitfield id="config_invalid_error_halt_t0" width="1" begin="0" end="0" description="config invalid error halt" rwaccess="RW" />
  </register>
  <register id="fftc_error_end_of_int_reg" offset="0x0002c" width="32" description="">
    <bitfield id="eoi_val" width="8" begin="7" end="0" description="EOI value" rwaccess="RW" />
  </register>
  <register id="fftc_clipping_detect_register" offset="0x00030" width="32" description="(1 of 4, stride 4)">
    <bitfield id="clipping_count" width="32" begin="31" end="0" description="queue clipping count" rwaccess="RW" />
  </register>
  <register id="fftc_queue_0_destination_register" offset="0x00040" width="32" description="">
    <bitfield id="FFTC_shift_left_right_output" width="1" begin="31" end="31" description="set to 1 to enable" rwaccess="RW" />
    <bitfield id="FFTC_shift_left_right_input" width="1" begin="30" end="30" description="set to 1 to enable" rwaccess="RW" />
    <bitfield id="FFTC_variable_shift_input" width="12" begin="27" end="16" description="rotates the input sequence 2xFFTC_variable_shift_input samples to the right" rwaccess="RW" />
    <bitfield id="default_dest" width="14" begin="13" end="0" description="The CPPI queue to store the result. If set to 0x13ff for queue X use default value specified in the DMA channel" rwaccess="RW" />
  </register>
  <register id="fftc_queue_1_destination_register" offset="0x00070" width="32" description="">
    <bitfield id="FFTC_shift_left_right_output" width="1" begin="31" end="31" description="set to 1 to enable" rwaccess="RW" />
    <bitfield id="FFTC_shift_left_right_input" width="1" begin="30" end="30" description="set to 1 to enable" rwaccess="RW" />
    <bitfield id="FFTC_variable_shift_input" width="12" begin="27" end="16" description="rotates the input sequence 2xFFTC_variable_shift_input samples to the right" rwaccess="RW" />
    <bitfield id="default_dest" width="14" begin="13" end="0" description="The CPPI queue to store the result. If set to 0x13ff for queue X use default value specified in the DMA channel" rwaccess="RW" />
  </register>
  <register id="fftc_queue_2_destination_register" offset="0x000a0" width="32" description="">
    <bitfield id="FFTC_shift_left_right_output" width="1" begin="31" end="31" description="set to 1 to enable" rwaccess="RW" />
    <bitfield id="FFTC_shift_left_right_input" width="1" begin="30" end="30" description="set to 1 to enable" rwaccess="RW" />
    <bitfield id="FFTC_variable_shift_input" width="12" begin="27" end="16" description="rotates the input sequence 2xFFTC_variable_shift_input samples to the right" rwaccess="RW" />
    <bitfield id="default_dest" width="14" begin="13" end="0" description="The CPPI queue to store the result. If set to 0x13ff for queue X use default value specified in the DMA channel" rwaccess="RW" />
  </register>
  <register id="fftc_queue_3_destination_register" offset="0x000d0" width="32" description="">
    <bitfield id="FFTC_shift_left_right_output" width="1" begin="31" end="31" description="set to 1 to enable" rwaccess="RW" />
    <bitfield id="FFTC_shift_left_right_input" width="1" begin="30" end="30" description="set to 1 to enable" rwaccess="RW" />
    <bitfield id="FFTC_variable_shift_input" width="12" begin="27" end="16" description="rotates the input sequence 2xFFTC_variable_shift_input samples to the right" rwaccess="RW" />
    <bitfield id="default_dest" width="14" begin="13" end="0" description="The CPPI queue to store the result. If set to 0x13ff for queue X use default value specified in the DMA channel" rwaccess="RW" />
  </register>
  <register id="fftc_queue_0_scaling_and_shifting_register" offset="0x00044" width="32" description="">
    <bitfield id="dynamic_scaling_enable" width="1" begin="29" end="29" description="dynamic scaling enable" rwaccess="RW" />
    <bitfield id="output_scaling" width="8" begin="25" end="18" description="output scaling factor" rwaccess="RW" />
    <bitfield id="stage_out_scaling" width="2" begin="17" end="16" description="output stage scale factor" rwaccess="RW" />
    <bitfield id="stage_6_scaling" width="2" begin="15" end="14" description="stage 6 scale factor" rwaccess="RW" />
    <bitfield id="stage_5_scaling" width="2" begin="13" end="12" description="stage 5 scale factor" rwaccess="RW" />
    <bitfield id="stage_4_scaling" width="2" begin="11" end="10" description="stage 4 scale factor" rwaccess="RW" />
    <bitfield id="stage_3_scaling" width="2" begin="9" end="8" description="stage 3 scale factor" rwaccess="RW" />
    <bitfield id="stage_2_scaling" width="2" begin="7" end="6" description="stage 2 scale factor" rwaccess="RW" />
    <bitfield id="stage_1_scaling" width="2" begin="5" end="4" description="stage 1 scale factor" rwaccess="RW" />
    <bitfield id="stage_0_scaling" width="2" begin="3" end="2" description="stage 0 scale factor" rwaccess="RW" />
    <bitfield id="stage_lte_shift_scaling" width="2" begin="1" end="0" description="LTE shift scale factor" rwaccess="RW" />
  </register>
  <register id="fftc_queue_1_scaling_and_shifting_register" offset="0x00074" width="32" description="">
    <bitfield id="dynamic_scaling_enable" width="1" begin="29" end="29" description="dynamic scaling enable" rwaccess="RW" />
    <bitfield id="output_scaling" width="8" begin="25" end="18" description="output scaling factor" rwaccess="RW" />
    <bitfield id="stage_out_scaling" width="2" begin="17" end="16" description="output stage scale factor" rwaccess="RW" />
    <bitfield id="stage_6_scaling" width="2" begin="15" end="14" description="stage 6 scale factor" rwaccess="RW" />
    <bitfield id="stage_5_scaling" width="2" begin="13" end="12" description="stage 5 scale factor" rwaccess="RW" />
    <bitfield id="stage_4_scaling" width="2" begin="11" end="10" description="stage 4 scale factor" rwaccess="RW" />
    <bitfield id="stage_3_scaling" width="2" begin="9" end="8" description="stage 3 scale factor" rwaccess="RW" />
    <bitfield id="stage_2_scaling" width="2" begin="7" end="6" description="stage 2 scale factor" rwaccess="RW" />
    <bitfield id="stage_1_scaling" width="2" begin="5" end="4" description="stage 1 scale factor" rwaccess="RW" />
    <bitfield id="stage_0_scaling" width="2" begin="3" end="2" description="stage 0 scale factor" rwaccess="RW" />
    <bitfield id="stage_lte_shift_scaling" width="2" begin="1" end="0" description="LTE shift scale factor" rwaccess="RW" />
  </register>
  <register id="fftc_queue_2_scaling_and_shifting_register" offset="0x000a4" width="32" description="">
    <bitfield id="dynamic_scaling_enable" width="1" begin="29" end="29" description="dynamic scaling enable" rwaccess="RW" />
    <bitfield id="output_scaling" width="8" begin="25" end="18" description="output scaling factor" rwaccess="RW" />
    <bitfield id="stage_out_scaling" width="2" begin="17" end="16" description="output stage scale factor" rwaccess="RW" />
    <bitfield id="stage_6_scaling" width="2" begin="15" end="14" description="stage 6 scale factor" rwaccess="RW" />
    <bitfield id="stage_5_scaling" width="2" begin="13" end="12" description="stage 5 scale factor" rwaccess="RW" />
    <bitfield id="stage_4_scaling" width="2" begin="11" end="10" description="stage 4 scale factor" rwaccess="RW" />
    <bitfield id="stage_3_scaling" width="2" begin="9" end="8" description="stage 3 scale factor" rwaccess="RW" />
    <bitfield id="stage_2_scaling" width="2" begin="7" end="6" description="stage 2 scale factor" rwaccess="RW" />
    <bitfield id="stage_1_scaling" width="2" begin="5" end="4" description="stage 1 scale factor" rwaccess="RW" />
    <bitfield id="stage_0_scaling" width="2" begin="3" end="2" description="stage 0 scale factor" rwaccess="RW" />
    <bitfield id="stage_lte_shift_scaling" width="2" begin="1" end="0" description="LTE shift scale factor" rwaccess="RW" />
  </register>
  <register id="fftc_queue_3_scaling_and_shifting_register" offset="0x000d4" width="32" description="">
    <bitfield id="dynamic_scaling_enable" width="1" begin="29" end="29" description="dynamic scaling enable" rwaccess="RW" />
    <bitfield id="output_scaling" width="8" begin="25" end="18" description="output scaling factor" rwaccess="RW" />
    <bitfield id="stage_out_scaling" width="2" begin="17" end="16" description="output stage scale factor" rwaccess="RW" />
    <bitfield id="stage_6_scaling" width="2" begin="15" end="14" description="stage 6 scale factor" rwaccess="RW" />
    <bitfield id="stage_5_scaling" width="2" begin="13" end="12" description="stage 5 scale factor" rwaccess="RW" />
    <bitfield id="stage_4_scaling" width="2" begin="11" end="10" description="stage 4 scale factor" rwaccess="RW" />
    <bitfield id="stage_3_scaling" width="2" begin="9" end="8" description="stage 3 scale factor" rwaccess="RW" />
    <bitfield id="stage_2_scaling" width="2" begin="7" end="6" description="stage 2 scale factor" rwaccess="RW" />
    <bitfield id="stage_1_scaling" width="2" begin="5" end="4" description="stage 1 scale factor" rwaccess="RW" />
    <bitfield id="stage_0_scaling" width="2" begin="3" end="2" description="stage 0 scale factor" rwaccess="RW" />
    <bitfield id="stage_lte_shift_scaling" width="2" begin="1" end="0" description="LTE shift scale factor" rwaccess="RW" />
  </register>
  <register id="fftc_queue_0_cyclic_prefix_register" offset="0x00048" width="32" description="">
    <bitfield id="cyclic_prefix_remove_en" width="1" begin="31" end="31" description="cyclic_pregix removal enable" rwaccess="RW" />
    <bitfield id="cyclic_prefix_remove_offset" width="10" begin="25" end="16" description="cyclic_pregix remove offset" rwaccess="RW" />
    <bitfield id="cyclic_prefix_addition" width="13" begin="12" end="0" description="cyclic_pregix addition length" rwaccess="RW" />
  </register>
  <register id="fftc_queue_1_cyclic_prefix_register" offset="0x00078" width="32" description="">
    <bitfield id="cyclic_prefix_remove_en" width="1" begin="31" end="31" description="cyclic_pregix removal enable" rwaccess="RW" />
    <bitfield id="cyclic_prefix_remove_offset" width="10" begin="25" end="16" description="cyclic_pregix remove offset" rwaccess="RW" />
    <bitfield id="cyclic_prefix_addition" width="13" begin="12" end="0" description="cyclic_pregix addition length" rwaccess="RW" />
  </register>
  <register id="fftc_queue_2_cyclic_prefix_register" offset="0x000a8" width="32" description="">
    <bitfield id="cyclic_prefix_remove_en" width="1" begin="31" end="31" description="cyclic_pregix removal enable" rwaccess="RW" />
    <bitfield id="cyclic_prefix_remove_offset" width="10" begin="25" end="16" description="cyclic_pregix remove offset" rwaccess="RW" />
    <bitfield id="cyclic_prefix_addition" width="13" begin="12" end="0" description="cyclic_pregix addition length" rwaccess="RW" />
  </register>
  <register id="fftc_queue_3_cyclic_prefix_register" offset="0x000d8" width="32" description="">
    <bitfield id="cyclic_prefix_remove_en" width="1" begin="31" end="31" description="cyclic_pregix removal enable" rwaccess="RW" />
    <bitfield id="cyclic_prefix_remove_offset" width="10" begin="25" end="16" description="cyclic_pregix remove offset" rwaccess="RW" />
    <bitfield id="cyclic_prefix_addition" width="13" begin="12" end="0" description="cyclic_pregix addition length" rwaccess="RW" />
  </register>
  <register id="fftc_queue_0_control_register" offset="0x0004c" width="32" description="">
    <bitfield id="iq_order" width="1" begin="31" end="31" description="reverse iq order" rwaccess="RW" />
    <bitfield id="iq_size" width="1" begin="30" end="30" description="i or q size 8 bit" rwaccess="RW" />
    <bitfield id="zero_pad_mode" width="1" begin="29" end="29" description="zero pad enable" rwaccess="RW" />
    <bitfield id="zero_pad_val" width="13" begin="28" end="16" description="zero pad length" rwaccess="RW" />
    <bitfield id="suppressed_side_info" width="1" begin="8" end="8" description="suppress side info for CPPI Rx packets" rwaccess="RW" />
    <bitfield id="dft_idft_select" width="1" begin="6" end="6" description="DFT/IDFT select" rwaccess="RW" />
    <bitfield id="dft_size" width="6" begin="5" end="0" description="DFT size" rwaccess="RW" />
  </register>
  <register id="fftc_queue_1_control_register" offset="0x0007c" width="32" description="">
    <bitfield id="iq_order" width="1" begin="31" end="31" description="reverse iq order" rwaccess="RW" />
    <bitfield id="iq_size" width="1" begin="30" end="30" description="i or q size 8 bit" rwaccess="RW" />
    <bitfield id="zero_pad_mode" width="1" begin="29" end="29" description="zero pad enable" rwaccess="RW" />
    <bitfield id="zero_pad_val" width="13" begin="28" end="16" description="zero pad length" rwaccess="RW" />
    <bitfield id="suppressed_side_info" width="1" begin="8" end="8" description="suppress side info for CPPI Rx packets" rwaccess="RW" />
    <bitfield id="dft_idft_select" width="1" begin="6" end="6" description="DFT/IDFT select" rwaccess="RW" />
    <bitfield id="dft_size" width="6" begin="5" end="0" description="DFT size" rwaccess="RW" />
  </register>
  <register id="fftc_queue_2_control_register" offset="0x000ac" width="32" description="">
    <bitfield id="iq_order" width="1" begin="31" end="31" description="reverse iq order" rwaccess="RW" />
    <bitfield id="iq_size" width="1" begin="30" end="30" description="i or q size 8 bit" rwaccess="RW" />
    <bitfield id="zero_pad_mode" width="1" begin="29" end="29" description="zero pad enable" rwaccess="RW" />
    <bitfield id="zero_pad_val" width="13" begin="28" end="16" description="zero pad length" rwaccess="RW" />
    <bitfield id="suppressed_side_info" width="1" begin="8" end="8" description="suppress side info for CPPI Rx packets" rwaccess="RW" />
    <bitfield id="dft_idft_select" width="1" begin="6" end="6" description="DFT/IDFT select" rwaccess="RW" />
    <bitfield id="dft_size" width="6" begin="5" end="0" description="DFT size" rwaccess="RW" />
  </register>
  <register id="fftc_queue_3_control_register" offset="0x000dc" width="32" description="">
    <bitfield id="iq_order" width="1" begin="31" end="31" description="reverse iq order" rwaccess="RW" />
    <bitfield id="iq_size" width="1" begin="30" end="30" description="i or q size 8 bit" rwaccess="RW" />
    <bitfield id="zero_pad_mode" width="1" begin="29" end="29" description="zero pad enable" rwaccess="RW" />
    <bitfield id="zero_pad_val" width="13" begin="28" end="16" description="zero pad length" rwaccess="RW" />
    <bitfield id="suppressed_side_info" width="1" begin="8" end="8" description="suppress side info for CPPI Rx packets" rwaccess="RW" />
    <bitfield id="dft_idft_select" width="1" begin="6" end="6" description="DFT/IDFT select" rwaccess="RW" />
    <bitfield id="dft_size" width="6" begin="5" end="0" description="DFT size" rwaccess="RW" />
  </register>
  <register id="fftc_queue_0_lte_frequency_shift_register" offset="0x00050" width="32" description="">
    <bitfield id="lte_freq_shift_dir" width="1" begin="25" end="25" description="LTE frequency shift direction" rwaccess="RW" />
    <bitfield id="lte_freq_shift_factor" width="4" begin="18" end="15" description="LTE frequency shift factor" rwaccess="RW" />
    <bitfield id="lte_freq_shift_phase" width="13" begin="14" end="2" description="LTE frequency shift phase" rwaccess="RW" />
    <bitfield id="lte_freq_shift_index" width="1" begin="1" end="1" description="LTE frequency shift index" rwaccess="RW" />
    <bitfield id="lte_freq_shift_en" width="1" begin="0" end="0" description="LTE frequency shift enable" rwaccess="RW" />
  </register>
  <register id="fftc_queue_1_lte_frequency_shift_register" offset="0x00080" width="32" description="">
    <bitfield id="lte_freq_shift_dir" width="1" begin="25" end="25" description="LTE frequency shift direction" rwaccess="RW" />
    <bitfield id="lte_freq_shift_factor" width="4" begin="18" end="15" description="LTE frequency shift factor" rwaccess="RW" />
    <bitfield id="lte_freq_shift_phase" width="13" begin="14" end="2" description="LTE frequency shift phase" rwaccess="RW" />
    <bitfield id="lte_freq_shift_index" width="1" begin="1" end="1" description="LTE frequency shift index" rwaccess="RW" />
    <bitfield id="lte_freq_shift_en" width="1" begin="0" end="0" description="LTE frequency shift enable" rwaccess="RW" />
  </register>
  <register id="fftc_queue_2_lte_frequency_shift_register" offset="0x000b0" width="32" description="">
    <bitfield id="lte_freq_shift_dir" width="1" begin="25" end="25" description="LTE frequency shift direction" rwaccess="RW" />
    <bitfield id="lte_freq_shift_factor" width="4" begin="18" end="15" description="LTE frequency shift factor" rwaccess="RW" />
    <bitfield id="lte_freq_shift_phase" width="13" begin="14" end="2" description="LTE frequency shift phase" rwaccess="RW" />
    <bitfield id="lte_freq_shift_index" width="1" begin="1" end="1" description="LTE frequency shift index" rwaccess="RW" />
    <bitfield id="lte_freq_shift_en" width="1" begin="0" end="0" description="LTE frequency shift enable" rwaccess="RW" />
  </register>
  <register id="fftc_queue_3_lte_frequency_shift_register" offset="0x000e0" width="32" description="">
    <bitfield id="lte_freq_shift_dir" width="1" begin="25" end="25" description="LTE frequency shift direction" rwaccess="RW" />
    <bitfield id="lte_freq_shift_factor" width="4" begin="18" end="15" description="LTE frequency shift factor" rwaccess="RW" />
    <bitfield id="lte_freq_shift_phase" width="13" begin="14" end="2" description="LTE frequency shift phase" rwaccess="RW" />
    <bitfield id="lte_freq_shift_index" width="1" begin="1" end="1" description="LTE frequency shift index" rwaccess="RW" />
    <bitfield id="lte_freq_shift_en" width="1" begin="0" end="0" description="LTE frequency shift enable" rwaccess="RW" />
  </register>
  <register id="fftc_dft_list_groups" offset="0x00100" width="32" description="(1 of 26, stride 4)">
    <bitfield id="dft_size_4" width="6" begin="29" end="24" description="DFT size for fifth DFT in group no. 4" rwaccess="RW" />
    <bitfield id="dft_size_3" width="6" begin="23" end="18" description="DFT size for fourth DFT in group no. 3" rwaccess="RW" />
    <bitfield id="dft_size_2" width="6" begin="17" end="12" description="DFT size for third DFT in group no. 2" rwaccess="RW" />
    <bitfield id="dft_size_1" width="6" begin="11" end="6" description="DFT size for second DFT in group no. 1" rwaccess="RW" />
    <bitfield id="dft_size_0" width="6" begin="5" end="0" description="DFT size for first DFT in group no. 0" rwaccess="RW" />
  </register>
  <register id="fftc_b_0_dest_status_register" offset="0x00170" width="32" description="">
    <bitfield id="FFTC_shift_left_right_output" width="1" begin="31" end="31" description="set to 1 to enable" rwaccess="R" />
    <bitfield id="FFTC_shift_left_right_input" width="1" begin="30" end="30" description="set to 1 to enable" rwaccess="R" />
    <bitfield id="FFTC_variable_shift_input" width="12" begin="27" end="16" description="rotates the input sequence 2xFFTC_variable_shift_input samples to the right" rwaccess="R" />
    <bitfield id="default_dest" width="14" begin="13" end="0" description="default destination queue for queue 0" rwaccess="R" />
  </register>
  <register id="fftc_b_1_dest_status_register" offset="0x00190" width="32" description="">
    <bitfield id="FFTC_shift_left_right_output" width="1" begin="31" end="31" description="set to 1 to enable" rwaccess="R" />
    <bitfield id="FFTC_shift_left_right_input" width="1" begin="30" end="30" description="set to 1 to enable" rwaccess="R" />
    <bitfield id="FFTC_variable_shift_input" width="12" begin="27" end="16" description="rotates the input sequence 2xFFTC_variable_shift_input samples to the right" rwaccess="R" />
    <bitfield id="default_dest" width="14" begin="13" end="0" description="default destination queue for queue 1" rwaccess="R" />
  </register>
  <register id="fftc_b_2_dest_status_register" offset="0x001b0" width="32" description="">
    <bitfield id="FFTC_shift_left_right_output" width="1" begin="31" end="31" description="set to 1 to enable" rwaccess="R" />
    <bitfield id="FFTC_shift_left_right_input" width="1" begin="30" end="30" description="set to 1 to enable" rwaccess="R" />
    <bitfield id="FFTC_variable_shift_input" width="12" begin="27" end="16" description="rotates the input sequence 2xFFTC_variable_shift_input samples to the right" rwaccess="R" />
    <bitfield id="default_dest" width="14" begin="13" end="0" description="default destination queue for queue 2" rwaccess="R" />
  </register>
  <register id="fftc_b_0_shift_status_register" offset="0x00174" width="32" description="">
    <bitfield id="dynamic_scaling_enable" width="1" begin="29" end="29" description="dynamic scaling enable" rwaccess="R" />
    <bitfield id="output_scaling" width="8" begin="25" end="18" description="output scaling factor" rwaccess="R" />
    <bitfield id="stage_out_scaling" width="2" begin="17" end="16" description="output stage scale factor" rwaccess="R" />
    <bitfield id="stage_6_scaling" width="2" begin="15" end="14" description="stage 6 scale factor" rwaccess="R" />
    <bitfield id="stage_5_scaling" width="2" begin="13" end="12" description="stage 5 scale factor" rwaccess="R" />
    <bitfield id="stage_4_scaling" width="2" begin="11" end="10" description="stage 4 scale factor" rwaccess="R" />
    <bitfield id="stage_3_scaling" width="2" begin="9" end="8" description="stage 3 scale factor" rwaccess="R" />
    <bitfield id="stage_2_scaling" width="2" begin="7" end="6" description="stage 2 scale factor" rwaccess="R" />
    <bitfield id="stage_1_scaling" width="2" begin="5" end="4" description="stage 1 scale factor" rwaccess="R" />
    <bitfield id="stage_0_scaling" width="2" begin="3" end="2" description="stage 0 scale factor" rwaccess="R" />
    <bitfield id="stage_lte_shift_scaling" width="2" begin="1" end="0" description="LTE shift scale factor" rwaccess="R" />
  </register>
  <register id="fftc_b_1_shift_status_register" offset="0x00194" width="32" description="">
    <bitfield id="dynamic_scaling_enable" width="1" begin="29" end="29" description="dynamic scaling enable" rwaccess="R" />
    <bitfield id="output_scaling" width="8" begin="25" end="18" description="output scaling factor" rwaccess="R" />
    <bitfield id="stage_out_scaling" width="2" begin="17" end="16" description="output stage scale factor" rwaccess="R" />
    <bitfield id="stage_6_scaling" width="2" begin="15" end="14" description="stage 6 scale factor" rwaccess="R" />
    <bitfield id="stage_5_scaling" width="2" begin="13" end="12" description="stage 5 scale factor" rwaccess="R" />
    <bitfield id="stage_4_scaling" width="2" begin="11" end="10" description="stage 4 scale factor" rwaccess="R" />
    <bitfield id="stage_3_scaling" width="2" begin="9" end="8" description="stage 3 scale factor" rwaccess="R" />
    <bitfield id="stage_2_scaling" width="2" begin="7" end="6" description="stage 2 scale factor" rwaccess="R" />
    <bitfield id="stage_1_scaling" width="2" begin="5" end="4" description="stage 1 scale factor" rwaccess="R" />
    <bitfield id="stage_0_scaling" width="2" begin="3" end="2" description="stage 0 scale factor" rwaccess="R" />
    <bitfield id="stage_lte_shift_scaling" width="2" begin="1" end="0" description="LTE shift scale factor" rwaccess="R" />
  </register>
  <register id="fftc_b_2_shift_status_register" offset="0x001b4" width="32" description="">
    <bitfield id="dynamic_scaling_enable" width="1" begin="29" end="29" description="dynamic scaling enable" rwaccess="R" />
    <bitfield id="output_scaling" width="8" begin="25" end="18" description="output scaling factor" rwaccess="R" />
    <bitfield id="stage_out_scaling" width="2" begin="17" end="16" description="output stage scale factor" rwaccess="R" />
    <bitfield id="stage_6_scaling" width="2" begin="15" end="14" description="stage 6 scale factor" rwaccess="R" />
    <bitfield id="stage_5_scaling" width="2" begin="13" end="12" description="stage 5 scale factor" rwaccess="R" />
    <bitfield id="stage_4_scaling" width="2" begin="11" end="10" description="stage 4 scale factor" rwaccess="R" />
    <bitfield id="stage_3_scaling" width="2" begin="9" end="8" description="stage 3 scale factor" rwaccess="R" />
    <bitfield id="stage_2_scaling" width="2" begin="7" end="6" description="stage 2 scale factor" rwaccess="R" />
    <bitfield id="stage_1_scaling" width="2" begin="5" end="4" description="stage 1 scale factor" rwaccess="R" />
    <bitfield id="stage_0_scaling" width="2" begin="3" end="2" description="stage 0 scale factor" rwaccess="R" />
    <bitfield id="stage_lte_shift_scaling" width="2" begin="1" end="0" description="LTE shift scale factor" rwaccess="R" />
  </register>
  <register id="fftc_b_0_prefix_status_register" offset="0x00178" width="32" description="">
    <bitfield id="cyclic_prefix_remove_en" width="1" begin="31" end="31" description="cyclic_pregix removal enable" rwaccess="R" />
    <bitfield id="cyclic_prefix_remove_offset" width="10" begin="25" end="16" description="cyclic_pregix remove offset" rwaccess="R" />
    <bitfield id="cyclic_prefix_addition" width="13" begin="12" end="0" description="cyclic_pregix addition length" rwaccess="R" />
  </register>
  <register id="fftc_b_1_prefix_status_register" offset="0x00198" width="32" description="">
    <bitfield id="cyclic_prefix_remove_en" width="1" begin="31" end="31" description="cyclic_pregix removal enable" rwaccess="R" />
    <bitfield id="cyclic_prefix_remove_offset" width="10" begin="25" end="16" description="cyclic_pregix remove offset" rwaccess="R" />
    <bitfield id="cyclic_prefix_addition" width="13" begin="12" end="0" description="cyclic_pregix addition length" rwaccess="R" />
  </register>
  <register id="fftc_b_2_prefix_status_register" offset="0x001b8" width="32" description="">
    <bitfield id="cyclic_prefix_remove_en" width="1" begin="31" end="31" description="cyclic_pregix removal enable" rwaccess="R" />
    <bitfield id="cyclic_prefix_remove_offset" width="10" begin="25" end="16" description="cyclic_pregix remove offset" rwaccess="R" />
    <bitfield id="cyclic_prefix_addition" width="13" begin="12" end="0" description="cyclic_pregix addition length" rwaccess="R" />
  </register>
  <register id="fftc_b_0_control_status_register" offset="0x0017c" width="32" description="">
    <bitfield id="iq_order" width="1" begin="31" end="31" description="reverse iq order" rwaccess="R" />
    <bitfield id="iq_size" width="1" begin="30" end="30" description="i or q size 8 bit" rwaccess="R" />
    <bitfield id="zero_pad_mode" width="1" begin="29" end="29" description="zero pad enable" rwaccess="R" />
    <bitfield id="zero_pad_val" width="13" begin="28" end="16" description="zero pad length" rwaccess="R" />
    <bitfield id="block_error" width="1" begin="15" end="15" description="block error" rwaccess="R" />
    <bitfield id="EOP" width="1" begin="14" end="14" description="" rwaccess="R" />
    <bitfield id="SOP" width="1" begin="13" end="13" description="" rwaccess="R" />
    <bitfield id="input_queue_num" width="2" begin="12" end="11" description="queue number" rwaccess="R" />
    <bitfield id="suppressed_side_info" width="1" begin="8" end="8" description="suppress side info for CPPI Rx packets" rwaccess="R" />
    <bitfield id="dft_idft_select" width="1" begin="6" end="6" description="DFT/IDFT select" rwaccess="R" />
    <bitfield id="dft_size" width="6" begin="5" end="0" description="DFT size" rwaccess="R" />
  </register>
  <register id="fftc_b_1_control_status_register" offset="0x0019c" width="32" description="">
    <bitfield id="iq_order" width="1" begin="31" end="31" description="reverse iq order" rwaccess="R" />
    <bitfield id="iq_size" width="1" begin="30" end="30" description="i or q size 8 bit" rwaccess="R" />
    <bitfield id="zero_pad_mode" width="1" begin="29" end="29" description="zero pad enable" rwaccess="R" />
    <bitfield id="zero_pad_val" width="13" begin="28" end="16" description="zero pad length" rwaccess="R" />
    <bitfield id="block_error" width="1" begin="15" end="15" description="block error" rwaccess="R" />
    <bitfield id="EOP" width="1" begin="14" end="14" description="" rwaccess="R" />
    <bitfield id="SOP" width="1" begin="13" end="13" description="" rwaccess="R" />
    <bitfield id="input_queue_num" width="2" begin="12" end="11" description="queue number" rwaccess="R" />
    <bitfield id="suppressed_side_info" width="1" begin="8" end="8" description="suppress side info for CPPI Rx packets" rwaccess="R" />
    <bitfield id="dft_idft_select" width="1" begin="6" end="6" description="DFT/IDFT select" rwaccess="R" />
    <bitfield id="dft_size" width="6" begin="5" end="0" description="DFT size" rwaccess="R" />
  </register>
  <register id="fftc_b_2_control_status_register" offset="0x001bc" width="32" description="">
    <bitfield id="iq_order" width="1" begin="31" end="31" description="reverse iq order" rwaccess="R" />
    <bitfield id="iq_size" width="1" begin="30" end="30" description="i or q size 8 bit" rwaccess="R" />
    <bitfield id="zero_pad_mode" width="1" begin="29" end="29" description="zero pad enable" rwaccess="R" />
    <bitfield id="zero_pad_val" width="13" begin="28" end="16" description="zero pad length" rwaccess="R" />
    <bitfield id="block_error" width="1" begin="15" end="15" description="block error" rwaccess="R" />
    <bitfield id="EOP" width="1" begin="14" end="14" description="" rwaccess="R" />
    <bitfield id="SOP" width="1" begin="13" end="13" description="" rwaccess="R" />
    <bitfield id="input_queue_num" width="2" begin="12" end="11" description="queue number" rwaccess="R" />
    <bitfield id="suppressed_side_info" width="1" begin="8" end="8" description="suppress side info for CPPI Rx packets" rwaccess="R" />
    <bitfield id="dft_idft_select" width="1" begin="6" end="6" description="DFT/IDFT select" rwaccess="R" />
    <bitfield id="dft_size" width="6" begin="5" end="0" description="DFT size" rwaccess="R" />
  </register>
  <register id="fftc_b_0_freq_status_register" offset="0x00180" width="32" description="">
    <bitfield id="lte_freq_shift_dir" width="1" begin="25" end="25" description="LTE frequency shift direction" rwaccess="R" />
    <bitfield id="lte_freq_shift_factor" width="4" begin="18" end="15" description="LTE frequency shift factor" rwaccess="R" />
    <bitfield id="lte_freq_shift_phase" width="13" begin="14" end="2" description="LTE frequency shift phase" rwaccess="R" />
    <bitfield id="lte_freq_shift_index" width="1" begin="1" end="1" description="LTE frequency shift index" rwaccess="R" />
    <bitfield id="lte_freq_shift_en" width="1" begin="0" end="0" description="LTE frequency shift enable" rwaccess="R" />
  </register>
  <register id="fftc_b_1_freq_status_register" offset="0x001a0" width="32" description="">
    <bitfield id="lte_freq_shift_dir" width="1" begin="25" end="25" description="LTE frequency shift direction" rwaccess="R" />
    <bitfield id="lte_freq_shift_factor" width="4" begin="18" end="15" description="LTE frequency shift factor" rwaccess="R" />
    <bitfield id="lte_freq_shift_phase" width="13" begin="14" end="2" description="LTE frequency shift phase" rwaccess="R" />
    <bitfield id="lte_freq_shift_index" width="1" begin="1" end="1" description="LTE frequency shift index" rwaccess="R" />
    <bitfield id="lte_freq_shift_en" width="1" begin="0" end="0" description="LTE frequency shift enable" rwaccess="R" />
  </register>
  <register id="fftc_b_2_freq_status_register" offset="0x001c0" width="32" description="">
    <bitfield id="lte_freq_shift_dir" width="1" begin="25" end="25" description="LTE frequency shift direction" rwaccess="R" />
    <bitfield id="lte_freq_shift_factor" width="4" begin="18" end="15" description="LTE frequency shift factor" rwaccess="R" />
    <bitfield id="lte_freq_shift_phase" width="13" begin="14" end="2" description="LTE frequency shift phase" rwaccess="R" />
    <bitfield id="lte_freq_shift_index" width="1" begin="1" end="1" description="LTE frequency shift index" rwaccess="R" />
    <bitfield id="lte_freq_shift_en" width="1" begin="0" end="0" description="LTE frequency shift enable" rwaccess="R" />
  </register>
  <register id="fftc_b_0_packet_size_status_register" offset="0x00184" width="32" description="">
    <bitfield id="packet_size" width="22" begin="21" end="0" description="block 0 packet size status" rwaccess="R" />
  </register>
  <register id="fftc_b_1_packet_size_status_register" offset="0x001a4" width="32" description="">
    <bitfield id="packet_size" width="22" begin="21" end="0" description="block 1 packet size status" rwaccess="R" />
  </register>
  <register id="fftc_b_2_packet_size_status_register" offset="0x001c4" width="32" description="">
    <bitfield id="packet_size" width="22" begin="21" end="0" description="block 2 packet size status" rwaccess="R" />
  </register>
  <register id="fftc_b_0_dest_tag_status_register" offset="0x00188" width="32" description="">
    <bitfield id="src_id" width="8" begin="31" end="24" description="src id" rwaccess="R" />
    <bitfield id="flow_id" width="8" begin="23" end="16" description="flow id" rwaccess="R" />
    <bitfield id="dest_tag" width="16" begin="15" end="0" description="block 0 destination tag status" rwaccess="R" />
  </register>
  <register id="fftc_b_1_dest_tag_status_register" offset="0x001a8" width="32" description="">
    <bitfield id="src_id" width="8" begin="31" end="24" description="src id" rwaccess="R" />
    <bitfield id="flow_id" width="8" begin="23" end="16" description="flow id" rwaccess="R" />
    <bitfield id="dest_tag" width="16" begin="15" end="0" description="block 1 destination tag status" rwaccess="R" />
  </register>
  <register id="fftc_b_2_dest_tag_status_register" offset="0x001c8" width="32" description="">
    <bitfield id="src_id" width="8" begin="31" end="24" description="src id" rwaccess="R" />
    <bitfield id="flow_id" width="8" begin="23" end="16" description="flow id" rwaccess="R" />
    <bitfield id="dest_tag" width="16" begin="15" end="0" description="block 2 destination tag status" rwaccess="R" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
