// Generated by CIRCT unknown git version
module test(	// <stdin>:2:10
  input         clock,
                reset,
  input  [31:0] in1,
                in2,
  output [31:0] out1,
                out2,
                out3);

  assign out1 = in1 + in2;	// <stdin>:2:10, te.scala:14:17
  assign out2 = in1 - in2;	// <stdin>:2:10, te.scala:15:17
  assign out3 = {31'h0, in1 < in2};	// <stdin>:2:10, te.scala:16:{10,17}
endmodule