
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.14

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency active_row[7][4]$_DFFE_PP_/CK ^
  -0.11 target latency addr_reg[7]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: refresh_counter[12]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[12]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.54    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_0_0_clk/A (CLKBUF_X3)
    12   20.15    0.02    0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk (net)
                  0.02    0.00    0.11 ^ refresh_counter[12]$_SDFF_PN0_/CK (DFF_X1)
     1    1.82    0.01    0.07    0.18 ^ refresh_counter[12]$_SDFF_PN0_/QN (DFF_X1)
                                         _0044_ (net)
                  0.01    0.00    0.18 ^ _1901_/A1 (NOR2_X1)
     1    1.35    0.00    0.01    0.19 v _1901_/ZN (NOR2_X1)
                                         _0261_ (net)
                  0.00    0.00    0.19 v refresh_counter[12]$_SDFF_PN0_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.54    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_0_0_clk/A (CLKBUF_X3)
    12   20.15    0.02    0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
                                         clknet_4_0_0_clk (net)
                  0.02    0.00    0.11 ^ refresh_counter[12]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: timer[8]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cmd_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.54    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
    10   23.92    0.02    0.06    0.11 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.02    0.00    0.11 ^ timer[8]$_SDFF_PN0_/CK (DFF_X1)
     1    1.18    0.01    0.09    0.20 v timer[8]$_SDFF_PN0_/Q (DFF_X1)
                                         timer[8] (net)
                  0.01    0.00    0.20 v _1204_/A3 (OR3_X1)
     3    4.28    0.02    0.09    0.28 v _1204_/ZN (OR3_X1)
                                         _0813_ (net)
                  0.02    0.00    0.28 v _1206_/A3 (OR4_X1)
     1    3.03    0.02    0.12    0.40 v _1206_/ZN (OR4_X1)
                                         _0815_ (net)
                  0.02    0.00    0.40 v _1207_/A (BUF_X4)
     8   25.98    0.01    0.04    0.44 v _1207_/Z (BUF_X4)
                                         _0816_ (net)
                  0.01    0.00    0.44 v _1208_/A2 (NOR2_X4)
     5   22.66    0.03    0.05    0.49 ^ _1208_/ZN (NOR2_X4)
                                         _0817_ (net)
                  0.03    0.00    0.49 ^ _1209_/A (INV_X1)
     3    6.63    0.01    0.02    0.51 v _1209_/ZN (INV_X1)
                                         _0818_ (net)
                  0.01    0.00    0.51 v _1210_/A (BUF_X4)
    10   26.47    0.01    0.03    0.55 v _1210_/Z (BUF_X4)
                                         _0819_ (net)
                  0.01    0.00    0.55 v _1211_/A (BUF_X4)
    10   24.37    0.01    0.03    0.58 v _1211_/Z (BUF_X4)
                                         _0820_ (net)
                  0.01    0.00    0.58 v _1246_/A (BUF_X4)
    11   23.70    0.01    0.03    0.61 v _1246_/Z (BUF_X4)
                                         _1170_ (net)
                  0.01    0.00    0.61 v _2094_/A1 (NOR2_X1)
     1    1.73    0.02    0.02    0.63 ^ _2094_/ZN (NOR2_X1)
                                         net99 (net)
                  0.02    0.00    0.63 ^ output99/A (BUF_X1)
     1    0.52    0.00    0.02    0.66 ^ output99/Z (BUF_X1)
                                         cmd_ready (net)
                  0.00    0.00    0.66 ^ cmd_ready (out)
                                  0.66   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: timer[8]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cmd_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    8.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   38.54    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
    10   23.92    0.02    0.06    0.11 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.02    0.00    0.11 ^ timer[8]$_SDFF_PN0_/CK (DFF_X1)
     1    1.18    0.01    0.09    0.20 v timer[8]$_SDFF_PN0_/Q (DFF_X1)
                                         timer[8] (net)
                  0.01    0.00    0.20 v _1204_/A3 (OR3_X1)
     3    4.28    0.02    0.09    0.28 v _1204_/ZN (OR3_X1)
                                         _0813_ (net)
                  0.02    0.00    0.28 v _1206_/A3 (OR4_X1)
     1    3.03    0.02    0.12    0.40 v _1206_/ZN (OR4_X1)
                                         _0815_ (net)
                  0.02    0.00    0.40 v _1207_/A (BUF_X4)
     8   25.98    0.01    0.04    0.44 v _1207_/Z (BUF_X4)
                                         _0816_ (net)
                  0.01    0.00    0.44 v _1208_/A2 (NOR2_X4)
     5   22.66    0.03    0.05    0.49 ^ _1208_/ZN (NOR2_X4)
                                         _0817_ (net)
                  0.03    0.00    0.49 ^ _1209_/A (INV_X1)
     3    6.63    0.01    0.02    0.51 v _1209_/ZN (INV_X1)
                                         _0818_ (net)
                  0.01    0.00    0.51 v _1210_/A (BUF_X4)
    10   26.47    0.01    0.03    0.55 v _1210_/Z (BUF_X4)
                                         _0819_ (net)
                  0.01    0.00    0.55 v _1211_/A (BUF_X4)
    10   24.37    0.01    0.03    0.58 v _1211_/Z (BUF_X4)
                                         _0820_ (net)
                  0.01    0.00    0.58 v _1246_/A (BUF_X4)
    11   23.70    0.01    0.03    0.61 v _1246_/Z (BUF_X4)
                                         _1170_ (net)
                  0.01    0.00    0.61 v _2094_/A1 (NOR2_X1)
     1    1.73    0.02    0.02    0.63 ^ _2094_/ZN (NOR2_X1)
                                         net99 (net)
                  0.02    0.00    0.63 ^ output99/A (BUF_X1)
     1    0.52    0.00    0.02    0.66 ^ output99/Z (BUF_X1)
                                         cmd_ready (net)
                  0.00    0.00    0.66 ^ cmd_ready (out)
                                  0.66   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.10214095562696457

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5145

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.945285797119141

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7588

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: timer[8]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ timer[8]$_SDFF_PN0_/CK (DFF_X1)
   0.09    0.20 v timer[8]$_SDFF_PN0_/Q (DFF_X1)
   0.09    0.28 v _1204_/ZN (OR3_X1)
   0.12    0.40 v _1206_/ZN (OR4_X1)
   0.04    0.44 v _1207_/Z (BUF_X4)
   0.05    0.49 ^ _1208_/ZN (NOR2_X4)
   0.02    0.51 v _1209_/ZN (INV_X1)
   0.03    0.55 v _1210_/Z (BUF_X4)
   0.03    0.58 v _1211_/Z (BUF_X4)
   0.03    0.61 v _1246_/Z (BUF_X4)
   0.06    0.67 v _2106_/S (HA_X1)
   0.06    0.73 v _1943_/Z (MUX2_X1)
   0.08    0.81 v _1944_/ZN (OR3_X1)
   0.02    0.83 ^ _1945_/ZN (OAI21_X1)
   0.02    0.86 v _1949_/ZN (AOI221_X1)
   0.05    0.91 ^ _1951_/ZN (AOI221_X1)
   0.00    0.91 ^ timer[0]$_SDFF_PN0_/D (DFF_X2)
           0.91   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    1.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ timer[0]$_SDFF_PN0_/CK (DFF_X2)
   0.00    1.11   clock reconvergence pessimism
  -0.04    1.07   library setup time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -0.91   data arrival time
---------------------------------------------------------
           0.17   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: refresh_counter[12]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: refresh_counter[12]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ refresh_counter[12]$_SDFF_PN0_/CK (DFF_X1)
   0.07    0.18 ^ refresh_counter[12]$_SDFF_PN0_/QN (DFF_X1)
   0.01    0.19 v _1901_/ZN (NOR2_X1)
   0.00    0.19 v refresh_counter[12]$_SDFF_PN0_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ refresh_counter[12]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.07   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1108

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1105

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6553

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.1447

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
22.081489

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.71e-03   1.72e-04   1.99e-05   1.90e-03  34.0%
Combinational          1.45e-03   1.43e-03   3.87e-05   2.92e-03  52.2%
Clock                  3.04e-04   4.65e-04   1.48e-06   7.70e-04  13.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.47e-03   2.07e-03   6.01e-05   5.60e-03 100.0%
                          61.9%      37.0%       1.1%
