// SEProjetoFinal_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 21.1 850

`timescale 1 ps / 1 ps
module SEProjetoFinal_mm_interconnect_0 (
		input  wire        clk_0_clk_clk,                          //                        clk_0_clk.clk
		input  wire        CPU0_reset_reset_bridge_in_reset_reset, // CPU0_reset_reset_bridge_in_reset.reset
		input  wire [18:0] CPU0_data_master_address,               //                 CPU0_data_master.address
		output wire        CPU0_data_master_waitrequest,           //                                 .waitrequest
		input  wire [3:0]  CPU0_data_master_byteenable,            //                                 .byteenable
		input  wire        CPU0_data_master_read,                  //                                 .read
		output wire [31:0] CPU0_data_master_readdata,              //                                 .readdata
		output wire        CPU0_data_master_readdatavalid,         //                                 .readdatavalid
		input  wire        CPU0_data_master_write,                 //                                 .write
		input  wire [31:0] CPU0_data_master_writedata,             //                                 .writedata
		input  wire        CPU0_data_master_debugaccess,           //                                 .debugaccess
		input  wire [18:0] CPU0_instruction_master_address,        //          CPU0_instruction_master.address
		output wire        CPU0_instruction_master_waitrequest,    //                                 .waitrequest
		input  wire        CPU0_instruction_master_read,           //                                 .read
		output wire [31:0] CPU0_instruction_master_readdata,       //                                 .readdata
		output wire        CPU0_instruction_master_readdatavalid,  //                                 .readdatavalid
		input  wire [18:0] CPU1_data_master_address,               //                 CPU1_data_master.address
		output wire        CPU1_data_master_waitrequest,           //                                 .waitrequest
		input  wire [3:0]  CPU1_data_master_byteenable,            //                                 .byteenable
		input  wire        CPU1_data_master_read,                  //                                 .read
		output wire [31:0] CPU1_data_master_readdata,              //                                 .readdata
		output wire        CPU1_data_master_readdatavalid,         //                                 .readdatavalid
		input  wire        CPU1_data_master_write,                 //                                 .write
		input  wire [31:0] CPU1_data_master_writedata,             //                                 .writedata
		input  wire        CPU1_data_master_debugaccess,           //                                 .debugaccess
		input  wire [18:0] CPU1_instruction_master_address,        //          CPU1_instruction_master.address
		output wire        CPU1_instruction_master_waitrequest,    //                                 .waitrequest
		input  wire        CPU1_instruction_master_read,           //                                 .read
		output wire [31:0] CPU1_instruction_master_readdata,       //                                 .readdata
		output wire        CPU1_instruction_master_readdatavalid,  //                                 .readdatavalid
		input  wire [18:0] CPU2_data_master_address,               //                 CPU2_data_master.address
		output wire        CPU2_data_master_waitrequest,           //                                 .waitrequest
		input  wire [3:0]  CPU2_data_master_byteenable,            //                                 .byteenable
		input  wire        CPU2_data_master_read,                  //                                 .read
		output wire [31:0] CPU2_data_master_readdata,              //                                 .readdata
		output wire        CPU2_data_master_readdatavalid,         //                                 .readdatavalid
		input  wire        CPU2_data_master_write,                 //                                 .write
		input  wire [31:0] CPU2_data_master_writedata,             //                                 .writedata
		input  wire        CPU2_data_master_debugaccess,           //                                 .debugaccess
		input  wire [18:0] CPU2_instruction_master_address,        //          CPU2_instruction_master.address
		output wire        CPU2_instruction_master_waitrequest,    //                                 .waitrequest
		input  wire        CPU2_instruction_master_read,           //                                 .read
		output wire [31:0] CPU2_instruction_master_readdata,       //                                 .readdata
		output wire        CPU2_instruction_master_readdatavalid,  //                                 .readdatavalid
		input  wire [18:0] CPU3_data_master_address,               //                 CPU3_data_master.address
		output wire        CPU3_data_master_waitrequest,           //                                 .waitrequest
		input  wire [3:0]  CPU3_data_master_byteenable,            //                                 .byteenable
		input  wire        CPU3_data_master_read,                  //                                 .read
		output wire [31:0] CPU3_data_master_readdata,              //                                 .readdata
		output wire        CPU3_data_master_readdatavalid,         //                                 .readdatavalid
		input  wire        CPU3_data_master_write,                 //                                 .write
		input  wire [31:0] CPU3_data_master_writedata,             //                                 .writedata
		input  wire        CPU3_data_master_debugaccess,           //                                 .debugaccess
		input  wire [18:0] CPU3_instruction_master_address,        //          CPU3_instruction_master.address
		output wire        CPU3_instruction_master_waitrequest,    //                                 .waitrequest
		input  wire        CPU3_instruction_master_read,           //                                 .read
		output wire [31:0] CPU3_instruction_master_readdata,       //                                 .readdata
		output wire        CPU3_instruction_master_readdatavalid,  //                                 .readdatavalid
		output wire [8:0]  CPU0_debug_mem_slave_address,           //             CPU0_debug_mem_slave.address
		output wire        CPU0_debug_mem_slave_write,             //                                 .write
		output wire        CPU0_debug_mem_slave_read,              //                                 .read
		input  wire [31:0] CPU0_debug_mem_slave_readdata,          //                                 .readdata
		output wire [31:0] CPU0_debug_mem_slave_writedata,         //                                 .writedata
		output wire [3:0]  CPU0_debug_mem_slave_byteenable,        //                                 .byteenable
		input  wire        CPU0_debug_mem_slave_waitrequest,       //                                 .waitrequest
		output wire        CPU0_debug_mem_slave_debugaccess,       //                                 .debugaccess
		output wire [8:0]  CPU1_debug_mem_slave_address,           //             CPU1_debug_mem_slave.address
		output wire        CPU1_debug_mem_slave_write,             //                                 .write
		output wire        CPU1_debug_mem_slave_read,              //                                 .read
		input  wire [31:0] CPU1_debug_mem_slave_readdata,          //                                 .readdata
		output wire [31:0] CPU1_debug_mem_slave_writedata,         //                                 .writedata
		output wire [3:0]  CPU1_debug_mem_slave_byteenable,        //                                 .byteenable
		input  wire        CPU1_debug_mem_slave_waitrequest,       //                                 .waitrequest
		output wire        CPU1_debug_mem_slave_debugaccess,       //                                 .debugaccess
		output wire [8:0]  CPU2_debug_mem_slave_address,           //             CPU2_debug_mem_slave.address
		output wire        CPU2_debug_mem_slave_write,             //                                 .write
		output wire        CPU2_debug_mem_slave_read,              //                                 .read
		input  wire [31:0] CPU2_debug_mem_slave_readdata,          //                                 .readdata
		output wire [31:0] CPU2_debug_mem_slave_writedata,         //                                 .writedata
		output wire [3:0]  CPU2_debug_mem_slave_byteenable,        //                                 .byteenable
		input  wire        CPU2_debug_mem_slave_waitrequest,       //                                 .waitrequest
		output wire        CPU2_debug_mem_slave_debugaccess,       //                                 .debugaccess
		output wire [8:0]  CPU3_debug_mem_slave_address,           //             CPU3_debug_mem_slave.address
		output wire        CPU3_debug_mem_slave_write,             //                                 .write
		output wire        CPU3_debug_mem_slave_read,              //                                 .read
		input  wire [31:0] CPU3_debug_mem_slave_readdata,          //                                 .readdata
		output wire [31:0] CPU3_debug_mem_slave_writedata,         //                                 .writedata
		output wire [3:0]  CPU3_debug_mem_slave_byteenable,        //                                 .byteenable
		input  wire        CPU3_debug_mem_slave_waitrequest,       //                                 .waitrequest
		output wire        CPU3_debug_mem_slave_debugaccess,       //                                 .debugaccess
		output wire [15:0] SRAM_s1_address,                        //                          SRAM_s1.address
		output wire        SRAM_s1_write,                          //                                 .write
		input  wire [31:0] SRAM_s1_readdata,                       //                                 .readdata
		output wire [31:0] SRAM_s1_writedata,                      //                                 .writedata
		output wire [3:0]  SRAM_s1_byteenable,                     //                                 .byteenable
		output wire        SRAM_s1_chipselect,                     //                                 .chipselect
		output wire        SRAM_s1_clken                           //                                 .clken
	);

	wire         cpu0_data_master_translator_avalon_universal_master_0_waitrequest;          // CPU0_data_master_agent:av_waitrequest -> CPU0_data_master_translator:uav_waitrequest
	wire  [31:0] cpu0_data_master_translator_avalon_universal_master_0_readdata;             // CPU0_data_master_agent:av_readdata -> CPU0_data_master_translator:uav_readdata
	wire         cpu0_data_master_translator_avalon_universal_master_0_debugaccess;          // CPU0_data_master_translator:uav_debugaccess -> CPU0_data_master_agent:av_debugaccess
	wire  [18:0] cpu0_data_master_translator_avalon_universal_master_0_address;              // CPU0_data_master_translator:uav_address -> CPU0_data_master_agent:av_address
	wire         cpu0_data_master_translator_avalon_universal_master_0_read;                 // CPU0_data_master_translator:uav_read -> CPU0_data_master_agent:av_read
	wire   [3:0] cpu0_data_master_translator_avalon_universal_master_0_byteenable;           // CPU0_data_master_translator:uav_byteenable -> CPU0_data_master_agent:av_byteenable
	wire         cpu0_data_master_translator_avalon_universal_master_0_readdatavalid;        // CPU0_data_master_agent:av_readdatavalid -> CPU0_data_master_translator:uav_readdatavalid
	wire         cpu0_data_master_translator_avalon_universal_master_0_lock;                 // CPU0_data_master_translator:uav_lock -> CPU0_data_master_agent:av_lock
	wire         cpu0_data_master_translator_avalon_universal_master_0_write;                // CPU0_data_master_translator:uav_write -> CPU0_data_master_agent:av_write
	wire  [31:0] cpu0_data_master_translator_avalon_universal_master_0_writedata;            // CPU0_data_master_translator:uav_writedata -> CPU0_data_master_agent:av_writedata
	wire   [2:0] cpu0_data_master_translator_avalon_universal_master_0_burstcount;           // CPU0_data_master_translator:uav_burstcount -> CPU0_data_master_agent:av_burstcount
	wire         cpu0_instruction_master_translator_avalon_universal_master_0_waitrequest;   // CPU0_instruction_master_agent:av_waitrequest -> CPU0_instruction_master_translator:uav_waitrequest
	wire  [31:0] cpu0_instruction_master_translator_avalon_universal_master_0_readdata;      // CPU0_instruction_master_agent:av_readdata -> CPU0_instruction_master_translator:uav_readdata
	wire         cpu0_instruction_master_translator_avalon_universal_master_0_debugaccess;   // CPU0_instruction_master_translator:uav_debugaccess -> CPU0_instruction_master_agent:av_debugaccess
	wire  [18:0] cpu0_instruction_master_translator_avalon_universal_master_0_address;       // CPU0_instruction_master_translator:uav_address -> CPU0_instruction_master_agent:av_address
	wire         cpu0_instruction_master_translator_avalon_universal_master_0_read;          // CPU0_instruction_master_translator:uav_read -> CPU0_instruction_master_agent:av_read
	wire   [3:0] cpu0_instruction_master_translator_avalon_universal_master_0_byteenable;    // CPU0_instruction_master_translator:uav_byteenable -> CPU0_instruction_master_agent:av_byteenable
	wire         cpu0_instruction_master_translator_avalon_universal_master_0_readdatavalid; // CPU0_instruction_master_agent:av_readdatavalid -> CPU0_instruction_master_translator:uav_readdatavalid
	wire         cpu0_instruction_master_translator_avalon_universal_master_0_lock;          // CPU0_instruction_master_translator:uav_lock -> CPU0_instruction_master_agent:av_lock
	wire         cpu0_instruction_master_translator_avalon_universal_master_0_write;         // CPU0_instruction_master_translator:uav_write -> CPU0_instruction_master_agent:av_write
	wire  [31:0] cpu0_instruction_master_translator_avalon_universal_master_0_writedata;     // CPU0_instruction_master_translator:uav_writedata -> CPU0_instruction_master_agent:av_writedata
	wire   [2:0] cpu0_instruction_master_translator_avalon_universal_master_0_burstcount;    // CPU0_instruction_master_translator:uav_burstcount -> CPU0_instruction_master_agent:av_burstcount
	wire         cpu1_data_master_translator_avalon_universal_master_0_waitrequest;          // CPU1_data_master_agent:av_waitrequest -> CPU1_data_master_translator:uav_waitrequest
	wire  [31:0] cpu1_data_master_translator_avalon_universal_master_0_readdata;             // CPU1_data_master_agent:av_readdata -> CPU1_data_master_translator:uav_readdata
	wire         cpu1_data_master_translator_avalon_universal_master_0_debugaccess;          // CPU1_data_master_translator:uav_debugaccess -> CPU1_data_master_agent:av_debugaccess
	wire  [18:0] cpu1_data_master_translator_avalon_universal_master_0_address;              // CPU1_data_master_translator:uav_address -> CPU1_data_master_agent:av_address
	wire         cpu1_data_master_translator_avalon_universal_master_0_read;                 // CPU1_data_master_translator:uav_read -> CPU1_data_master_agent:av_read
	wire   [3:0] cpu1_data_master_translator_avalon_universal_master_0_byteenable;           // CPU1_data_master_translator:uav_byteenable -> CPU1_data_master_agent:av_byteenable
	wire         cpu1_data_master_translator_avalon_universal_master_0_readdatavalid;        // CPU1_data_master_agent:av_readdatavalid -> CPU1_data_master_translator:uav_readdatavalid
	wire         cpu1_data_master_translator_avalon_universal_master_0_lock;                 // CPU1_data_master_translator:uav_lock -> CPU1_data_master_agent:av_lock
	wire         cpu1_data_master_translator_avalon_universal_master_0_write;                // CPU1_data_master_translator:uav_write -> CPU1_data_master_agent:av_write
	wire  [31:0] cpu1_data_master_translator_avalon_universal_master_0_writedata;            // CPU1_data_master_translator:uav_writedata -> CPU1_data_master_agent:av_writedata
	wire   [2:0] cpu1_data_master_translator_avalon_universal_master_0_burstcount;           // CPU1_data_master_translator:uav_burstcount -> CPU1_data_master_agent:av_burstcount
	wire         cpu2_data_master_translator_avalon_universal_master_0_waitrequest;          // CPU2_data_master_agent:av_waitrequest -> CPU2_data_master_translator:uav_waitrequest
	wire  [31:0] cpu2_data_master_translator_avalon_universal_master_0_readdata;             // CPU2_data_master_agent:av_readdata -> CPU2_data_master_translator:uav_readdata
	wire         cpu2_data_master_translator_avalon_universal_master_0_debugaccess;          // CPU2_data_master_translator:uav_debugaccess -> CPU2_data_master_agent:av_debugaccess
	wire  [18:0] cpu2_data_master_translator_avalon_universal_master_0_address;              // CPU2_data_master_translator:uav_address -> CPU2_data_master_agent:av_address
	wire         cpu2_data_master_translator_avalon_universal_master_0_read;                 // CPU2_data_master_translator:uav_read -> CPU2_data_master_agent:av_read
	wire   [3:0] cpu2_data_master_translator_avalon_universal_master_0_byteenable;           // CPU2_data_master_translator:uav_byteenable -> CPU2_data_master_agent:av_byteenable
	wire         cpu2_data_master_translator_avalon_universal_master_0_readdatavalid;        // CPU2_data_master_agent:av_readdatavalid -> CPU2_data_master_translator:uav_readdatavalid
	wire         cpu2_data_master_translator_avalon_universal_master_0_lock;                 // CPU2_data_master_translator:uav_lock -> CPU2_data_master_agent:av_lock
	wire         cpu2_data_master_translator_avalon_universal_master_0_write;                // CPU2_data_master_translator:uav_write -> CPU2_data_master_agent:av_write
	wire  [31:0] cpu2_data_master_translator_avalon_universal_master_0_writedata;            // CPU2_data_master_translator:uav_writedata -> CPU2_data_master_agent:av_writedata
	wire   [2:0] cpu2_data_master_translator_avalon_universal_master_0_burstcount;           // CPU2_data_master_translator:uav_burstcount -> CPU2_data_master_agent:av_burstcount
	wire         cpu3_data_master_translator_avalon_universal_master_0_waitrequest;          // CPU3_data_master_agent:av_waitrequest -> CPU3_data_master_translator:uav_waitrequest
	wire  [31:0] cpu3_data_master_translator_avalon_universal_master_0_readdata;             // CPU3_data_master_agent:av_readdata -> CPU3_data_master_translator:uav_readdata
	wire         cpu3_data_master_translator_avalon_universal_master_0_debugaccess;          // CPU3_data_master_translator:uav_debugaccess -> CPU3_data_master_agent:av_debugaccess
	wire  [18:0] cpu3_data_master_translator_avalon_universal_master_0_address;              // CPU3_data_master_translator:uav_address -> CPU3_data_master_agent:av_address
	wire         cpu3_data_master_translator_avalon_universal_master_0_read;                 // CPU3_data_master_translator:uav_read -> CPU3_data_master_agent:av_read
	wire   [3:0] cpu3_data_master_translator_avalon_universal_master_0_byteenable;           // CPU3_data_master_translator:uav_byteenable -> CPU3_data_master_agent:av_byteenable
	wire         cpu3_data_master_translator_avalon_universal_master_0_readdatavalid;        // CPU3_data_master_agent:av_readdatavalid -> CPU3_data_master_translator:uav_readdatavalid
	wire         cpu3_data_master_translator_avalon_universal_master_0_lock;                 // CPU3_data_master_translator:uav_lock -> CPU3_data_master_agent:av_lock
	wire         cpu3_data_master_translator_avalon_universal_master_0_write;                // CPU3_data_master_translator:uav_write -> CPU3_data_master_agent:av_write
	wire  [31:0] cpu3_data_master_translator_avalon_universal_master_0_writedata;            // CPU3_data_master_translator:uav_writedata -> CPU3_data_master_agent:av_writedata
	wire   [2:0] cpu3_data_master_translator_avalon_universal_master_0_burstcount;           // CPU3_data_master_translator:uav_burstcount -> CPU3_data_master_agent:av_burstcount
	wire         cpu1_instruction_master_translator_avalon_universal_master_0_waitrequest;   // CPU1_instruction_master_agent:av_waitrequest -> CPU1_instruction_master_translator:uav_waitrequest
	wire  [31:0] cpu1_instruction_master_translator_avalon_universal_master_0_readdata;      // CPU1_instruction_master_agent:av_readdata -> CPU1_instruction_master_translator:uav_readdata
	wire         cpu1_instruction_master_translator_avalon_universal_master_0_debugaccess;   // CPU1_instruction_master_translator:uav_debugaccess -> CPU1_instruction_master_agent:av_debugaccess
	wire  [18:0] cpu1_instruction_master_translator_avalon_universal_master_0_address;       // CPU1_instruction_master_translator:uav_address -> CPU1_instruction_master_agent:av_address
	wire         cpu1_instruction_master_translator_avalon_universal_master_0_read;          // CPU1_instruction_master_translator:uav_read -> CPU1_instruction_master_agent:av_read
	wire   [3:0] cpu1_instruction_master_translator_avalon_universal_master_0_byteenable;    // CPU1_instruction_master_translator:uav_byteenable -> CPU1_instruction_master_agent:av_byteenable
	wire         cpu1_instruction_master_translator_avalon_universal_master_0_readdatavalid; // CPU1_instruction_master_agent:av_readdatavalid -> CPU1_instruction_master_translator:uav_readdatavalid
	wire         cpu1_instruction_master_translator_avalon_universal_master_0_lock;          // CPU1_instruction_master_translator:uav_lock -> CPU1_instruction_master_agent:av_lock
	wire         cpu1_instruction_master_translator_avalon_universal_master_0_write;         // CPU1_instruction_master_translator:uav_write -> CPU1_instruction_master_agent:av_write
	wire  [31:0] cpu1_instruction_master_translator_avalon_universal_master_0_writedata;     // CPU1_instruction_master_translator:uav_writedata -> CPU1_instruction_master_agent:av_writedata
	wire   [2:0] cpu1_instruction_master_translator_avalon_universal_master_0_burstcount;    // CPU1_instruction_master_translator:uav_burstcount -> CPU1_instruction_master_agent:av_burstcount
	wire         cpu2_instruction_master_translator_avalon_universal_master_0_waitrequest;   // CPU2_instruction_master_agent:av_waitrequest -> CPU2_instruction_master_translator:uav_waitrequest
	wire  [31:0] cpu2_instruction_master_translator_avalon_universal_master_0_readdata;      // CPU2_instruction_master_agent:av_readdata -> CPU2_instruction_master_translator:uav_readdata
	wire         cpu2_instruction_master_translator_avalon_universal_master_0_debugaccess;   // CPU2_instruction_master_translator:uav_debugaccess -> CPU2_instruction_master_agent:av_debugaccess
	wire  [18:0] cpu2_instruction_master_translator_avalon_universal_master_0_address;       // CPU2_instruction_master_translator:uav_address -> CPU2_instruction_master_agent:av_address
	wire         cpu2_instruction_master_translator_avalon_universal_master_0_read;          // CPU2_instruction_master_translator:uav_read -> CPU2_instruction_master_agent:av_read
	wire   [3:0] cpu2_instruction_master_translator_avalon_universal_master_0_byteenable;    // CPU2_instruction_master_translator:uav_byteenable -> CPU2_instruction_master_agent:av_byteenable
	wire         cpu2_instruction_master_translator_avalon_universal_master_0_readdatavalid; // CPU2_instruction_master_agent:av_readdatavalid -> CPU2_instruction_master_translator:uav_readdatavalid
	wire         cpu2_instruction_master_translator_avalon_universal_master_0_lock;          // CPU2_instruction_master_translator:uav_lock -> CPU2_instruction_master_agent:av_lock
	wire         cpu2_instruction_master_translator_avalon_universal_master_0_write;         // CPU2_instruction_master_translator:uav_write -> CPU2_instruction_master_agent:av_write
	wire  [31:0] cpu2_instruction_master_translator_avalon_universal_master_0_writedata;     // CPU2_instruction_master_translator:uav_writedata -> CPU2_instruction_master_agent:av_writedata
	wire   [2:0] cpu2_instruction_master_translator_avalon_universal_master_0_burstcount;    // CPU2_instruction_master_translator:uav_burstcount -> CPU2_instruction_master_agent:av_burstcount
	wire         cpu3_instruction_master_translator_avalon_universal_master_0_waitrequest;   // CPU3_instruction_master_agent:av_waitrequest -> CPU3_instruction_master_translator:uav_waitrequest
	wire  [31:0] cpu3_instruction_master_translator_avalon_universal_master_0_readdata;      // CPU3_instruction_master_agent:av_readdata -> CPU3_instruction_master_translator:uav_readdata
	wire         cpu3_instruction_master_translator_avalon_universal_master_0_debugaccess;   // CPU3_instruction_master_translator:uav_debugaccess -> CPU3_instruction_master_agent:av_debugaccess
	wire  [18:0] cpu3_instruction_master_translator_avalon_universal_master_0_address;       // CPU3_instruction_master_translator:uav_address -> CPU3_instruction_master_agent:av_address
	wire         cpu3_instruction_master_translator_avalon_universal_master_0_read;          // CPU3_instruction_master_translator:uav_read -> CPU3_instruction_master_agent:av_read
	wire   [3:0] cpu3_instruction_master_translator_avalon_universal_master_0_byteenable;    // CPU3_instruction_master_translator:uav_byteenable -> CPU3_instruction_master_agent:av_byteenable
	wire         cpu3_instruction_master_translator_avalon_universal_master_0_readdatavalid; // CPU3_instruction_master_agent:av_readdatavalid -> CPU3_instruction_master_translator:uav_readdatavalid
	wire         cpu3_instruction_master_translator_avalon_universal_master_0_lock;          // CPU3_instruction_master_translator:uav_lock -> CPU3_instruction_master_agent:av_lock
	wire         cpu3_instruction_master_translator_avalon_universal_master_0_write;         // CPU3_instruction_master_translator:uav_write -> CPU3_instruction_master_agent:av_write
	wire  [31:0] cpu3_instruction_master_translator_avalon_universal_master_0_writedata;     // CPU3_instruction_master_translator:uav_writedata -> CPU3_instruction_master_agent:av_writedata
	wire   [2:0] cpu3_instruction_master_translator_avalon_universal_master_0_burstcount;    // CPU3_instruction_master_translator:uav_burstcount -> CPU3_instruction_master_agent:av_burstcount
	wire  [31:0] cpu0_debug_mem_slave_agent_m0_readdata;                                     // CPU0_debug_mem_slave_translator:uav_readdata -> CPU0_debug_mem_slave_agent:m0_readdata
	wire         cpu0_debug_mem_slave_agent_m0_waitrequest;                                  // CPU0_debug_mem_slave_translator:uav_waitrequest -> CPU0_debug_mem_slave_agent:m0_waitrequest
	wire         cpu0_debug_mem_slave_agent_m0_debugaccess;                                  // CPU0_debug_mem_slave_agent:m0_debugaccess -> CPU0_debug_mem_slave_translator:uav_debugaccess
	wire  [18:0] cpu0_debug_mem_slave_agent_m0_address;                                      // CPU0_debug_mem_slave_agent:m0_address -> CPU0_debug_mem_slave_translator:uav_address
	wire   [3:0] cpu0_debug_mem_slave_agent_m0_byteenable;                                   // CPU0_debug_mem_slave_agent:m0_byteenable -> CPU0_debug_mem_slave_translator:uav_byteenable
	wire         cpu0_debug_mem_slave_agent_m0_read;                                         // CPU0_debug_mem_slave_agent:m0_read -> CPU0_debug_mem_slave_translator:uav_read
	wire         cpu0_debug_mem_slave_agent_m0_readdatavalid;                                // CPU0_debug_mem_slave_translator:uav_readdatavalid -> CPU0_debug_mem_slave_agent:m0_readdatavalid
	wire         cpu0_debug_mem_slave_agent_m0_lock;                                         // CPU0_debug_mem_slave_agent:m0_lock -> CPU0_debug_mem_slave_translator:uav_lock
	wire  [31:0] cpu0_debug_mem_slave_agent_m0_writedata;                                    // CPU0_debug_mem_slave_agent:m0_writedata -> CPU0_debug_mem_slave_translator:uav_writedata
	wire         cpu0_debug_mem_slave_agent_m0_write;                                        // CPU0_debug_mem_slave_agent:m0_write -> CPU0_debug_mem_slave_translator:uav_write
	wire   [2:0] cpu0_debug_mem_slave_agent_m0_burstcount;                                   // CPU0_debug_mem_slave_agent:m0_burstcount -> CPU0_debug_mem_slave_translator:uav_burstcount
	wire         cpu0_debug_mem_slave_agent_rf_source_valid;                                 // CPU0_debug_mem_slave_agent:rf_source_valid -> CPU0_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [95:0] cpu0_debug_mem_slave_agent_rf_source_data;                                  // CPU0_debug_mem_slave_agent:rf_source_data -> CPU0_debug_mem_slave_agent_rsp_fifo:in_data
	wire         cpu0_debug_mem_slave_agent_rf_source_ready;                                 // CPU0_debug_mem_slave_agent_rsp_fifo:in_ready -> CPU0_debug_mem_slave_agent:rf_source_ready
	wire         cpu0_debug_mem_slave_agent_rf_source_startofpacket;                         // CPU0_debug_mem_slave_agent:rf_source_startofpacket -> CPU0_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire         cpu0_debug_mem_slave_agent_rf_source_endofpacket;                           // CPU0_debug_mem_slave_agent:rf_source_endofpacket -> CPU0_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire         cpu0_debug_mem_slave_agent_rsp_fifo_out_valid;                              // CPU0_debug_mem_slave_agent_rsp_fifo:out_valid -> CPU0_debug_mem_slave_agent:rf_sink_valid
	wire  [95:0] cpu0_debug_mem_slave_agent_rsp_fifo_out_data;                               // CPU0_debug_mem_slave_agent_rsp_fifo:out_data -> CPU0_debug_mem_slave_agent:rf_sink_data
	wire         cpu0_debug_mem_slave_agent_rsp_fifo_out_ready;                              // CPU0_debug_mem_slave_agent:rf_sink_ready -> CPU0_debug_mem_slave_agent_rsp_fifo:out_ready
	wire         cpu0_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                      // CPU0_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> CPU0_debug_mem_slave_agent:rf_sink_startofpacket
	wire         cpu0_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                        // CPU0_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> CPU0_debug_mem_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_src_valid;                                                          // cmd_mux:src_valid -> CPU0_debug_mem_slave_agent:cp_valid
	wire  [94:0] cmd_mux_src_data;                                                           // cmd_mux:src_data -> CPU0_debug_mem_slave_agent:cp_data
	wire         cmd_mux_src_ready;                                                          // CPU0_debug_mem_slave_agent:cp_ready -> cmd_mux:src_ready
	wire   [7:0] cmd_mux_src_channel;                                                        // cmd_mux:src_channel -> CPU0_debug_mem_slave_agent:cp_channel
	wire         cmd_mux_src_startofpacket;                                                  // cmd_mux:src_startofpacket -> CPU0_debug_mem_slave_agent:cp_startofpacket
	wire         cmd_mux_src_endofpacket;                                                    // cmd_mux:src_endofpacket -> CPU0_debug_mem_slave_agent:cp_endofpacket
	wire  [31:0] sram_s1_agent_m0_readdata;                                                  // SRAM_s1_translator:uav_readdata -> SRAM_s1_agent:m0_readdata
	wire         sram_s1_agent_m0_waitrequest;                                               // SRAM_s1_translator:uav_waitrequest -> SRAM_s1_agent:m0_waitrequest
	wire         sram_s1_agent_m0_debugaccess;                                               // SRAM_s1_agent:m0_debugaccess -> SRAM_s1_translator:uav_debugaccess
	wire  [18:0] sram_s1_agent_m0_address;                                                   // SRAM_s1_agent:m0_address -> SRAM_s1_translator:uav_address
	wire   [3:0] sram_s1_agent_m0_byteenable;                                                // SRAM_s1_agent:m0_byteenable -> SRAM_s1_translator:uav_byteenable
	wire         sram_s1_agent_m0_read;                                                      // SRAM_s1_agent:m0_read -> SRAM_s1_translator:uav_read
	wire         sram_s1_agent_m0_readdatavalid;                                             // SRAM_s1_translator:uav_readdatavalid -> SRAM_s1_agent:m0_readdatavalid
	wire         sram_s1_agent_m0_lock;                                                      // SRAM_s1_agent:m0_lock -> SRAM_s1_translator:uav_lock
	wire  [31:0] sram_s1_agent_m0_writedata;                                                 // SRAM_s1_agent:m0_writedata -> SRAM_s1_translator:uav_writedata
	wire         sram_s1_agent_m0_write;                                                     // SRAM_s1_agent:m0_write -> SRAM_s1_translator:uav_write
	wire   [2:0] sram_s1_agent_m0_burstcount;                                                // SRAM_s1_agent:m0_burstcount -> SRAM_s1_translator:uav_burstcount
	wire         sram_s1_agent_rf_source_valid;                                              // SRAM_s1_agent:rf_source_valid -> SRAM_s1_agent_rsp_fifo:in_valid
	wire  [95:0] sram_s1_agent_rf_source_data;                                               // SRAM_s1_agent:rf_source_data -> SRAM_s1_agent_rsp_fifo:in_data
	wire         sram_s1_agent_rf_source_ready;                                              // SRAM_s1_agent_rsp_fifo:in_ready -> SRAM_s1_agent:rf_source_ready
	wire         sram_s1_agent_rf_source_startofpacket;                                      // SRAM_s1_agent:rf_source_startofpacket -> SRAM_s1_agent_rsp_fifo:in_startofpacket
	wire         sram_s1_agent_rf_source_endofpacket;                                        // SRAM_s1_agent:rf_source_endofpacket -> SRAM_s1_agent_rsp_fifo:in_endofpacket
	wire         sram_s1_agent_rsp_fifo_out_valid;                                           // SRAM_s1_agent_rsp_fifo:out_valid -> SRAM_s1_agent:rf_sink_valid
	wire  [95:0] sram_s1_agent_rsp_fifo_out_data;                                            // SRAM_s1_agent_rsp_fifo:out_data -> SRAM_s1_agent:rf_sink_data
	wire         sram_s1_agent_rsp_fifo_out_ready;                                           // SRAM_s1_agent:rf_sink_ready -> SRAM_s1_agent_rsp_fifo:out_ready
	wire         sram_s1_agent_rsp_fifo_out_startofpacket;                                   // SRAM_s1_agent_rsp_fifo:out_startofpacket -> SRAM_s1_agent:rf_sink_startofpacket
	wire         sram_s1_agent_rsp_fifo_out_endofpacket;                                     // SRAM_s1_agent_rsp_fifo:out_endofpacket -> SRAM_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_001_src_valid;                                                      // cmd_mux_001:src_valid -> SRAM_s1_agent:cp_valid
	wire  [94:0] cmd_mux_001_src_data;                                                       // cmd_mux_001:src_data -> SRAM_s1_agent:cp_data
	wire         cmd_mux_001_src_ready;                                                      // SRAM_s1_agent:cp_ready -> cmd_mux_001:src_ready
	wire   [7:0] cmd_mux_001_src_channel;                                                    // cmd_mux_001:src_channel -> SRAM_s1_agent:cp_channel
	wire         cmd_mux_001_src_startofpacket;                                              // cmd_mux_001:src_startofpacket -> SRAM_s1_agent:cp_startofpacket
	wire         cmd_mux_001_src_endofpacket;                                                // cmd_mux_001:src_endofpacket -> SRAM_s1_agent:cp_endofpacket
	wire  [31:0] cpu3_debug_mem_slave_agent_m0_readdata;                                     // CPU3_debug_mem_slave_translator:uav_readdata -> CPU3_debug_mem_slave_agent:m0_readdata
	wire         cpu3_debug_mem_slave_agent_m0_waitrequest;                                  // CPU3_debug_mem_slave_translator:uav_waitrequest -> CPU3_debug_mem_slave_agent:m0_waitrequest
	wire         cpu3_debug_mem_slave_agent_m0_debugaccess;                                  // CPU3_debug_mem_slave_agent:m0_debugaccess -> CPU3_debug_mem_slave_translator:uav_debugaccess
	wire  [18:0] cpu3_debug_mem_slave_agent_m0_address;                                      // CPU3_debug_mem_slave_agent:m0_address -> CPU3_debug_mem_slave_translator:uav_address
	wire   [3:0] cpu3_debug_mem_slave_agent_m0_byteenable;                                   // CPU3_debug_mem_slave_agent:m0_byteenable -> CPU3_debug_mem_slave_translator:uav_byteenable
	wire         cpu3_debug_mem_slave_agent_m0_read;                                         // CPU3_debug_mem_slave_agent:m0_read -> CPU3_debug_mem_slave_translator:uav_read
	wire         cpu3_debug_mem_slave_agent_m0_readdatavalid;                                // CPU3_debug_mem_slave_translator:uav_readdatavalid -> CPU3_debug_mem_slave_agent:m0_readdatavalid
	wire         cpu3_debug_mem_slave_agent_m0_lock;                                         // CPU3_debug_mem_slave_agent:m0_lock -> CPU3_debug_mem_slave_translator:uav_lock
	wire  [31:0] cpu3_debug_mem_slave_agent_m0_writedata;                                    // CPU3_debug_mem_slave_agent:m0_writedata -> CPU3_debug_mem_slave_translator:uav_writedata
	wire         cpu3_debug_mem_slave_agent_m0_write;                                        // CPU3_debug_mem_slave_agent:m0_write -> CPU3_debug_mem_slave_translator:uav_write
	wire   [2:0] cpu3_debug_mem_slave_agent_m0_burstcount;                                   // CPU3_debug_mem_slave_agent:m0_burstcount -> CPU3_debug_mem_slave_translator:uav_burstcount
	wire         cpu3_debug_mem_slave_agent_rf_source_valid;                                 // CPU3_debug_mem_slave_agent:rf_source_valid -> CPU3_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [95:0] cpu3_debug_mem_slave_agent_rf_source_data;                                  // CPU3_debug_mem_slave_agent:rf_source_data -> CPU3_debug_mem_slave_agent_rsp_fifo:in_data
	wire         cpu3_debug_mem_slave_agent_rf_source_ready;                                 // CPU3_debug_mem_slave_agent_rsp_fifo:in_ready -> CPU3_debug_mem_slave_agent:rf_source_ready
	wire         cpu3_debug_mem_slave_agent_rf_source_startofpacket;                         // CPU3_debug_mem_slave_agent:rf_source_startofpacket -> CPU3_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire         cpu3_debug_mem_slave_agent_rf_source_endofpacket;                           // CPU3_debug_mem_slave_agent:rf_source_endofpacket -> CPU3_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire         cpu3_debug_mem_slave_agent_rsp_fifo_out_valid;                              // CPU3_debug_mem_slave_agent_rsp_fifo:out_valid -> CPU3_debug_mem_slave_agent:rf_sink_valid
	wire  [95:0] cpu3_debug_mem_slave_agent_rsp_fifo_out_data;                               // CPU3_debug_mem_slave_agent_rsp_fifo:out_data -> CPU3_debug_mem_slave_agent:rf_sink_data
	wire         cpu3_debug_mem_slave_agent_rsp_fifo_out_ready;                              // CPU3_debug_mem_slave_agent:rf_sink_ready -> CPU3_debug_mem_slave_agent_rsp_fifo:out_ready
	wire         cpu3_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                      // CPU3_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> CPU3_debug_mem_slave_agent:rf_sink_startofpacket
	wire         cpu3_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                        // CPU3_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> CPU3_debug_mem_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_002_src_valid;                                                      // cmd_mux_002:src_valid -> CPU3_debug_mem_slave_agent:cp_valid
	wire  [94:0] cmd_mux_002_src_data;                                                       // cmd_mux_002:src_data -> CPU3_debug_mem_slave_agent:cp_data
	wire         cmd_mux_002_src_ready;                                                      // CPU3_debug_mem_slave_agent:cp_ready -> cmd_mux_002:src_ready
	wire   [7:0] cmd_mux_002_src_channel;                                                    // cmd_mux_002:src_channel -> CPU3_debug_mem_slave_agent:cp_channel
	wire         cmd_mux_002_src_startofpacket;                                              // cmd_mux_002:src_startofpacket -> CPU3_debug_mem_slave_agent:cp_startofpacket
	wire         cmd_mux_002_src_endofpacket;                                                // cmd_mux_002:src_endofpacket -> CPU3_debug_mem_slave_agent:cp_endofpacket
	wire  [31:0] cpu2_debug_mem_slave_agent_m0_readdata;                                     // CPU2_debug_mem_slave_translator:uav_readdata -> CPU2_debug_mem_slave_agent:m0_readdata
	wire         cpu2_debug_mem_slave_agent_m0_waitrequest;                                  // CPU2_debug_mem_slave_translator:uav_waitrequest -> CPU2_debug_mem_slave_agent:m0_waitrequest
	wire         cpu2_debug_mem_slave_agent_m0_debugaccess;                                  // CPU2_debug_mem_slave_agent:m0_debugaccess -> CPU2_debug_mem_slave_translator:uav_debugaccess
	wire  [18:0] cpu2_debug_mem_slave_agent_m0_address;                                      // CPU2_debug_mem_slave_agent:m0_address -> CPU2_debug_mem_slave_translator:uav_address
	wire   [3:0] cpu2_debug_mem_slave_agent_m0_byteenable;                                   // CPU2_debug_mem_slave_agent:m0_byteenable -> CPU2_debug_mem_slave_translator:uav_byteenable
	wire         cpu2_debug_mem_slave_agent_m0_read;                                         // CPU2_debug_mem_slave_agent:m0_read -> CPU2_debug_mem_slave_translator:uav_read
	wire         cpu2_debug_mem_slave_agent_m0_readdatavalid;                                // CPU2_debug_mem_slave_translator:uav_readdatavalid -> CPU2_debug_mem_slave_agent:m0_readdatavalid
	wire         cpu2_debug_mem_slave_agent_m0_lock;                                         // CPU2_debug_mem_slave_agent:m0_lock -> CPU2_debug_mem_slave_translator:uav_lock
	wire  [31:0] cpu2_debug_mem_slave_agent_m0_writedata;                                    // CPU2_debug_mem_slave_agent:m0_writedata -> CPU2_debug_mem_slave_translator:uav_writedata
	wire         cpu2_debug_mem_slave_agent_m0_write;                                        // CPU2_debug_mem_slave_agent:m0_write -> CPU2_debug_mem_slave_translator:uav_write
	wire   [2:0] cpu2_debug_mem_slave_agent_m0_burstcount;                                   // CPU2_debug_mem_slave_agent:m0_burstcount -> CPU2_debug_mem_slave_translator:uav_burstcount
	wire         cpu2_debug_mem_slave_agent_rf_source_valid;                                 // CPU2_debug_mem_slave_agent:rf_source_valid -> CPU2_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [95:0] cpu2_debug_mem_slave_agent_rf_source_data;                                  // CPU2_debug_mem_slave_agent:rf_source_data -> CPU2_debug_mem_slave_agent_rsp_fifo:in_data
	wire         cpu2_debug_mem_slave_agent_rf_source_ready;                                 // CPU2_debug_mem_slave_agent_rsp_fifo:in_ready -> CPU2_debug_mem_slave_agent:rf_source_ready
	wire         cpu2_debug_mem_slave_agent_rf_source_startofpacket;                         // CPU2_debug_mem_slave_agent:rf_source_startofpacket -> CPU2_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire         cpu2_debug_mem_slave_agent_rf_source_endofpacket;                           // CPU2_debug_mem_slave_agent:rf_source_endofpacket -> CPU2_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire         cpu2_debug_mem_slave_agent_rsp_fifo_out_valid;                              // CPU2_debug_mem_slave_agent_rsp_fifo:out_valid -> CPU2_debug_mem_slave_agent:rf_sink_valid
	wire  [95:0] cpu2_debug_mem_slave_agent_rsp_fifo_out_data;                               // CPU2_debug_mem_slave_agent_rsp_fifo:out_data -> CPU2_debug_mem_slave_agent:rf_sink_data
	wire         cpu2_debug_mem_slave_agent_rsp_fifo_out_ready;                              // CPU2_debug_mem_slave_agent:rf_sink_ready -> CPU2_debug_mem_slave_agent_rsp_fifo:out_ready
	wire         cpu2_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                      // CPU2_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> CPU2_debug_mem_slave_agent:rf_sink_startofpacket
	wire         cpu2_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                        // CPU2_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> CPU2_debug_mem_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_003_src_valid;                                                      // cmd_mux_003:src_valid -> CPU2_debug_mem_slave_agent:cp_valid
	wire  [94:0] cmd_mux_003_src_data;                                                       // cmd_mux_003:src_data -> CPU2_debug_mem_slave_agent:cp_data
	wire         cmd_mux_003_src_ready;                                                      // CPU2_debug_mem_slave_agent:cp_ready -> cmd_mux_003:src_ready
	wire   [7:0] cmd_mux_003_src_channel;                                                    // cmd_mux_003:src_channel -> CPU2_debug_mem_slave_agent:cp_channel
	wire         cmd_mux_003_src_startofpacket;                                              // cmd_mux_003:src_startofpacket -> CPU2_debug_mem_slave_agent:cp_startofpacket
	wire         cmd_mux_003_src_endofpacket;                                                // cmd_mux_003:src_endofpacket -> CPU2_debug_mem_slave_agent:cp_endofpacket
	wire  [31:0] cpu1_debug_mem_slave_agent_m0_readdata;                                     // CPU1_debug_mem_slave_translator:uav_readdata -> CPU1_debug_mem_slave_agent:m0_readdata
	wire         cpu1_debug_mem_slave_agent_m0_waitrequest;                                  // CPU1_debug_mem_slave_translator:uav_waitrequest -> CPU1_debug_mem_slave_agent:m0_waitrequest
	wire         cpu1_debug_mem_slave_agent_m0_debugaccess;                                  // CPU1_debug_mem_slave_agent:m0_debugaccess -> CPU1_debug_mem_slave_translator:uav_debugaccess
	wire  [18:0] cpu1_debug_mem_slave_agent_m0_address;                                      // CPU1_debug_mem_slave_agent:m0_address -> CPU1_debug_mem_slave_translator:uav_address
	wire   [3:0] cpu1_debug_mem_slave_agent_m0_byteenable;                                   // CPU1_debug_mem_slave_agent:m0_byteenable -> CPU1_debug_mem_slave_translator:uav_byteenable
	wire         cpu1_debug_mem_slave_agent_m0_read;                                         // CPU1_debug_mem_slave_agent:m0_read -> CPU1_debug_mem_slave_translator:uav_read
	wire         cpu1_debug_mem_slave_agent_m0_readdatavalid;                                // CPU1_debug_mem_slave_translator:uav_readdatavalid -> CPU1_debug_mem_slave_agent:m0_readdatavalid
	wire         cpu1_debug_mem_slave_agent_m0_lock;                                         // CPU1_debug_mem_slave_agent:m0_lock -> CPU1_debug_mem_slave_translator:uav_lock
	wire  [31:0] cpu1_debug_mem_slave_agent_m0_writedata;                                    // CPU1_debug_mem_slave_agent:m0_writedata -> CPU1_debug_mem_slave_translator:uav_writedata
	wire         cpu1_debug_mem_slave_agent_m0_write;                                        // CPU1_debug_mem_slave_agent:m0_write -> CPU1_debug_mem_slave_translator:uav_write
	wire   [2:0] cpu1_debug_mem_slave_agent_m0_burstcount;                                   // CPU1_debug_mem_slave_agent:m0_burstcount -> CPU1_debug_mem_slave_translator:uav_burstcount
	wire         cpu1_debug_mem_slave_agent_rf_source_valid;                                 // CPU1_debug_mem_slave_agent:rf_source_valid -> CPU1_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [95:0] cpu1_debug_mem_slave_agent_rf_source_data;                                  // CPU1_debug_mem_slave_agent:rf_source_data -> CPU1_debug_mem_slave_agent_rsp_fifo:in_data
	wire         cpu1_debug_mem_slave_agent_rf_source_ready;                                 // CPU1_debug_mem_slave_agent_rsp_fifo:in_ready -> CPU1_debug_mem_slave_agent:rf_source_ready
	wire         cpu1_debug_mem_slave_agent_rf_source_startofpacket;                         // CPU1_debug_mem_slave_agent:rf_source_startofpacket -> CPU1_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire         cpu1_debug_mem_slave_agent_rf_source_endofpacket;                           // CPU1_debug_mem_slave_agent:rf_source_endofpacket -> CPU1_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire         cpu1_debug_mem_slave_agent_rsp_fifo_out_valid;                              // CPU1_debug_mem_slave_agent_rsp_fifo:out_valid -> CPU1_debug_mem_slave_agent:rf_sink_valid
	wire  [95:0] cpu1_debug_mem_slave_agent_rsp_fifo_out_data;                               // CPU1_debug_mem_slave_agent_rsp_fifo:out_data -> CPU1_debug_mem_slave_agent:rf_sink_data
	wire         cpu1_debug_mem_slave_agent_rsp_fifo_out_ready;                              // CPU1_debug_mem_slave_agent:rf_sink_ready -> CPU1_debug_mem_slave_agent_rsp_fifo:out_ready
	wire         cpu1_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                      // CPU1_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> CPU1_debug_mem_slave_agent:rf_sink_startofpacket
	wire         cpu1_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                        // CPU1_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> CPU1_debug_mem_slave_agent:rf_sink_endofpacket
	wire         cmd_mux_004_src_valid;                                                      // cmd_mux_004:src_valid -> CPU1_debug_mem_slave_agent:cp_valid
	wire  [94:0] cmd_mux_004_src_data;                                                       // cmd_mux_004:src_data -> CPU1_debug_mem_slave_agent:cp_data
	wire         cmd_mux_004_src_ready;                                                      // CPU1_debug_mem_slave_agent:cp_ready -> cmd_mux_004:src_ready
	wire   [7:0] cmd_mux_004_src_channel;                                                    // cmd_mux_004:src_channel -> CPU1_debug_mem_slave_agent:cp_channel
	wire         cmd_mux_004_src_startofpacket;                                              // cmd_mux_004:src_startofpacket -> CPU1_debug_mem_slave_agent:cp_startofpacket
	wire         cmd_mux_004_src_endofpacket;                                                // cmd_mux_004:src_endofpacket -> CPU1_debug_mem_slave_agent:cp_endofpacket
	wire         cpu0_data_master_agent_cp_valid;                                            // CPU0_data_master_agent:cp_valid -> router:sink_valid
	wire  [94:0] cpu0_data_master_agent_cp_data;                                             // CPU0_data_master_agent:cp_data -> router:sink_data
	wire         cpu0_data_master_agent_cp_ready;                                            // router:sink_ready -> CPU0_data_master_agent:cp_ready
	wire         cpu0_data_master_agent_cp_startofpacket;                                    // CPU0_data_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire         cpu0_data_master_agent_cp_endofpacket;                                      // CPU0_data_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire         cpu0_instruction_master_agent_cp_valid;                                     // CPU0_instruction_master_agent:cp_valid -> router_001:sink_valid
	wire  [94:0] cpu0_instruction_master_agent_cp_data;                                      // CPU0_instruction_master_agent:cp_data -> router_001:sink_data
	wire         cpu0_instruction_master_agent_cp_ready;                                     // router_001:sink_ready -> CPU0_instruction_master_agent:cp_ready
	wire         cpu0_instruction_master_agent_cp_startofpacket;                             // CPU0_instruction_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire         cpu0_instruction_master_agent_cp_endofpacket;                               // CPU0_instruction_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire         cpu1_data_master_agent_cp_valid;                                            // CPU1_data_master_agent:cp_valid -> router_002:sink_valid
	wire  [94:0] cpu1_data_master_agent_cp_data;                                             // CPU1_data_master_agent:cp_data -> router_002:sink_data
	wire         cpu1_data_master_agent_cp_ready;                                            // router_002:sink_ready -> CPU1_data_master_agent:cp_ready
	wire         cpu1_data_master_agent_cp_startofpacket;                                    // CPU1_data_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire         cpu1_data_master_agent_cp_endofpacket;                                      // CPU1_data_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire         cpu2_data_master_agent_cp_valid;                                            // CPU2_data_master_agent:cp_valid -> router_003:sink_valid
	wire  [94:0] cpu2_data_master_agent_cp_data;                                             // CPU2_data_master_agent:cp_data -> router_003:sink_data
	wire         cpu2_data_master_agent_cp_ready;                                            // router_003:sink_ready -> CPU2_data_master_agent:cp_ready
	wire         cpu2_data_master_agent_cp_startofpacket;                                    // CPU2_data_master_agent:cp_startofpacket -> router_003:sink_startofpacket
	wire         cpu2_data_master_agent_cp_endofpacket;                                      // CPU2_data_master_agent:cp_endofpacket -> router_003:sink_endofpacket
	wire         cpu3_data_master_agent_cp_valid;                                            // CPU3_data_master_agent:cp_valid -> router_004:sink_valid
	wire  [94:0] cpu3_data_master_agent_cp_data;                                             // CPU3_data_master_agent:cp_data -> router_004:sink_data
	wire         cpu3_data_master_agent_cp_ready;                                            // router_004:sink_ready -> CPU3_data_master_agent:cp_ready
	wire         cpu3_data_master_agent_cp_startofpacket;                                    // CPU3_data_master_agent:cp_startofpacket -> router_004:sink_startofpacket
	wire         cpu3_data_master_agent_cp_endofpacket;                                      // CPU3_data_master_agent:cp_endofpacket -> router_004:sink_endofpacket
	wire         cpu1_instruction_master_agent_cp_valid;                                     // CPU1_instruction_master_agent:cp_valid -> router_005:sink_valid
	wire  [94:0] cpu1_instruction_master_agent_cp_data;                                      // CPU1_instruction_master_agent:cp_data -> router_005:sink_data
	wire         cpu1_instruction_master_agent_cp_ready;                                     // router_005:sink_ready -> CPU1_instruction_master_agent:cp_ready
	wire         cpu1_instruction_master_agent_cp_startofpacket;                             // CPU1_instruction_master_agent:cp_startofpacket -> router_005:sink_startofpacket
	wire         cpu1_instruction_master_agent_cp_endofpacket;                               // CPU1_instruction_master_agent:cp_endofpacket -> router_005:sink_endofpacket
	wire         cpu2_instruction_master_agent_cp_valid;                                     // CPU2_instruction_master_agent:cp_valid -> router_006:sink_valid
	wire  [94:0] cpu2_instruction_master_agent_cp_data;                                      // CPU2_instruction_master_agent:cp_data -> router_006:sink_data
	wire         cpu2_instruction_master_agent_cp_ready;                                     // router_006:sink_ready -> CPU2_instruction_master_agent:cp_ready
	wire         cpu2_instruction_master_agent_cp_startofpacket;                             // CPU2_instruction_master_agent:cp_startofpacket -> router_006:sink_startofpacket
	wire         cpu2_instruction_master_agent_cp_endofpacket;                               // CPU2_instruction_master_agent:cp_endofpacket -> router_006:sink_endofpacket
	wire         cpu3_instruction_master_agent_cp_valid;                                     // CPU3_instruction_master_agent:cp_valid -> router_007:sink_valid
	wire  [94:0] cpu3_instruction_master_agent_cp_data;                                      // CPU3_instruction_master_agent:cp_data -> router_007:sink_data
	wire         cpu3_instruction_master_agent_cp_ready;                                     // router_007:sink_ready -> CPU3_instruction_master_agent:cp_ready
	wire         cpu3_instruction_master_agent_cp_startofpacket;                             // CPU3_instruction_master_agent:cp_startofpacket -> router_007:sink_startofpacket
	wire         cpu3_instruction_master_agent_cp_endofpacket;                               // CPU3_instruction_master_agent:cp_endofpacket -> router_007:sink_endofpacket
	wire         cpu0_debug_mem_slave_agent_rp_valid;                                        // CPU0_debug_mem_slave_agent:rp_valid -> router_008:sink_valid
	wire  [94:0] cpu0_debug_mem_slave_agent_rp_data;                                         // CPU0_debug_mem_slave_agent:rp_data -> router_008:sink_data
	wire         cpu0_debug_mem_slave_agent_rp_ready;                                        // router_008:sink_ready -> CPU0_debug_mem_slave_agent:rp_ready
	wire         cpu0_debug_mem_slave_agent_rp_startofpacket;                                // CPU0_debug_mem_slave_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire         cpu0_debug_mem_slave_agent_rp_endofpacket;                                  // CPU0_debug_mem_slave_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire         router_008_src_valid;                                                       // router_008:src_valid -> rsp_demux:sink_valid
	wire  [94:0] router_008_src_data;                                                        // router_008:src_data -> rsp_demux:sink_data
	wire         router_008_src_ready;                                                       // rsp_demux:sink_ready -> router_008:src_ready
	wire   [7:0] router_008_src_channel;                                                     // router_008:src_channel -> rsp_demux:sink_channel
	wire         router_008_src_startofpacket;                                               // router_008:src_startofpacket -> rsp_demux:sink_startofpacket
	wire         router_008_src_endofpacket;                                                 // router_008:src_endofpacket -> rsp_demux:sink_endofpacket
	wire         sram_s1_agent_rp_valid;                                                     // SRAM_s1_agent:rp_valid -> router_009:sink_valid
	wire  [94:0] sram_s1_agent_rp_data;                                                      // SRAM_s1_agent:rp_data -> router_009:sink_data
	wire         sram_s1_agent_rp_ready;                                                     // router_009:sink_ready -> SRAM_s1_agent:rp_ready
	wire         sram_s1_agent_rp_startofpacket;                                             // SRAM_s1_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire         sram_s1_agent_rp_endofpacket;                                               // SRAM_s1_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire         router_009_src_valid;                                                       // router_009:src_valid -> rsp_demux_001:sink_valid
	wire  [94:0] router_009_src_data;                                                        // router_009:src_data -> rsp_demux_001:sink_data
	wire         router_009_src_ready;                                                       // rsp_demux_001:sink_ready -> router_009:src_ready
	wire   [7:0] router_009_src_channel;                                                     // router_009:src_channel -> rsp_demux_001:sink_channel
	wire         router_009_src_startofpacket;                                               // router_009:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire         router_009_src_endofpacket;                                                 // router_009:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire         cpu3_debug_mem_slave_agent_rp_valid;                                        // CPU3_debug_mem_slave_agent:rp_valid -> router_010:sink_valid
	wire  [94:0] cpu3_debug_mem_slave_agent_rp_data;                                         // CPU3_debug_mem_slave_agent:rp_data -> router_010:sink_data
	wire         cpu3_debug_mem_slave_agent_rp_ready;                                        // router_010:sink_ready -> CPU3_debug_mem_slave_agent:rp_ready
	wire         cpu3_debug_mem_slave_agent_rp_startofpacket;                                // CPU3_debug_mem_slave_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire         cpu3_debug_mem_slave_agent_rp_endofpacket;                                  // CPU3_debug_mem_slave_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire         router_010_src_valid;                                                       // router_010:src_valid -> rsp_demux_002:sink_valid
	wire  [94:0] router_010_src_data;                                                        // router_010:src_data -> rsp_demux_002:sink_data
	wire         router_010_src_ready;                                                       // rsp_demux_002:sink_ready -> router_010:src_ready
	wire   [7:0] router_010_src_channel;                                                     // router_010:src_channel -> rsp_demux_002:sink_channel
	wire         router_010_src_startofpacket;                                               // router_010:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire         router_010_src_endofpacket;                                                 // router_010:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire         cpu2_debug_mem_slave_agent_rp_valid;                                        // CPU2_debug_mem_slave_agent:rp_valid -> router_011:sink_valid
	wire  [94:0] cpu2_debug_mem_slave_agent_rp_data;                                         // CPU2_debug_mem_slave_agent:rp_data -> router_011:sink_data
	wire         cpu2_debug_mem_slave_agent_rp_ready;                                        // router_011:sink_ready -> CPU2_debug_mem_slave_agent:rp_ready
	wire         cpu2_debug_mem_slave_agent_rp_startofpacket;                                // CPU2_debug_mem_slave_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire         cpu2_debug_mem_slave_agent_rp_endofpacket;                                  // CPU2_debug_mem_slave_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire         router_011_src_valid;                                                       // router_011:src_valid -> rsp_demux_003:sink_valid
	wire  [94:0] router_011_src_data;                                                        // router_011:src_data -> rsp_demux_003:sink_data
	wire         router_011_src_ready;                                                       // rsp_demux_003:sink_ready -> router_011:src_ready
	wire   [7:0] router_011_src_channel;                                                     // router_011:src_channel -> rsp_demux_003:sink_channel
	wire         router_011_src_startofpacket;                                               // router_011:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire         router_011_src_endofpacket;                                                 // router_011:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire         cpu1_debug_mem_slave_agent_rp_valid;                                        // CPU1_debug_mem_slave_agent:rp_valid -> router_012:sink_valid
	wire  [94:0] cpu1_debug_mem_slave_agent_rp_data;                                         // CPU1_debug_mem_slave_agent:rp_data -> router_012:sink_data
	wire         cpu1_debug_mem_slave_agent_rp_ready;                                        // router_012:sink_ready -> CPU1_debug_mem_slave_agent:rp_ready
	wire         cpu1_debug_mem_slave_agent_rp_startofpacket;                                // CPU1_debug_mem_slave_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire         cpu1_debug_mem_slave_agent_rp_endofpacket;                                  // CPU1_debug_mem_slave_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire         router_012_src_valid;                                                       // router_012:src_valid -> rsp_demux_004:sink_valid
	wire  [94:0] router_012_src_data;                                                        // router_012:src_data -> rsp_demux_004:sink_data
	wire         router_012_src_ready;                                                       // rsp_demux_004:sink_ready -> router_012:src_ready
	wire   [7:0] router_012_src_channel;                                                     // router_012:src_channel -> rsp_demux_004:sink_channel
	wire         router_012_src_startofpacket;                                               // router_012:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire         router_012_src_endofpacket;                                                 // router_012:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire         router_src_valid;                                                           // router:src_valid -> CPU0_data_master_limiter:cmd_sink_valid
	wire  [94:0] router_src_data;                                                            // router:src_data -> CPU0_data_master_limiter:cmd_sink_data
	wire         router_src_ready;                                                           // CPU0_data_master_limiter:cmd_sink_ready -> router:src_ready
	wire   [7:0] router_src_channel;                                                         // router:src_channel -> CPU0_data_master_limiter:cmd_sink_channel
	wire         router_src_startofpacket;                                                   // router:src_startofpacket -> CPU0_data_master_limiter:cmd_sink_startofpacket
	wire         router_src_endofpacket;                                                     // router:src_endofpacket -> CPU0_data_master_limiter:cmd_sink_endofpacket
	wire  [94:0] cpu0_data_master_limiter_cmd_src_data;                                      // CPU0_data_master_limiter:cmd_src_data -> cmd_demux:sink_data
	wire         cpu0_data_master_limiter_cmd_src_ready;                                     // cmd_demux:sink_ready -> CPU0_data_master_limiter:cmd_src_ready
	wire   [7:0] cpu0_data_master_limiter_cmd_src_channel;                                   // CPU0_data_master_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire         cpu0_data_master_limiter_cmd_src_startofpacket;                             // CPU0_data_master_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire         cpu0_data_master_limiter_cmd_src_endofpacket;                               // CPU0_data_master_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire         rsp_mux_src_valid;                                                          // rsp_mux:src_valid -> CPU0_data_master_limiter:rsp_sink_valid
	wire  [94:0] rsp_mux_src_data;                                                           // rsp_mux:src_data -> CPU0_data_master_limiter:rsp_sink_data
	wire         rsp_mux_src_ready;                                                          // CPU0_data_master_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire   [7:0] rsp_mux_src_channel;                                                        // rsp_mux:src_channel -> CPU0_data_master_limiter:rsp_sink_channel
	wire         rsp_mux_src_startofpacket;                                                  // rsp_mux:src_startofpacket -> CPU0_data_master_limiter:rsp_sink_startofpacket
	wire         rsp_mux_src_endofpacket;                                                    // rsp_mux:src_endofpacket -> CPU0_data_master_limiter:rsp_sink_endofpacket
	wire         cpu0_data_master_limiter_rsp_src_valid;                                     // CPU0_data_master_limiter:rsp_src_valid -> CPU0_data_master_agent:rp_valid
	wire  [94:0] cpu0_data_master_limiter_rsp_src_data;                                      // CPU0_data_master_limiter:rsp_src_data -> CPU0_data_master_agent:rp_data
	wire         cpu0_data_master_limiter_rsp_src_ready;                                     // CPU0_data_master_agent:rp_ready -> CPU0_data_master_limiter:rsp_src_ready
	wire   [7:0] cpu0_data_master_limiter_rsp_src_channel;                                   // CPU0_data_master_limiter:rsp_src_channel -> CPU0_data_master_agent:rp_channel
	wire         cpu0_data_master_limiter_rsp_src_startofpacket;                             // CPU0_data_master_limiter:rsp_src_startofpacket -> CPU0_data_master_agent:rp_startofpacket
	wire         cpu0_data_master_limiter_rsp_src_endofpacket;                               // CPU0_data_master_limiter:rsp_src_endofpacket -> CPU0_data_master_agent:rp_endofpacket
	wire         router_001_src_valid;                                                       // router_001:src_valid -> CPU0_instruction_master_limiter:cmd_sink_valid
	wire  [94:0] router_001_src_data;                                                        // router_001:src_data -> CPU0_instruction_master_limiter:cmd_sink_data
	wire         router_001_src_ready;                                                       // CPU0_instruction_master_limiter:cmd_sink_ready -> router_001:src_ready
	wire   [7:0] router_001_src_channel;                                                     // router_001:src_channel -> CPU0_instruction_master_limiter:cmd_sink_channel
	wire         router_001_src_startofpacket;                                               // router_001:src_startofpacket -> CPU0_instruction_master_limiter:cmd_sink_startofpacket
	wire         router_001_src_endofpacket;                                                 // router_001:src_endofpacket -> CPU0_instruction_master_limiter:cmd_sink_endofpacket
	wire  [94:0] cpu0_instruction_master_limiter_cmd_src_data;                               // CPU0_instruction_master_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire         cpu0_instruction_master_limiter_cmd_src_ready;                              // cmd_demux_001:sink_ready -> CPU0_instruction_master_limiter:cmd_src_ready
	wire   [7:0] cpu0_instruction_master_limiter_cmd_src_channel;                            // CPU0_instruction_master_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire         cpu0_instruction_master_limiter_cmd_src_startofpacket;                      // CPU0_instruction_master_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire         cpu0_instruction_master_limiter_cmd_src_endofpacket;                        // CPU0_instruction_master_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire         rsp_mux_001_src_valid;                                                      // rsp_mux_001:src_valid -> CPU0_instruction_master_limiter:rsp_sink_valid
	wire  [94:0] rsp_mux_001_src_data;                                                       // rsp_mux_001:src_data -> CPU0_instruction_master_limiter:rsp_sink_data
	wire         rsp_mux_001_src_ready;                                                      // CPU0_instruction_master_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire   [7:0] rsp_mux_001_src_channel;                                                    // rsp_mux_001:src_channel -> CPU0_instruction_master_limiter:rsp_sink_channel
	wire         rsp_mux_001_src_startofpacket;                                              // rsp_mux_001:src_startofpacket -> CPU0_instruction_master_limiter:rsp_sink_startofpacket
	wire         rsp_mux_001_src_endofpacket;                                                // rsp_mux_001:src_endofpacket -> CPU0_instruction_master_limiter:rsp_sink_endofpacket
	wire         cpu0_instruction_master_limiter_rsp_src_valid;                              // CPU0_instruction_master_limiter:rsp_src_valid -> CPU0_instruction_master_agent:rp_valid
	wire  [94:0] cpu0_instruction_master_limiter_rsp_src_data;                               // CPU0_instruction_master_limiter:rsp_src_data -> CPU0_instruction_master_agent:rp_data
	wire         cpu0_instruction_master_limiter_rsp_src_ready;                              // CPU0_instruction_master_agent:rp_ready -> CPU0_instruction_master_limiter:rsp_src_ready
	wire   [7:0] cpu0_instruction_master_limiter_rsp_src_channel;                            // CPU0_instruction_master_limiter:rsp_src_channel -> CPU0_instruction_master_agent:rp_channel
	wire         cpu0_instruction_master_limiter_rsp_src_startofpacket;                      // CPU0_instruction_master_limiter:rsp_src_startofpacket -> CPU0_instruction_master_agent:rp_startofpacket
	wire         cpu0_instruction_master_limiter_rsp_src_endofpacket;                        // CPU0_instruction_master_limiter:rsp_src_endofpacket -> CPU0_instruction_master_agent:rp_endofpacket
	wire         router_002_src_valid;                                                       // router_002:src_valid -> CPU1_data_master_limiter:cmd_sink_valid
	wire  [94:0] router_002_src_data;                                                        // router_002:src_data -> CPU1_data_master_limiter:cmd_sink_data
	wire         router_002_src_ready;                                                       // CPU1_data_master_limiter:cmd_sink_ready -> router_002:src_ready
	wire   [7:0] router_002_src_channel;                                                     // router_002:src_channel -> CPU1_data_master_limiter:cmd_sink_channel
	wire         router_002_src_startofpacket;                                               // router_002:src_startofpacket -> CPU1_data_master_limiter:cmd_sink_startofpacket
	wire         router_002_src_endofpacket;                                                 // router_002:src_endofpacket -> CPU1_data_master_limiter:cmd_sink_endofpacket
	wire  [94:0] cpu1_data_master_limiter_cmd_src_data;                                      // CPU1_data_master_limiter:cmd_src_data -> cmd_demux_002:sink_data
	wire         cpu1_data_master_limiter_cmd_src_ready;                                     // cmd_demux_002:sink_ready -> CPU1_data_master_limiter:cmd_src_ready
	wire   [7:0] cpu1_data_master_limiter_cmd_src_channel;                                   // CPU1_data_master_limiter:cmd_src_channel -> cmd_demux_002:sink_channel
	wire         cpu1_data_master_limiter_cmd_src_startofpacket;                             // CPU1_data_master_limiter:cmd_src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire         cpu1_data_master_limiter_cmd_src_endofpacket;                               // CPU1_data_master_limiter:cmd_src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire         rsp_mux_002_src_valid;                                                      // rsp_mux_002:src_valid -> CPU1_data_master_limiter:rsp_sink_valid
	wire  [94:0] rsp_mux_002_src_data;                                                       // rsp_mux_002:src_data -> CPU1_data_master_limiter:rsp_sink_data
	wire         rsp_mux_002_src_ready;                                                      // CPU1_data_master_limiter:rsp_sink_ready -> rsp_mux_002:src_ready
	wire   [7:0] rsp_mux_002_src_channel;                                                    // rsp_mux_002:src_channel -> CPU1_data_master_limiter:rsp_sink_channel
	wire         rsp_mux_002_src_startofpacket;                                              // rsp_mux_002:src_startofpacket -> CPU1_data_master_limiter:rsp_sink_startofpacket
	wire         rsp_mux_002_src_endofpacket;                                                // rsp_mux_002:src_endofpacket -> CPU1_data_master_limiter:rsp_sink_endofpacket
	wire         cpu1_data_master_limiter_rsp_src_valid;                                     // CPU1_data_master_limiter:rsp_src_valid -> CPU1_data_master_agent:rp_valid
	wire  [94:0] cpu1_data_master_limiter_rsp_src_data;                                      // CPU1_data_master_limiter:rsp_src_data -> CPU1_data_master_agent:rp_data
	wire         cpu1_data_master_limiter_rsp_src_ready;                                     // CPU1_data_master_agent:rp_ready -> CPU1_data_master_limiter:rsp_src_ready
	wire   [7:0] cpu1_data_master_limiter_rsp_src_channel;                                   // CPU1_data_master_limiter:rsp_src_channel -> CPU1_data_master_agent:rp_channel
	wire         cpu1_data_master_limiter_rsp_src_startofpacket;                             // CPU1_data_master_limiter:rsp_src_startofpacket -> CPU1_data_master_agent:rp_startofpacket
	wire         cpu1_data_master_limiter_rsp_src_endofpacket;                               // CPU1_data_master_limiter:rsp_src_endofpacket -> CPU1_data_master_agent:rp_endofpacket
	wire         router_003_src_valid;                                                       // router_003:src_valid -> CPU2_data_master_limiter:cmd_sink_valid
	wire  [94:0] router_003_src_data;                                                        // router_003:src_data -> CPU2_data_master_limiter:cmd_sink_data
	wire         router_003_src_ready;                                                       // CPU2_data_master_limiter:cmd_sink_ready -> router_003:src_ready
	wire   [7:0] router_003_src_channel;                                                     // router_003:src_channel -> CPU2_data_master_limiter:cmd_sink_channel
	wire         router_003_src_startofpacket;                                               // router_003:src_startofpacket -> CPU2_data_master_limiter:cmd_sink_startofpacket
	wire         router_003_src_endofpacket;                                                 // router_003:src_endofpacket -> CPU2_data_master_limiter:cmd_sink_endofpacket
	wire  [94:0] cpu2_data_master_limiter_cmd_src_data;                                      // CPU2_data_master_limiter:cmd_src_data -> cmd_demux_003:sink_data
	wire         cpu2_data_master_limiter_cmd_src_ready;                                     // cmd_demux_003:sink_ready -> CPU2_data_master_limiter:cmd_src_ready
	wire   [7:0] cpu2_data_master_limiter_cmd_src_channel;                                   // CPU2_data_master_limiter:cmd_src_channel -> cmd_demux_003:sink_channel
	wire         cpu2_data_master_limiter_cmd_src_startofpacket;                             // CPU2_data_master_limiter:cmd_src_startofpacket -> cmd_demux_003:sink_startofpacket
	wire         cpu2_data_master_limiter_cmd_src_endofpacket;                               // CPU2_data_master_limiter:cmd_src_endofpacket -> cmd_demux_003:sink_endofpacket
	wire         rsp_mux_003_src_valid;                                                      // rsp_mux_003:src_valid -> CPU2_data_master_limiter:rsp_sink_valid
	wire  [94:0] rsp_mux_003_src_data;                                                       // rsp_mux_003:src_data -> CPU2_data_master_limiter:rsp_sink_data
	wire         rsp_mux_003_src_ready;                                                      // CPU2_data_master_limiter:rsp_sink_ready -> rsp_mux_003:src_ready
	wire   [7:0] rsp_mux_003_src_channel;                                                    // rsp_mux_003:src_channel -> CPU2_data_master_limiter:rsp_sink_channel
	wire         rsp_mux_003_src_startofpacket;                                              // rsp_mux_003:src_startofpacket -> CPU2_data_master_limiter:rsp_sink_startofpacket
	wire         rsp_mux_003_src_endofpacket;                                                // rsp_mux_003:src_endofpacket -> CPU2_data_master_limiter:rsp_sink_endofpacket
	wire         cpu2_data_master_limiter_rsp_src_valid;                                     // CPU2_data_master_limiter:rsp_src_valid -> CPU2_data_master_agent:rp_valid
	wire  [94:0] cpu2_data_master_limiter_rsp_src_data;                                      // CPU2_data_master_limiter:rsp_src_data -> CPU2_data_master_agent:rp_data
	wire         cpu2_data_master_limiter_rsp_src_ready;                                     // CPU2_data_master_agent:rp_ready -> CPU2_data_master_limiter:rsp_src_ready
	wire   [7:0] cpu2_data_master_limiter_rsp_src_channel;                                   // CPU2_data_master_limiter:rsp_src_channel -> CPU2_data_master_agent:rp_channel
	wire         cpu2_data_master_limiter_rsp_src_startofpacket;                             // CPU2_data_master_limiter:rsp_src_startofpacket -> CPU2_data_master_agent:rp_startofpacket
	wire         cpu2_data_master_limiter_rsp_src_endofpacket;                               // CPU2_data_master_limiter:rsp_src_endofpacket -> CPU2_data_master_agent:rp_endofpacket
	wire         router_004_src_valid;                                                       // router_004:src_valid -> CPU3_data_master_limiter:cmd_sink_valid
	wire  [94:0] router_004_src_data;                                                        // router_004:src_data -> CPU3_data_master_limiter:cmd_sink_data
	wire         router_004_src_ready;                                                       // CPU3_data_master_limiter:cmd_sink_ready -> router_004:src_ready
	wire   [7:0] router_004_src_channel;                                                     // router_004:src_channel -> CPU3_data_master_limiter:cmd_sink_channel
	wire         router_004_src_startofpacket;                                               // router_004:src_startofpacket -> CPU3_data_master_limiter:cmd_sink_startofpacket
	wire         router_004_src_endofpacket;                                                 // router_004:src_endofpacket -> CPU3_data_master_limiter:cmd_sink_endofpacket
	wire  [94:0] cpu3_data_master_limiter_cmd_src_data;                                      // CPU3_data_master_limiter:cmd_src_data -> cmd_demux_004:sink_data
	wire         cpu3_data_master_limiter_cmd_src_ready;                                     // cmd_demux_004:sink_ready -> CPU3_data_master_limiter:cmd_src_ready
	wire   [7:0] cpu3_data_master_limiter_cmd_src_channel;                                   // CPU3_data_master_limiter:cmd_src_channel -> cmd_demux_004:sink_channel
	wire         cpu3_data_master_limiter_cmd_src_startofpacket;                             // CPU3_data_master_limiter:cmd_src_startofpacket -> cmd_demux_004:sink_startofpacket
	wire         cpu3_data_master_limiter_cmd_src_endofpacket;                               // CPU3_data_master_limiter:cmd_src_endofpacket -> cmd_demux_004:sink_endofpacket
	wire         rsp_mux_004_src_valid;                                                      // rsp_mux_004:src_valid -> CPU3_data_master_limiter:rsp_sink_valid
	wire  [94:0] rsp_mux_004_src_data;                                                       // rsp_mux_004:src_data -> CPU3_data_master_limiter:rsp_sink_data
	wire         rsp_mux_004_src_ready;                                                      // CPU3_data_master_limiter:rsp_sink_ready -> rsp_mux_004:src_ready
	wire   [7:0] rsp_mux_004_src_channel;                                                    // rsp_mux_004:src_channel -> CPU3_data_master_limiter:rsp_sink_channel
	wire         rsp_mux_004_src_startofpacket;                                              // rsp_mux_004:src_startofpacket -> CPU3_data_master_limiter:rsp_sink_startofpacket
	wire         rsp_mux_004_src_endofpacket;                                                // rsp_mux_004:src_endofpacket -> CPU3_data_master_limiter:rsp_sink_endofpacket
	wire         cpu3_data_master_limiter_rsp_src_valid;                                     // CPU3_data_master_limiter:rsp_src_valid -> CPU3_data_master_agent:rp_valid
	wire  [94:0] cpu3_data_master_limiter_rsp_src_data;                                      // CPU3_data_master_limiter:rsp_src_data -> CPU3_data_master_agent:rp_data
	wire         cpu3_data_master_limiter_rsp_src_ready;                                     // CPU3_data_master_agent:rp_ready -> CPU3_data_master_limiter:rsp_src_ready
	wire   [7:0] cpu3_data_master_limiter_rsp_src_channel;                                   // CPU3_data_master_limiter:rsp_src_channel -> CPU3_data_master_agent:rp_channel
	wire         cpu3_data_master_limiter_rsp_src_startofpacket;                             // CPU3_data_master_limiter:rsp_src_startofpacket -> CPU3_data_master_agent:rp_startofpacket
	wire         cpu3_data_master_limiter_rsp_src_endofpacket;                               // CPU3_data_master_limiter:rsp_src_endofpacket -> CPU3_data_master_agent:rp_endofpacket
	wire         router_005_src_valid;                                                       // router_005:src_valid -> CPU1_instruction_master_limiter:cmd_sink_valid
	wire  [94:0] router_005_src_data;                                                        // router_005:src_data -> CPU1_instruction_master_limiter:cmd_sink_data
	wire         router_005_src_ready;                                                       // CPU1_instruction_master_limiter:cmd_sink_ready -> router_005:src_ready
	wire   [7:0] router_005_src_channel;                                                     // router_005:src_channel -> CPU1_instruction_master_limiter:cmd_sink_channel
	wire         router_005_src_startofpacket;                                               // router_005:src_startofpacket -> CPU1_instruction_master_limiter:cmd_sink_startofpacket
	wire         router_005_src_endofpacket;                                                 // router_005:src_endofpacket -> CPU1_instruction_master_limiter:cmd_sink_endofpacket
	wire  [94:0] cpu1_instruction_master_limiter_cmd_src_data;                               // CPU1_instruction_master_limiter:cmd_src_data -> cmd_demux_005:sink_data
	wire         cpu1_instruction_master_limiter_cmd_src_ready;                              // cmd_demux_005:sink_ready -> CPU1_instruction_master_limiter:cmd_src_ready
	wire   [7:0] cpu1_instruction_master_limiter_cmd_src_channel;                            // CPU1_instruction_master_limiter:cmd_src_channel -> cmd_demux_005:sink_channel
	wire         cpu1_instruction_master_limiter_cmd_src_startofpacket;                      // CPU1_instruction_master_limiter:cmd_src_startofpacket -> cmd_demux_005:sink_startofpacket
	wire         cpu1_instruction_master_limiter_cmd_src_endofpacket;                        // CPU1_instruction_master_limiter:cmd_src_endofpacket -> cmd_demux_005:sink_endofpacket
	wire         rsp_mux_005_src_valid;                                                      // rsp_mux_005:src_valid -> CPU1_instruction_master_limiter:rsp_sink_valid
	wire  [94:0] rsp_mux_005_src_data;                                                       // rsp_mux_005:src_data -> CPU1_instruction_master_limiter:rsp_sink_data
	wire         rsp_mux_005_src_ready;                                                      // CPU1_instruction_master_limiter:rsp_sink_ready -> rsp_mux_005:src_ready
	wire   [7:0] rsp_mux_005_src_channel;                                                    // rsp_mux_005:src_channel -> CPU1_instruction_master_limiter:rsp_sink_channel
	wire         rsp_mux_005_src_startofpacket;                                              // rsp_mux_005:src_startofpacket -> CPU1_instruction_master_limiter:rsp_sink_startofpacket
	wire         rsp_mux_005_src_endofpacket;                                                // rsp_mux_005:src_endofpacket -> CPU1_instruction_master_limiter:rsp_sink_endofpacket
	wire         cpu1_instruction_master_limiter_rsp_src_valid;                              // CPU1_instruction_master_limiter:rsp_src_valid -> CPU1_instruction_master_agent:rp_valid
	wire  [94:0] cpu1_instruction_master_limiter_rsp_src_data;                               // CPU1_instruction_master_limiter:rsp_src_data -> CPU1_instruction_master_agent:rp_data
	wire         cpu1_instruction_master_limiter_rsp_src_ready;                              // CPU1_instruction_master_agent:rp_ready -> CPU1_instruction_master_limiter:rsp_src_ready
	wire   [7:0] cpu1_instruction_master_limiter_rsp_src_channel;                            // CPU1_instruction_master_limiter:rsp_src_channel -> CPU1_instruction_master_agent:rp_channel
	wire         cpu1_instruction_master_limiter_rsp_src_startofpacket;                      // CPU1_instruction_master_limiter:rsp_src_startofpacket -> CPU1_instruction_master_agent:rp_startofpacket
	wire         cpu1_instruction_master_limiter_rsp_src_endofpacket;                        // CPU1_instruction_master_limiter:rsp_src_endofpacket -> CPU1_instruction_master_agent:rp_endofpacket
	wire         router_006_src_valid;                                                       // router_006:src_valid -> CPU2_instruction_master_limiter:cmd_sink_valid
	wire  [94:0] router_006_src_data;                                                        // router_006:src_data -> CPU2_instruction_master_limiter:cmd_sink_data
	wire         router_006_src_ready;                                                       // CPU2_instruction_master_limiter:cmd_sink_ready -> router_006:src_ready
	wire   [7:0] router_006_src_channel;                                                     // router_006:src_channel -> CPU2_instruction_master_limiter:cmd_sink_channel
	wire         router_006_src_startofpacket;                                               // router_006:src_startofpacket -> CPU2_instruction_master_limiter:cmd_sink_startofpacket
	wire         router_006_src_endofpacket;                                                 // router_006:src_endofpacket -> CPU2_instruction_master_limiter:cmd_sink_endofpacket
	wire  [94:0] cpu2_instruction_master_limiter_cmd_src_data;                               // CPU2_instruction_master_limiter:cmd_src_data -> cmd_demux_006:sink_data
	wire         cpu2_instruction_master_limiter_cmd_src_ready;                              // cmd_demux_006:sink_ready -> CPU2_instruction_master_limiter:cmd_src_ready
	wire   [7:0] cpu2_instruction_master_limiter_cmd_src_channel;                            // CPU2_instruction_master_limiter:cmd_src_channel -> cmd_demux_006:sink_channel
	wire         cpu2_instruction_master_limiter_cmd_src_startofpacket;                      // CPU2_instruction_master_limiter:cmd_src_startofpacket -> cmd_demux_006:sink_startofpacket
	wire         cpu2_instruction_master_limiter_cmd_src_endofpacket;                        // CPU2_instruction_master_limiter:cmd_src_endofpacket -> cmd_demux_006:sink_endofpacket
	wire         rsp_mux_006_src_valid;                                                      // rsp_mux_006:src_valid -> CPU2_instruction_master_limiter:rsp_sink_valid
	wire  [94:0] rsp_mux_006_src_data;                                                       // rsp_mux_006:src_data -> CPU2_instruction_master_limiter:rsp_sink_data
	wire         rsp_mux_006_src_ready;                                                      // CPU2_instruction_master_limiter:rsp_sink_ready -> rsp_mux_006:src_ready
	wire   [7:0] rsp_mux_006_src_channel;                                                    // rsp_mux_006:src_channel -> CPU2_instruction_master_limiter:rsp_sink_channel
	wire         rsp_mux_006_src_startofpacket;                                              // rsp_mux_006:src_startofpacket -> CPU2_instruction_master_limiter:rsp_sink_startofpacket
	wire         rsp_mux_006_src_endofpacket;                                                // rsp_mux_006:src_endofpacket -> CPU2_instruction_master_limiter:rsp_sink_endofpacket
	wire         cpu2_instruction_master_limiter_rsp_src_valid;                              // CPU2_instruction_master_limiter:rsp_src_valid -> CPU2_instruction_master_agent:rp_valid
	wire  [94:0] cpu2_instruction_master_limiter_rsp_src_data;                               // CPU2_instruction_master_limiter:rsp_src_data -> CPU2_instruction_master_agent:rp_data
	wire         cpu2_instruction_master_limiter_rsp_src_ready;                              // CPU2_instruction_master_agent:rp_ready -> CPU2_instruction_master_limiter:rsp_src_ready
	wire   [7:0] cpu2_instruction_master_limiter_rsp_src_channel;                            // CPU2_instruction_master_limiter:rsp_src_channel -> CPU2_instruction_master_agent:rp_channel
	wire         cpu2_instruction_master_limiter_rsp_src_startofpacket;                      // CPU2_instruction_master_limiter:rsp_src_startofpacket -> CPU2_instruction_master_agent:rp_startofpacket
	wire         cpu2_instruction_master_limiter_rsp_src_endofpacket;                        // CPU2_instruction_master_limiter:rsp_src_endofpacket -> CPU2_instruction_master_agent:rp_endofpacket
	wire         router_007_src_valid;                                                       // router_007:src_valid -> CPU3_instruction_master_limiter:cmd_sink_valid
	wire  [94:0] router_007_src_data;                                                        // router_007:src_data -> CPU3_instruction_master_limiter:cmd_sink_data
	wire         router_007_src_ready;                                                       // CPU3_instruction_master_limiter:cmd_sink_ready -> router_007:src_ready
	wire   [7:0] router_007_src_channel;                                                     // router_007:src_channel -> CPU3_instruction_master_limiter:cmd_sink_channel
	wire         router_007_src_startofpacket;                                               // router_007:src_startofpacket -> CPU3_instruction_master_limiter:cmd_sink_startofpacket
	wire         router_007_src_endofpacket;                                                 // router_007:src_endofpacket -> CPU3_instruction_master_limiter:cmd_sink_endofpacket
	wire  [94:0] cpu3_instruction_master_limiter_cmd_src_data;                               // CPU3_instruction_master_limiter:cmd_src_data -> cmd_demux_007:sink_data
	wire         cpu3_instruction_master_limiter_cmd_src_ready;                              // cmd_demux_007:sink_ready -> CPU3_instruction_master_limiter:cmd_src_ready
	wire   [7:0] cpu3_instruction_master_limiter_cmd_src_channel;                            // CPU3_instruction_master_limiter:cmd_src_channel -> cmd_demux_007:sink_channel
	wire         cpu3_instruction_master_limiter_cmd_src_startofpacket;                      // CPU3_instruction_master_limiter:cmd_src_startofpacket -> cmd_demux_007:sink_startofpacket
	wire         cpu3_instruction_master_limiter_cmd_src_endofpacket;                        // CPU3_instruction_master_limiter:cmd_src_endofpacket -> cmd_demux_007:sink_endofpacket
	wire         rsp_mux_007_src_valid;                                                      // rsp_mux_007:src_valid -> CPU3_instruction_master_limiter:rsp_sink_valid
	wire  [94:0] rsp_mux_007_src_data;                                                       // rsp_mux_007:src_data -> CPU3_instruction_master_limiter:rsp_sink_data
	wire         rsp_mux_007_src_ready;                                                      // CPU3_instruction_master_limiter:rsp_sink_ready -> rsp_mux_007:src_ready
	wire   [7:0] rsp_mux_007_src_channel;                                                    // rsp_mux_007:src_channel -> CPU3_instruction_master_limiter:rsp_sink_channel
	wire         rsp_mux_007_src_startofpacket;                                              // rsp_mux_007:src_startofpacket -> CPU3_instruction_master_limiter:rsp_sink_startofpacket
	wire         rsp_mux_007_src_endofpacket;                                                // rsp_mux_007:src_endofpacket -> CPU3_instruction_master_limiter:rsp_sink_endofpacket
	wire         cpu3_instruction_master_limiter_rsp_src_valid;                              // CPU3_instruction_master_limiter:rsp_src_valid -> CPU3_instruction_master_agent:rp_valid
	wire  [94:0] cpu3_instruction_master_limiter_rsp_src_data;                               // CPU3_instruction_master_limiter:rsp_src_data -> CPU3_instruction_master_agent:rp_data
	wire         cpu3_instruction_master_limiter_rsp_src_ready;                              // CPU3_instruction_master_agent:rp_ready -> CPU3_instruction_master_limiter:rsp_src_ready
	wire   [7:0] cpu3_instruction_master_limiter_rsp_src_channel;                            // CPU3_instruction_master_limiter:rsp_src_channel -> CPU3_instruction_master_agent:rp_channel
	wire         cpu3_instruction_master_limiter_rsp_src_startofpacket;                      // CPU3_instruction_master_limiter:rsp_src_startofpacket -> CPU3_instruction_master_agent:rp_startofpacket
	wire         cpu3_instruction_master_limiter_rsp_src_endofpacket;                        // CPU3_instruction_master_limiter:rsp_src_endofpacket -> CPU3_instruction_master_agent:rp_endofpacket
	wire         cmd_demux_src0_valid;                                                       // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [94:0] cmd_demux_src0_data;                                                        // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire         cmd_demux_src0_ready;                                                       // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire   [7:0] cmd_demux_src0_channel;                                                     // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire         cmd_demux_src0_startofpacket;                                               // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire         cmd_demux_src0_endofpacket;                                                 // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire         cmd_demux_src1_valid;                                                       // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [94:0] cmd_demux_src1_data;                                                        // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire         cmd_demux_src1_ready;                                                       // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire   [7:0] cmd_demux_src1_channel;                                                     // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire         cmd_demux_src1_startofpacket;                                               // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire         cmd_demux_src1_endofpacket;                                                 // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire         cmd_demux_001_src0_valid;                                                   // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [94:0] cmd_demux_001_src0_data;                                                    // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire         cmd_demux_001_src0_ready;                                                   // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire   [7:0] cmd_demux_001_src0_channel;                                                 // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire         cmd_demux_001_src0_startofpacket;                                           // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire         cmd_demux_001_src0_endofpacket;                                             // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire         cmd_demux_001_src1_valid;                                                   // cmd_demux_001:src1_valid -> cmd_mux_001:sink1_valid
	wire  [94:0] cmd_demux_001_src1_data;                                                    // cmd_demux_001:src1_data -> cmd_mux_001:sink1_data
	wire         cmd_demux_001_src1_ready;                                                   // cmd_mux_001:sink1_ready -> cmd_demux_001:src1_ready
	wire   [7:0] cmd_demux_001_src1_channel;                                                 // cmd_demux_001:src1_channel -> cmd_mux_001:sink1_channel
	wire         cmd_demux_001_src1_startofpacket;                                           // cmd_demux_001:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire         cmd_demux_001_src1_endofpacket;                                             // cmd_demux_001:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire         cmd_demux_002_src0_valid;                                                   // cmd_demux_002:src0_valid -> cmd_mux_001:sink2_valid
	wire  [94:0] cmd_demux_002_src0_data;                                                    // cmd_demux_002:src0_data -> cmd_mux_001:sink2_data
	wire         cmd_demux_002_src0_ready;                                                   // cmd_mux_001:sink2_ready -> cmd_demux_002:src0_ready
	wire   [7:0] cmd_demux_002_src0_channel;                                                 // cmd_demux_002:src0_channel -> cmd_mux_001:sink2_channel
	wire         cmd_demux_002_src0_startofpacket;                                           // cmd_demux_002:src0_startofpacket -> cmd_mux_001:sink2_startofpacket
	wire         cmd_demux_002_src0_endofpacket;                                             // cmd_demux_002:src0_endofpacket -> cmd_mux_001:sink2_endofpacket
	wire         cmd_demux_002_src1_valid;                                                   // cmd_demux_002:src1_valid -> cmd_mux_004:sink0_valid
	wire  [94:0] cmd_demux_002_src1_data;                                                    // cmd_demux_002:src1_data -> cmd_mux_004:sink0_data
	wire         cmd_demux_002_src1_ready;                                                   // cmd_mux_004:sink0_ready -> cmd_demux_002:src1_ready
	wire   [7:0] cmd_demux_002_src1_channel;                                                 // cmd_demux_002:src1_channel -> cmd_mux_004:sink0_channel
	wire         cmd_demux_002_src1_startofpacket;                                           // cmd_demux_002:src1_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire         cmd_demux_002_src1_endofpacket;                                             // cmd_demux_002:src1_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire         cmd_demux_003_src0_valid;                                                   // cmd_demux_003:src0_valid -> cmd_mux_001:sink3_valid
	wire  [94:0] cmd_demux_003_src0_data;                                                    // cmd_demux_003:src0_data -> cmd_mux_001:sink3_data
	wire         cmd_demux_003_src0_ready;                                                   // cmd_mux_001:sink3_ready -> cmd_demux_003:src0_ready
	wire   [7:0] cmd_demux_003_src0_channel;                                                 // cmd_demux_003:src0_channel -> cmd_mux_001:sink3_channel
	wire         cmd_demux_003_src0_startofpacket;                                           // cmd_demux_003:src0_startofpacket -> cmd_mux_001:sink3_startofpacket
	wire         cmd_demux_003_src0_endofpacket;                                             // cmd_demux_003:src0_endofpacket -> cmd_mux_001:sink3_endofpacket
	wire         cmd_demux_003_src1_valid;                                                   // cmd_demux_003:src1_valid -> cmd_mux_003:sink0_valid
	wire  [94:0] cmd_demux_003_src1_data;                                                    // cmd_demux_003:src1_data -> cmd_mux_003:sink0_data
	wire         cmd_demux_003_src1_ready;                                                   // cmd_mux_003:sink0_ready -> cmd_demux_003:src1_ready
	wire   [7:0] cmd_demux_003_src1_channel;                                                 // cmd_demux_003:src1_channel -> cmd_mux_003:sink0_channel
	wire         cmd_demux_003_src1_startofpacket;                                           // cmd_demux_003:src1_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire         cmd_demux_003_src1_endofpacket;                                             // cmd_demux_003:src1_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire         cmd_demux_004_src0_valid;                                                   // cmd_demux_004:src0_valid -> cmd_mux_001:sink4_valid
	wire  [94:0] cmd_demux_004_src0_data;                                                    // cmd_demux_004:src0_data -> cmd_mux_001:sink4_data
	wire         cmd_demux_004_src0_ready;                                                   // cmd_mux_001:sink4_ready -> cmd_demux_004:src0_ready
	wire   [7:0] cmd_demux_004_src0_channel;                                                 // cmd_demux_004:src0_channel -> cmd_mux_001:sink4_channel
	wire         cmd_demux_004_src0_startofpacket;                                           // cmd_demux_004:src0_startofpacket -> cmd_mux_001:sink4_startofpacket
	wire         cmd_demux_004_src0_endofpacket;                                             // cmd_demux_004:src0_endofpacket -> cmd_mux_001:sink4_endofpacket
	wire         cmd_demux_004_src1_valid;                                                   // cmd_demux_004:src1_valid -> cmd_mux_002:sink0_valid
	wire  [94:0] cmd_demux_004_src1_data;                                                    // cmd_demux_004:src1_data -> cmd_mux_002:sink0_data
	wire         cmd_demux_004_src1_ready;                                                   // cmd_mux_002:sink0_ready -> cmd_demux_004:src1_ready
	wire   [7:0] cmd_demux_004_src1_channel;                                                 // cmd_demux_004:src1_channel -> cmd_mux_002:sink0_channel
	wire         cmd_demux_004_src1_startofpacket;                                           // cmd_demux_004:src1_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire         cmd_demux_004_src1_endofpacket;                                             // cmd_demux_004:src1_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire         cmd_demux_005_src0_valid;                                                   // cmd_demux_005:src0_valid -> cmd_mux_001:sink5_valid
	wire  [94:0] cmd_demux_005_src0_data;                                                    // cmd_demux_005:src0_data -> cmd_mux_001:sink5_data
	wire         cmd_demux_005_src0_ready;                                                   // cmd_mux_001:sink5_ready -> cmd_demux_005:src0_ready
	wire   [7:0] cmd_demux_005_src0_channel;                                                 // cmd_demux_005:src0_channel -> cmd_mux_001:sink5_channel
	wire         cmd_demux_005_src0_startofpacket;                                           // cmd_demux_005:src0_startofpacket -> cmd_mux_001:sink5_startofpacket
	wire         cmd_demux_005_src0_endofpacket;                                             // cmd_demux_005:src0_endofpacket -> cmd_mux_001:sink5_endofpacket
	wire         cmd_demux_005_src1_valid;                                                   // cmd_demux_005:src1_valid -> cmd_mux_004:sink1_valid
	wire  [94:0] cmd_demux_005_src1_data;                                                    // cmd_demux_005:src1_data -> cmd_mux_004:sink1_data
	wire         cmd_demux_005_src1_ready;                                                   // cmd_mux_004:sink1_ready -> cmd_demux_005:src1_ready
	wire   [7:0] cmd_demux_005_src1_channel;                                                 // cmd_demux_005:src1_channel -> cmd_mux_004:sink1_channel
	wire         cmd_demux_005_src1_startofpacket;                                           // cmd_demux_005:src1_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire         cmd_demux_005_src1_endofpacket;                                             // cmd_demux_005:src1_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire         cmd_demux_006_src0_valid;                                                   // cmd_demux_006:src0_valid -> cmd_mux_001:sink6_valid
	wire  [94:0] cmd_demux_006_src0_data;                                                    // cmd_demux_006:src0_data -> cmd_mux_001:sink6_data
	wire         cmd_demux_006_src0_ready;                                                   // cmd_mux_001:sink6_ready -> cmd_demux_006:src0_ready
	wire   [7:0] cmd_demux_006_src0_channel;                                                 // cmd_demux_006:src0_channel -> cmd_mux_001:sink6_channel
	wire         cmd_demux_006_src0_startofpacket;                                           // cmd_demux_006:src0_startofpacket -> cmd_mux_001:sink6_startofpacket
	wire         cmd_demux_006_src0_endofpacket;                                             // cmd_demux_006:src0_endofpacket -> cmd_mux_001:sink6_endofpacket
	wire         cmd_demux_006_src1_valid;                                                   // cmd_demux_006:src1_valid -> cmd_mux_003:sink1_valid
	wire  [94:0] cmd_demux_006_src1_data;                                                    // cmd_demux_006:src1_data -> cmd_mux_003:sink1_data
	wire         cmd_demux_006_src1_ready;                                                   // cmd_mux_003:sink1_ready -> cmd_demux_006:src1_ready
	wire   [7:0] cmd_demux_006_src1_channel;                                                 // cmd_demux_006:src1_channel -> cmd_mux_003:sink1_channel
	wire         cmd_demux_006_src1_startofpacket;                                           // cmd_demux_006:src1_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire         cmd_demux_006_src1_endofpacket;                                             // cmd_demux_006:src1_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire         cmd_demux_007_src0_valid;                                                   // cmd_demux_007:src0_valid -> cmd_mux_001:sink7_valid
	wire  [94:0] cmd_demux_007_src0_data;                                                    // cmd_demux_007:src0_data -> cmd_mux_001:sink7_data
	wire         cmd_demux_007_src0_ready;                                                   // cmd_mux_001:sink7_ready -> cmd_demux_007:src0_ready
	wire   [7:0] cmd_demux_007_src0_channel;                                                 // cmd_demux_007:src0_channel -> cmd_mux_001:sink7_channel
	wire         cmd_demux_007_src0_startofpacket;                                           // cmd_demux_007:src0_startofpacket -> cmd_mux_001:sink7_startofpacket
	wire         cmd_demux_007_src0_endofpacket;                                             // cmd_demux_007:src0_endofpacket -> cmd_mux_001:sink7_endofpacket
	wire         cmd_demux_007_src1_valid;                                                   // cmd_demux_007:src1_valid -> cmd_mux_002:sink1_valid
	wire  [94:0] cmd_demux_007_src1_data;                                                    // cmd_demux_007:src1_data -> cmd_mux_002:sink1_data
	wire         cmd_demux_007_src1_ready;                                                   // cmd_mux_002:sink1_ready -> cmd_demux_007:src1_ready
	wire   [7:0] cmd_demux_007_src1_channel;                                                 // cmd_demux_007:src1_channel -> cmd_mux_002:sink1_channel
	wire         cmd_demux_007_src1_startofpacket;                                           // cmd_demux_007:src1_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire         cmd_demux_007_src1_endofpacket;                                             // cmd_demux_007:src1_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire         rsp_demux_src0_valid;                                                       // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [94:0] rsp_demux_src0_data;                                                        // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire         rsp_demux_src0_ready;                                                       // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire   [7:0] rsp_demux_src0_channel;                                                     // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire         rsp_demux_src0_startofpacket;                                               // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire         rsp_demux_src0_endofpacket;                                                 // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire         rsp_demux_src1_valid;                                                       // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [94:0] rsp_demux_src1_data;                                                        // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire         rsp_demux_src1_ready;                                                       // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire   [7:0] rsp_demux_src1_channel;                                                     // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire         rsp_demux_src1_startofpacket;                                               // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire         rsp_demux_src1_endofpacket;                                                 // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire         rsp_demux_001_src0_valid;                                                   // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [94:0] rsp_demux_001_src0_data;                                                    // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire         rsp_demux_001_src0_ready;                                                   // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire   [7:0] rsp_demux_001_src0_channel;                                                 // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire         rsp_demux_001_src0_startofpacket;                                           // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire         rsp_demux_001_src0_endofpacket;                                             // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire         rsp_demux_001_src1_valid;                                                   // rsp_demux_001:src1_valid -> rsp_mux_001:sink1_valid
	wire  [94:0] rsp_demux_001_src1_data;                                                    // rsp_demux_001:src1_data -> rsp_mux_001:sink1_data
	wire         rsp_demux_001_src1_ready;                                                   // rsp_mux_001:sink1_ready -> rsp_demux_001:src1_ready
	wire   [7:0] rsp_demux_001_src1_channel;                                                 // rsp_demux_001:src1_channel -> rsp_mux_001:sink1_channel
	wire         rsp_demux_001_src1_startofpacket;                                           // rsp_demux_001:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire         rsp_demux_001_src1_endofpacket;                                             // rsp_demux_001:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire         rsp_demux_001_src2_valid;                                                   // rsp_demux_001:src2_valid -> rsp_mux_002:sink0_valid
	wire  [94:0] rsp_demux_001_src2_data;                                                    // rsp_demux_001:src2_data -> rsp_mux_002:sink0_data
	wire         rsp_demux_001_src2_ready;                                                   // rsp_mux_002:sink0_ready -> rsp_demux_001:src2_ready
	wire   [7:0] rsp_demux_001_src2_channel;                                                 // rsp_demux_001:src2_channel -> rsp_mux_002:sink0_channel
	wire         rsp_demux_001_src2_startofpacket;                                           // rsp_demux_001:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire         rsp_demux_001_src2_endofpacket;                                             // rsp_demux_001:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire         rsp_demux_001_src3_valid;                                                   // rsp_demux_001:src3_valid -> rsp_mux_003:sink0_valid
	wire  [94:0] rsp_demux_001_src3_data;                                                    // rsp_demux_001:src3_data -> rsp_mux_003:sink0_data
	wire         rsp_demux_001_src3_ready;                                                   // rsp_mux_003:sink0_ready -> rsp_demux_001:src3_ready
	wire   [7:0] rsp_demux_001_src3_channel;                                                 // rsp_demux_001:src3_channel -> rsp_mux_003:sink0_channel
	wire         rsp_demux_001_src3_startofpacket;                                           // rsp_demux_001:src3_startofpacket -> rsp_mux_003:sink0_startofpacket
	wire         rsp_demux_001_src3_endofpacket;                                             // rsp_demux_001:src3_endofpacket -> rsp_mux_003:sink0_endofpacket
	wire         rsp_demux_001_src4_valid;                                                   // rsp_demux_001:src4_valid -> rsp_mux_004:sink0_valid
	wire  [94:0] rsp_demux_001_src4_data;                                                    // rsp_demux_001:src4_data -> rsp_mux_004:sink0_data
	wire         rsp_demux_001_src4_ready;                                                   // rsp_mux_004:sink0_ready -> rsp_demux_001:src4_ready
	wire   [7:0] rsp_demux_001_src4_channel;                                                 // rsp_demux_001:src4_channel -> rsp_mux_004:sink0_channel
	wire         rsp_demux_001_src4_startofpacket;                                           // rsp_demux_001:src4_startofpacket -> rsp_mux_004:sink0_startofpacket
	wire         rsp_demux_001_src4_endofpacket;                                             // rsp_demux_001:src4_endofpacket -> rsp_mux_004:sink0_endofpacket
	wire         rsp_demux_001_src5_valid;                                                   // rsp_demux_001:src5_valid -> rsp_mux_005:sink0_valid
	wire  [94:0] rsp_demux_001_src5_data;                                                    // rsp_demux_001:src5_data -> rsp_mux_005:sink0_data
	wire         rsp_demux_001_src5_ready;                                                   // rsp_mux_005:sink0_ready -> rsp_demux_001:src5_ready
	wire   [7:0] rsp_demux_001_src5_channel;                                                 // rsp_demux_001:src5_channel -> rsp_mux_005:sink0_channel
	wire         rsp_demux_001_src5_startofpacket;                                           // rsp_demux_001:src5_startofpacket -> rsp_mux_005:sink0_startofpacket
	wire         rsp_demux_001_src5_endofpacket;                                             // rsp_demux_001:src5_endofpacket -> rsp_mux_005:sink0_endofpacket
	wire         rsp_demux_001_src6_valid;                                                   // rsp_demux_001:src6_valid -> rsp_mux_006:sink0_valid
	wire  [94:0] rsp_demux_001_src6_data;                                                    // rsp_demux_001:src6_data -> rsp_mux_006:sink0_data
	wire         rsp_demux_001_src6_ready;                                                   // rsp_mux_006:sink0_ready -> rsp_demux_001:src6_ready
	wire   [7:0] rsp_demux_001_src6_channel;                                                 // rsp_demux_001:src6_channel -> rsp_mux_006:sink0_channel
	wire         rsp_demux_001_src6_startofpacket;                                           // rsp_demux_001:src6_startofpacket -> rsp_mux_006:sink0_startofpacket
	wire         rsp_demux_001_src6_endofpacket;                                             // rsp_demux_001:src6_endofpacket -> rsp_mux_006:sink0_endofpacket
	wire         rsp_demux_001_src7_valid;                                                   // rsp_demux_001:src7_valid -> rsp_mux_007:sink0_valid
	wire  [94:0] rsp_demux_001_src7_data;                                                    // rsp_demux_001:src7_data -> rsp_mux_007:sink0_data
	wire         rsp_demux_001_src7_ready;                                                   // rsp_mux_007:sink0_ready -> rsp_demux_001:src7_ready
	wire   [7:0] rsp_demux_001_src7_channel;                                                 // rsp_demux_001:src7_channel -> rsp_mux_007:sink0_channel
	wire         rsp_demux_001_src7_startofpacket;                                           // rsp_demux_001:src7_startofpacket -> rsp_mux_007:sink0_startofpacket
	wire         rsp_demux_001_src7_endofpacket;                                             // rsp_demux_001:src7_endofpacket -> rsp_mux_007:sink0_endofpacket
	wire         rsp_demux_002_src0_valid;                                                   // rsp_demux_002:src0_valid -> rsp_mux_004:sink1_valid
	wire  [94:0] rsp_demux_002_src0_data;                                                    // rsp_demux_002:src0_data -> rsp_mux_004:sink1_data
	wire         rsp_demux_002_src0_ready;                                                   // rsp_mux_004:sink1_ready -> rsp_demux_002:src0_ready
	wire   [7:0] rsp_demux_002_src0_channel;                                                 // rsp_demux_002:src0_channel -> rsp_mux_004:sink1_channel
	wire         rsp_demux_002_src0_startofpacket;                                           // rsp_demux_002:src0_startofpacket -> rsp_mux_004:sink1_startofpacket
	wire         rsp_demux_002_src0_endofpacket;                                             // rsp_demux_002:src0_endofpacket -> rsp_mux_004:sink1_endofpacket
	wire         rsp_demux_002_src1_valid;                                                   // rsp_demux_002:src1_valid -> rsp_mux_007:sink1_valid
	wire  [94:0] rsp_demux_002_src1_data;                                                    // rsp_demux_002:src1_data -> rsp_mux_007:sink1_data
	wire         rsp_demux_002_src1_ready;                                                   // rsp_mux_007:sink1_ready -> rsp_demux_002:src1_ready
	wire   [7:0] rsp_demux_002_src1_channel;                                                 // rsp_demux_002:src1_channel -> rsp_mux_007:sink1_channel
	wire         rsp_demux_002_src1_startofpacket;                                           // rsp_demux_002:src1_startofpacket -> rsp_mux_007:sink1_startofpacket
	wire         rsp_demux_002_src1_endofpacket;                                             // rsp_demux_002:src1_endofpacket -> rsp_mux_007:sink1_endofpacket
	wire         rsp_demux_003_src0_valid;                                                   // rsp_demux_003:src0_valid -> rsp_mux_003:sink1_valid
	wire  [94:0] rsp_demux_003_src0_data;                                                    // rsp_demux_003:src0_data -> rsp_mux_003:sink1_data
	wire         rsp_demux_003_src0_ready;                                                   // rsp_mux_003:sink1_ready -> rsp_demux_003:src0_ready
	wire   [7:0] rsp_demux_003_src0_channel;                                                 // rsp_demux_003:src0_channel -> rsp_mux_003:sink1_channel
	wire         rsp_demux_003_src0_startofpacket;                                           // rsp_demux_003:src0_startofpacket -> rsp_mux_003:sink1_startofpacket
	wire         rsp_demux_003_src0_endofpacket;                                             // rsp_demux_003:src0_endofpacket -> rsp_mux_003:sink1_endofpacket
	wire         rsp_demux_003_src1_valid;                                                   // rsp_demux_003:src1_valid -> rsp_mux_006:sink1_valid
	wire  [94:0] rsp_demux_003_src1_data;                                                    // rsp_demux_003:src1_data -> rsp_mux_006:sink1_data
	wire         rsp_demux_003_src1_ready;                                                   // rsp_mux_006:sink1_ready -> rsp_demux_003:src1_ready
	wire   [7:0] rsp_demux_003_src1_channel;                                                 // rsp_demux_003:src1_channel -> rsp_mux_006:sink1_channel
	wire         rsp_demux_003_src1_startofpacket;                                           // rsp_demux_003:src1_startofpacket -> rsp_mux_006:sink1_startofpacket
	wire         rsp_demux_003_src1_endofpacket;                                             // rsp_demux_003:src1_endofpacket -> rsp_mux_006:sink1_endofpacket
	wire         rsp_demux_004_src0_valid;                                                   // rsp_demux_004:src0_valid -> rsp_mux_002:sink1_valid
	wire  [94:0] rsp_demux_004_src0_data;                                                    // rsp_demux_004:src0_data -> rsp_mux_002:sink1_data
	wire         rsp_demux_004_src0_ready;                                                   // rsp_mux_002:sink1_ready -> rsp_demux_004:src0_ready
	wire   [7:0] rsp_demux_004_src0_channel;                                                 // rsp_demux_004:src0_channel -> rsp_mux_002:sink1_channel
	wire         rsp_demux_004_src0_startofpacket;                                           // rsp_demux_004:src0_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire         rsp_demux_004_src0_endofpacket;                                             // rsp_demux_004:src0_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire         rsp_demux_004_src1_valid;                                                   // rsp_demux_004:src1_valid -> rsp_mux_005:sink1_valid
	wire  [94:0] rsp_demux_004_src1_data;                                                    // rsp_demux_004:src1_data -> rsp_mux_005:sink1_data
	wire         rsp_demux_004_src1_ready;                                                   // rsp_mux_005:sink1_ready -> rsp_demux_004:src1_ready
	wire   [7:0] rsp_demux_004_src1_channel;                                                 // rsp_demux_004:src1_channel -> rsp_mux_005:sink1_channel
	wire         rsp_demux_004_src1_startofpacket;                                           // rsp_demux_004:src1_startofpacket -> rsp_mux_005:sink1_startofpacket
	wire         rsp_demux_004_src1_endofpacket;                                             // rsp_demux_004:src1_endofpacket -> rsp_mux_005:sink1_endofpacket
	wire   [7:0] cpu0_data_master_limiter_cmd_valid_data;                                    // CPU0_data_master_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire   [7:0] cpu0_instruction_master_limiter_cmd_valid_data;                             // CPU0_instruction_master_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire   [7:0] cpu1_data_master_limiter_cmd_valid_data;                                    // CPU1_data_master_limiter:cmd_src_valid -> cmd_demux_002:sink_valid
	wire   [7:0] cpu2_data_master_limiter_cmd_valid_data;                                    // CPU2_data_master_limiter:cmd_src_valid -> cmd_demux_003:sink_valid
	wire   [7:0] cpu3_data_master_limiter_cmd_valid_data;                                    // CPU3_data_master_limiter:cmd_src_valid -> cmd_demux_004:sink_valid
	wire   [7:0] cpu1_instruction_master_limiter_cmd_valid_data;                             // CPU1_instruction_master_limiter:cmd_src_valid -> cmd_demux_005:sink_valid
	wire   [7:0] cpu2_instruction_master_limiter_cmd_valid_data;                             // CPU2_instruction_master_limiter:cmd_src_valid -> cmd_demux_006:sink_valid
	wire   [7:0] cpu3_instruction_master_limiter_cmd_valid_data;                             // CPU3_instruction_master_limiter:cmd_src_valid -> cmd_demux_007:sink_valid
	wire         cpu0_debug_mem_slave_agent_rdata_fifo_src_valid;                            // CPU0_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire  [33:0] cpu0_debug_mem_slave_agent_rdata_fifo_src_data;                             // CPU0_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire         cpu0_debug_mem_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter:in_0_ready -> CPU0_debug_mem_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_out_0_valid;                                              // avalon_st_adapter:out_0_valid -> CPU0_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_out_0_data;                                               // avalon_st_adapter:out_0_data -> CPU0_debug_mem_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_out_0_ready;                                              // CPU0_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire   [0:0] avalon_st_adapter_out_0_error;                                              // avalon_st_adapter:out_0_error -> CPU0_debug_mem_slave_agent:rdata_fifo_sink_error
	wire         sram_s1_agent_rdata_fifo_src_valid;                                         // SRAM_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire  [33:0] sram_s1_agent_rdata_fifo_src_data;                                          // SRAM_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire         sram_s1_agent_rdata_fifo_src_ready;                                         // avalon_st_adapter_001:in_0_ready -> SRAM_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_001_out_0_valid;                                          // avalon_st_adapter_001:out_0_valid -> SRAM_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_001_out_0_data;                                           // avalon_st_adapter_001:out_0_data -> SRAM_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_001_out_0_ready;                                          // SRAM_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire   [0:0] avalon_st_adapter_001_out_0_error;                                          // avalon_st_adapter_001:out_0_error -> SRAM_s1_agent:rdata_fifo_sink_error
	wire         cpu3_debug_mem_slave_agent_rdata_fifo_src_valid;                            // CPU3_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire  [33:0] cpu3_debug_mem_slave_agent_rdata_fifo_src_data;                             // CPU3_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire         cpu3_debug_mem_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter_002:in_0_ready -> CPU3_debug_mem_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_002_out_0_valid;                                          // avalon_st_adapter_002:out_0_valid -> CPU3_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_002_out_0_data;                                           // avalon_st_adapter_002:out_0_data -> CPU3_debug_mem_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_002_out_0_ready;                                          // CPU3_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire   [0:0] avalon_st_adapter_002_out_0_error;                                          // avalon_st_adapter_002:out_0_error -> CPU3_debug_mem_slave_agent:rdata_fifo_sink_error
	wire         cpu2_debug_mem_slave_agent_rdata_fifo_src_valid;                            // CPU2_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire  [33:0] cpu2_debug_mem_slave_agent_rdata_fifo_src_data;                             // CPU2_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire         cpu2_debug_mem_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter_003:in_0_ready -> CPU2_debug_mem_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_003_out_0_valid;                                          // avalon_st_adapter_003:out_0_valid -> CPU2_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_003_out_0_data;                                           // avalon_st_adapter_003:out_0_data -> CPU2_debug_mem_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_003_out_0_ready;                                          // CPU2_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire   [0:0] avalon_st_adapter_003_out_0_error;                                          // avalon_st_adapter_003:out_0_error -> CPU2_debug_mem_slave_agent:rdata_fifo_sink_error
	wire         cpu1_debug_mem_slave_agent_rdata_fifo_src_valid;                            // CPU1_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire  [33:0] cpu1_debug_mem_slave_agent_rdata_fifo_src_data;                             // CPU1_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire         cpu1_debug_mem_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter_004:in_0_ready -> CPU1_debug_mem_slave_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_004_out_0_valid;                                          // avalon_st_adapter_004:out_0_valid -> CPU1_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_004_out_0_data;                                           // avalon_st_adapter_004:out_0_data -> CPU1_debug_mem_slave_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_004_out_0_ready;                                          // CPU1_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire   [0:0] avalon_st_adapter_004_out_0_error;                                          // avalon_st_adapter_004:out_0_error -> CPU1_debug_mem_slave_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (19),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (19),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu0_data_master_translator (
		.clk                    (clk_0_clk_clk),                                                       //                       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address            (cpu0_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu0_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu0_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu0_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu0_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu0_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu0_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu0_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu0_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu0_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu0_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (CPU0_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (CPU0_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (CPU0_data_master_byteenable),                                         //                          .byteenable
		.av_read                (CPU0_data_master_read),                                               //                          .read
		.av_readdata            (CPU0_data_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (CPU0_data_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (CPU0_data_master_write),                                              //                          .write
		.av_writedata           (CPU0_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (CPU0_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                //               (terminated)
		.av_begintransfer       (1'b0),                                                                //               (terminated)
		.av_chipselect          (1'b0),                                                                //               (terminated)
		.av_lock                (1'b0),                                                                //               (terminated)
		.uav_clken              (),                                                                    //               (terminated)
		.av_clken               (1'b1),                                                                //               (terminated)
		.uav_response           (2'b00),                                                               //               (terminated)
		.av_response            (),                                                                    //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                //               (terminated)
		.av_writeresponsevalid  ()                                                                     //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (19),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (19),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu0_instruction_master_translator (
		.clk                    (clk_0_clk_clk),                                                              //                       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                                     //                     reset.reset
		.uav_address            (cpu0_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu0_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu0_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu0_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu0_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu0_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu0_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu0_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu0_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu0_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu0_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (CPU0_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (CPU0_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (CPU0_instruction_master_read),                                               //                          .read
		.av_readdata            (CPU0_instruction_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (CPU0_instruction_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                       //               (terminated)
		.av_byteenable          (4'b1111),                                                                    //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                       //               (terminated)
		.av_begintransfer       (1'b0),                                                                       //               (terminated)
		.av_chipselect          (1'b0),                                                                       //               (terminated)
		.av_write               (1'b0),                                                                       //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                       //               (terminated)
		.av_lock                (1'b0),                                                                       //               (terminated)
		.av_debugaccess         (1'b0),                                                                       //               (terminated)
		.uav_clken              (),                                                                           //               (terminated)
		.av_clken               (1'b1),                                                                       //               (terminated)
		.uav_response           (2'b00),                                                                      //               (terminated)
		.av_response            (),                                                                           //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                       //               (terminated)
		.av_writeresponsevalid  ()                                                                            //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (19),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (19),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu1_data_master_translator (
		.clk                    (clk_0_clk_clk),                                                       //                       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address            (cpu1_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu1_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu1_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu1_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu1_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu1_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu1_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu1_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu1_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu1_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu1_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (CPU1_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (CPU1_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (CPU1_data_master_byteenable),                                         //                          .byteenable
		.av_read                (CPU1_data_master_read),                                               //                          .read
		.av_readdata            (CPU1_data_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (CPU1_data_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (CPU1_data_master_write),                                              //                          .write
		.av_writedata           (CPU1_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (CPU1_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                //               (terminated)
		.av_begintransfer       (1'b0),                                                                //               (terminated)
		.av_chipselect          (1'b0),                                                                //               (terminated)
		.av_lock                (1'b0),                                                                //               (terminated)
		.uav_clken              (),                                                                    //               (terminated)
		.av_clken               (1'b1),                                                                //               (terminated)
		.uav_response           (2'b00),                                                               //               (terminated)
		.av_response            (),                                                                    //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                //               (terminated)
		.av_writeresponsevalid  ()                                                                     //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (19),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (19),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu2_data_master_translator (
		.clk                    (clk_0_clk_clk),                                                       //                       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address            (cpu2_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu2_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu2_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu2_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu2_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu2_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu2_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu2_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu2_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu2_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu2_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (CPU2_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (CPU2_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (CPU2_data_master_byteenable),                                         //                          .byteenable
		.av_read                (CPU2_data_master_read),                                               //                          .read
		.av_readdata            (CPU2_data_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (CPU2_data_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (CPU2_data_master_write),                                              //                          .write
		.av_writedata           (CPU2_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (CPU2_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                //               (terminated)
		.av_begintransfer       (1'b0),                                                                //               (terminated)
		.av_chipselect          (1'b0),                                                                //               (terminated)
		.av_lock                (1'b0),                                                                //               (terminated)
		.uav_clken              (),                                                                    //               (terminated)
		.av_clken               (1'b1),                                                                //               (terminated)
		.uav_response           (2'b00),                                                               //               (terminated)
		.av_response            (),                                                                    //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                //               (terminated)
		.av_writeresponsevalid  ()                                                                     //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (19),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (19),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu3_data_master_translator (
		.clk                    (clk_0_clk_clk),                                                       //                       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address            (cpu3_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu3_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu3_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu3_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu3_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu3_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu3_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu3_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu3_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu3_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu3_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (CPU3_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (CPU3_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (CPU3_data_master_byteenable),                                         //                          .byteenable
		.av_read                (CPU3_data_master_read),                                               //                          .read
		.av_readdata            (CPU3_data_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (CPU3_data_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (CPU3_data_master_write),                                              //                          .write
		.av_writedata           (CPU3_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (CPU3_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                //               (terminated)
		.av_begintransfer       (1'b0),                                                                //               (terminated)
		.av_chipselect          (1'b0),                                                                //               (terminated)
		.av_lock                (1'b0),                                                                //               (terminated)
		.uav_clken              (),                                                                    //               (terminated)
		.av_clken               (1'b1),                                                                //               (terminated)
		.uav_response           (2'b00),                                                               //               (terminated)
		.av_response            (),                                                                    //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                //               (terminated)
		.av_writeresponsevalid  ()                                                                     //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (19),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (19),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu1_instruction_master_translator (
		.clk                    (clk_0_clk_clk),                                                              //                       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                                     //                     reset.reset
		.uav_address            (cpu1_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu1_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu1_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu1_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu1_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu1_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu1_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu1_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu1_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu1_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu1_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (CPU1_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (CPU1_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (CPU1_instruction_master_read),                                               //                          .read
		.av_readdata            (CPU1_instruction_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (CPU1_instruction_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                       //               (terminated)
		.av_byteenable          (4'b1111),                                                                    //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                       //               (terminated)
		.av_begintransfer       (1'b0),                                                                       //               (terminated)
		.av_chipselect          (1'b0),                                                                       //               (terminated)
		.av_write               (1'b0),                                                                       //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                       //               (terminated)
		.av_lock                (1'b0),                                                                       //               (terminated)
		.av_debugaccess         (1'b0),                                                                       //               (terminated)
		.uav_clken              (),                                                                           //               (terminated)
		.av_clken               (1'b1),                                                                       //               (terminated)
		.uav_response           (2'b00),                                                                      //               (terminated)
		.av_response            (),                                                                           //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                       //               (terminated)
		.av_writeresponsevalid  ()                                                                            //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (19),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (19),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu2_instruction_master_translator (
		.clk                    (clk_0_clk_clk),                                                              //                       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                                     //                     reset.reset
		.uav_address            (cpu2_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu2_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu2_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu2_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu2_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu2_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu2_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu2_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu2_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu2_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu2_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (CPU2_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (CPU2_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (CPU2_instruction_master_read),                                               //                          .read
		.av_readdata            (CPU2_instruction_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (CPU2_instruction_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                       //               (terminated)
		.av_byteenable          (4'b1111),                                                                    //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                       //               (terminated)
		.av_begintransfer       (1'b0),                                                                       //               (terminated)
		.av_chipselect          (1'b0),                                                                       //               (terminated)
		.av_write               (1'b0),                                                                       //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                       //               (terminated)
		.av_lock                (1'b0),                                                                       //               (terminated)
		.av_debugaccess         (1'b0),                                                                       //               (terminated)
		.uav_clken              (),                                                                           //               (terminated)
		.av_clken               (1'b1),                                                                       //               (terminated)
		.uav_response           (2'b00),                                                                      //               (terminated)
		.av_response            (),                                                                           //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                       //               (terminated)
		.av_writeresponsevalid  ()                                                                            //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (19),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (19),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu3_instruction_master_translator (
		.clk                    (clk_0_clk_clk),                                                              //                       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                                     //                     reset.reset
		.uav_address            (cpu3_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu3_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu3_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu3_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu3_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu3_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu3_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu3_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu3_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu3_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu3_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (CPU3_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (CPU3_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (CPU3_instruction_master_read),                                               //                          .read
		.av_readdata            (CPU3_instruction_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (CPU3_instruction_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                       //               (terminated)
		.av_byteenable          (4'b1111),                                                                    //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                       //               (terminated)
		.av_begintransfer       (1'b0),                                                                       //               (terminated)
		.av_chipselect          (1'b0),                                                                       //               (terminated)
		.av_write               (1'b0),                                                                       //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                       //               (terminated)
		.av_lock                (1'b0),                                                                       //               (terminated)
		.av_debugaccess         (1'b0),                                                                       //               (terminated)
		.uav_clken              (),                                                                           //               (terminated)
		.av_clken               (1'b1),                                                                       //               (terminated)
		.uav_response           (2'b00),                                                                      //               (terminated)
		.av_response            (),                                                                           //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                       //               (terminated)
		.av_writeresponsevalid  ()                                                                            //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (19),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu0_debug_mem_slave_translator (
		.clk                    (clk_0_clk_clk),                               //                      clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (cpu0_debug_mem_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (cpu0_debug_mem_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (cpu0_debug_mem_slave_agent_m0_read),          //                         .read
		.uav_write              (cpu0_debug_mem_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (cpu0_debug_mem_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (cpu0_debug_mem_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (cpu0_debug_mem_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (cpu0_debug_mem_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (cpu0_debug_mem_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (cpu0_debug_mem_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (cpu0_debug_mem_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (CPU0_debug_mem_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (CPU0_debug_mem_slave_write),                  //                         .write
		.av_read                (CPU0_debug_mem_slave_read),                   //                         .read
		.av_readdata            (CPU0_debug_mem_slave_readdata),               //                         .readdata
		.av_writedata           (CPU0_debug_mem_slave_writedata),              //                         .writedata
		.av_byteenable          (CPU0_debug_mem_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (CPU0_debug_mem_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (CPU0_debug_mem_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_chipselect          (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (16),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (19),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sram_s1_translator (
		.clk                    (clk_0_clk_clk),                          //                      clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sram_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (sram_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (sram_s1_agent_m0_read),                  //                         .read
		.uav_write              (sram_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (sram_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (sram_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (sram_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (sram_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (sram_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (sram_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (sram_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (SRAM_s1_address),                        //      avalon_anti_slave_0.address
		.av_write               (SRAM_s1_write),                          //                         .write
		.av_readdata            (SRAM_s1_readdata),                       //                         .readdata
		.av_writedata           (SRAM_s1_writedata),                      //                         .writedata
		.av_byteenable          (SRAM_s1_byteenable),                     //                         .byteenable
		.av_chipselect          (SRAM_s1_chipselect),                     //                         .chipselect
		.av_clken               (SRAM_s1_clken),                          //                         .clken
		.av_read                (),                                       //              (terminated)
		.av_begintransfer       (),                                       //              (terminated)
		.av_beginbursttransfer  (),                                       //              (terminated)
		.av_burstcount          (),                                       //              (terminated)
		.av_readdatavalid       (1'b0),                                   //              (terminated)
		.av_waitrequest         (1'b0),                                   //              (terminated)
		.av_writebyteenable     (),                                       //              (terminated)
		.av_lock                (),                                       //              (terminated)
		.uav_clken              (1'b0),                                   //              (terminated)
		.av_debugaccess         (),                                       //              (terminated)
		.av_outputenable        (),                                       //              (terminated)
		.uav_response           (),                                       //              (terminated)
		.av_response            (2'b00),                                  //              (terminated)
		.uav_writeresponsevalid (),                                       //              (terminated)
		.av_writeresponsevalid  (1'b0)                                    //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (19),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu3_debug_mem_slave_translator (
		.clk                    (clk_0_clk_clk),                               //                      clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (cpu3_debug_mem_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (cpu3_debug_mem_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (cpu3_debug_mem_slave_agent_m0_read),          //                         .read
		.uav_write              (cpu3_debug_mem_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (cpu3_debug_mem_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (cpu3_debug_mem_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (cpu3_debug_mem_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (cpu3_debug_mem_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (cpu3_debug_mem_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (cpu3_debug_mem_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (cpu3_debug_mem_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (CPU3_debug_mem_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (CPU3_debug_mem_slave_write),                  //                         .write
		.av_read                (CPU3_debug_mem_slave_read),                   //                         .read
		.av_readdata            (CPU3_debug_mem_slave_readdata),               //                         .readdata
		.av_writedata           (CPU3_debug_mem_slave_writedata),              //                         .writedata
		.av_byteenable          (CPU3_debug_mem_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (CPU3_debug_mem_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (CPU3_debug_mem_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_chipselect          (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (19),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu2_debug_mem_slave_translator (
		.clk                    (clk_0_clk_clk),                               //                      clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (cpu2_debug_mem_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (cpu2_debug_mem_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (cpu2_debug_mem_slave_agent_m0_read),          //                         .read
		.uav_write              (cpu2_debug_mem_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (cpu2_debug_mem_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (cpu2_debug_mem_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (cpu2_debug_mem_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (cpu2_debug_mem_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (cpu2_debug_mem_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (cpu2_debug_mem_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (cpu2_debug_mem_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (CPU2_debug_mem_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (CPU2_debug_mem_slave_write),                  //                         .write
		.av_read                (CPU2_debug_mem_slave_read),                   //                         .read
		.av_readdata            (CPU2_debug_mem_slave_readdata),               //                         .readdata
		.av_writedata           (CPU2_debug_mem_slave_writedata),              //                         .writedata
		.av_byteenable          (CPU2_debug_mem_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (CPU2_debug_mem_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (CPU2_debug_mem_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_chipselect          (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (19),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu1_debug_mem_slave_translator (
		.clk                    (clk_0_clk_clk),                               //                      clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (cpu1_debug_mem_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (cpu1_debug_mem_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (cpu1_debug_mem_slave_agent_m0_read),          //                         .read
		.uav_write              (cpu1_debug_mem_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (cpu1_debug_mem_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (cpu1_debug_mem_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (cpu1_debug_mem_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (cpu1_debug_mem_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (cpu1_debug_mem_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (cpu1_debug_mem_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (cpu1_debug_mem_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (CPU1_debug_mem_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (CPU1_debug_mem_slave_write),                  //                         .write
		.av_read                (CPU1_debug_mem_slave_read),                   //                         .read
		.av_readdata            (CPU1_debug_mem_slave_readdata),               //                         .readdata
		.av_writedata           (CPU1_debug_mem_slave_writedata),              //                         .writedata
		.av_byteenable          (CPU1_debug_mem_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (CPU1_debug_mem_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (CPU1_debug_mem_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_chipselect          (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_QOS_H                 (75),
		.PKT_QOS_L                 (75),
		.PKT_DATA_SIDEBAND_H       (73),
		.PKT_DATA_SIDEBAND_L       (73),
		.PKT_ADDR_SIDEBAND_H       (72),
		.PKT_ADDR_SIDEBAND_L       (72),
		.PKT_BURST_TYPE_H          (71),
		.PKT_BURST_TYPE_L          (70),
		.PKT_CACHE_H               (89),
		.PKT_CACHE_L               (86),
		.PKT_THREAD_ID_H           (82),
		.PKT_THREAD_ID_L           (82),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_EXCLUSIVE       (60),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu0_data_master_agent (
		.clk                   (clk_0_clk_clk),                                                       //       clk.clk
		.reset                 (CPU0_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address            (cpu0_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu0_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu0_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu0_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu0_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu0_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu0_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu0_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu0_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu0_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu0_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu0_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu0_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu0_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu0_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu0_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu0_data_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu0_data_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu0_data_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu0_data_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu0_data_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu0_data_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                    // (terminated)
		.av_writeresponsevalid ()                                                                     // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_QOS_H                 (75),
		.PKT_QOS_L                 (75),
		.PKT_DATA_SIDEBAND_H       (73),
		.PKT_DATA_SIDEBAND_L       (73),
		.PKT_ADDR_SIDEBAND_H       (72),
		.PKT_ADDR_SIDEBAND_L       (72),
		.PKT_BURST_TYPE_H          (71),
		.PKT_BURST_TYPE_L          (70),
		.PKT_CACHE_H               (89),
		.PKT_CACHE_L               (86),
		.PKT_THREAD_ID_H           (82),
		.PKT_THREAD_ID_L           (82),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_EXCLUSIVE       (60),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu0_instruction_master_agent (
		.clk                   (clk_0_clk_clk),                                                              //       clk.clk
		.reset                 (CPU0_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.av_address            (cpu0_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu0_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu0_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu0_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu0_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu0_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu0_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu0_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu0_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu0_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu0_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu0_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu0_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu0_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu0_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu0_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu0_instruction_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu0_instruction_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu0_instruction_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu0_instruction_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu0_instruction_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu0_instruction_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                           // (terminated)
		.av_writeresponsevalid ()                                                                            // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_QOS_H                 (75),
		.PKT_QOS_L                 (75),
		.PKT_DATA_SIDEBAND_H       (73),
		.PKT_DATA_SIDEBAND_L       (73),
		.PKT_ADDR_SIDEBAND_H       (72),
		.PKT_ADDR_SIDEBAND_L       (72),
		.PKT_BURST_TYPE_H          (71),
		.PKT_BURST_TYPE_L          (70),
		.PKT_CACHE_H               (89),
		.PKT_CACHE_L               (86),
		.PKT_THREAD_ID_H           (82),
		.PKT_THREAD_ID_L           (82),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_EXCLUSIVE       (60),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (2),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu1_data_master_agent (
		.clk                   (clk_0_clk_clk),                                                       //       clk.clk
		.reset                 (CPU0_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address            (cpu1_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu1_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu1_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu1_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu1_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu1_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu1_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu1_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu1_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu1_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu1_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu1_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu1_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu1_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu1_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu1_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu1_data_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu1_data_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu1_data_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu1_data_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu1_data_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu1_data_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                    // (terminated)
		.av_writeresponsevalid ()                                                                     // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_QOS_H                 (75),
		.PKT_QOS_L                 (75),
		.PKT_DATA_SIDEBAND_H       (73),
		.PKT_DATA_SIDEBAND_L       (73),
		.PKT_ADDR_SIDEBAND_H       (72),
		.PKT_ADDR_SIDEBAND_L       (72),
		.PKT_BURST_TYPE_H          (71),
		.PKT_BURST_TYPE_L          (70),
		.PKT_CACHE_H               (89),
		.PKT_CACHE_L               (86),
		.PKT_THREAD_ID_H           (82),
		.PKT_THREAD_ID_L           (82),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_EXCLUSIVE       (60),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (4),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu2_data_master_agent (
		.clk                   (clk_0_clk_clk),                                                       //       clk.clk
		.reset                 (CPU0_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address            (cpu2_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu2_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu2_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu2_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu2_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu2_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu2_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu2_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu2_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu2_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu2_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu2_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu2_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu2_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu2_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu2_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu2_data_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu2_data_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu2_data_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu2_data_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu2_data_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu2_data_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                    // (terminated)
		.av_writeresponsevalid ()                                                                     // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_QOS_H                 (75),
		.PKT_QOS_L                 (75),
		.PKT_DATA_SIDEBAND_H       (73),
		.PKT_DATA_SIDEBAND_L       (73),
		.PKT_ADDR_SIDEBAND_H       (72),
		.PKT_ADDR_SIDEBAND_L       (72),
		.PKT_BURST_TYPE_H          (71),
		.PKT_BURST_TYPE_L          (70),
		.PKT_CACHE_H               (89),
		.PKT_CACHE_L               (86),
		.PKT_THREAD_ID_H           (82),
		.PKT_THREAD_ID_L           (82),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_EXCLUSIVE       (60),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (6),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu3_data_master_agent (
		.clk                   (clk_0_clk_clk),                                                       //       clk.clk
		.reset                 (CPU0_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address            (cpu3_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu3_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu3_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu3_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu3_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu3_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu3_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu3_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu3_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu3_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu3_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu3_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu3_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu3_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu3_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu3_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu3_data_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu3_data_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu3_data_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu3_data_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu3_data_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu3_data_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                    // (terminated)
		.av_writeresponsevalid ()                                                                     // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_QOS_H                 (75),
		.PKT_QOS_L                 (75),
		.PKT_DATA_SIDEBAND_H       (73),
		.PKT_DATA_SIDEBAND_L       (73),
		.PKT_ADDR_SIDEBAND_H       (72),
		.PKT_ADDR_SIDEBAND_L       (72),
		.PKT_BURST_TYPE_H          (71),
		.PKT_BURST_TYPE_L          (70),
		.PKT_CACHE_H               (89),
		.PKT_CACHE_L               (86),
		.PKT_THREAD_ID_H           (82),
		.PKT_THREAD_ID_L           (82),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_EXCLUSIVE       (60),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (3),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu1_instruction_master_agent (
		.clk                   (clk_0_clk_clk),                                                              //       clk.clk
		.reset                 (CPU0_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.av_address            (cpu1_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu1_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu1_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu1_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu1_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu1_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu1_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu1_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu1_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu1_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu1_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu1_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu1_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu1_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu1_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu1_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu1_instruction_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu1_instruction_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu1_instruction_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu1_instruction_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu1_instruction_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu1_instruction_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                           // (terminated)
		.av_writeresponsevalid ()                                                                            // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_QOS_H                 (75),
		.PKT_QOS_L                 (75),
		.PKT_DATA_SIDEBAND_H       (73),
		.PKT_DATA_SIDEBAND_L       (73),
		.PKT_ADDR_SIDEBAND_H       (72),
		.PKT_ADDR_SIDEBAND_L       (72),
		.PKT_BURST_TYPE_H          (71),
		.PKT_BURST_TYPE_L          (70),
		.PKT_CACHE_H               (89),
		.PKT_CACHE_L               (86),
		.PKT_THREAD_ID_H           (82),
		.PKT_THREAD_ID_L           (82),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_EXCLUSIVE       (60),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (5),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu2_instruction_master_agent (
		.clk                   (clk_0_clk_clk),                                                              //       clk.clk
		.reset                 (CPU0_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.av_address            (cpu2_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu2_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu2_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu2_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu2_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu2_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu2_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu2_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu2_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu2_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu2_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu2_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu2_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu2_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu2_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu2_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu2_instruction_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu2_instruction_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu2_instruction_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu2_instruction_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu2_instruction_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu2_instruction_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                           // (terminated)
		.av_writeresponsevalid ()                                                                            // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_QOS_H                 (75),
		.PKT_QOS_L                 (75),
		.PKT_DATA_SIDEBAND_H       (73),
		.PKT_DATA_SIDEBAND_L       (73),
		.PKT_ADDR_SIDEBAND_H       (72),
		.PKT_ADDR_SIDEBAND_L       (72),
		.PKT_BURST_TYPE_H          (71),
		.PKT_BURST_TYPE_L          (70),
		.PKT_CACHE_H               (89),
		.PKT_CACHE_L               (86),
		.PKT_THREAD_ID_H           (82),
		.PKT_THREAD_ID_L           (82),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_EXCLUSIVE       (60),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (7),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu3_instruction_master_agent (
		.clk                   (clk_0_clk_clk),                                                              //       clk.clk
		.reset                 (CPU0_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.av_address            (cpu3_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu3_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu3_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu3_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu3_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu3_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu3_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu3_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu3_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu3_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu3_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu3_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu3_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu3_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu3_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu3_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu3_instruction_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu3_instruction_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu3_instruction_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu3_instruction_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu3_instruction_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu3_instruction_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                           // (terminated)
		.av_writeresponsevalid ()                                                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (95),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cpu0_debug_mem_slave_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (CPU0_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (cpu0_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu0_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu0_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu0_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu0_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu0_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu0_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu0_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu0_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu0_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu0_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu0_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu0_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu0_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu0_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu0_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                     //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                     //                .valid
		.cp_data                 (cmd_mux_src_data),                                      //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                             //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                               //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                   //                .channel
		.rf_sink_ready           (cpu0_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu0_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu0_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu0_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu0_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu0_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu0_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu0_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu0_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu0_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                         //                .error
		.rdata_fifo_src_ready    (cpu0_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu0_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu0_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (96),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu0_debug_mem_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                         //       clk.clk
		.reset             (CPU0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (cpu0_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (cpu0_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu0_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu0_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu0_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu0_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu0_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu0_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu0_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu0_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (95),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sram_s1_agent (
		.clk                     (clk_0_clk_clk),                            //             clk.clk
		.reset                   (CPU0_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (sram_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sram_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sram_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sram_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sram_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (sram_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sram_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sram_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (sram_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sram_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (sram_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (sram_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sram_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (sram_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (sram_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (sram_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                    //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                    //                .valid
		.cp_data                 (cmd_mux_001_src_data),                     //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),            //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),              //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                  //                .channel
		.rf_sink_ready           (sram_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sram_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sram_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sram_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sram_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sram_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sram_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sram_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sram_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sram_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),        //                .error
		.rdata_fifo_src_ready    (sram_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sram_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sram_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (96),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sram_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                            //       clk.clk
		.reset             (CPU0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (sram_s1_agent_rf_source_data),             //        in.data
		.in_valid          (sram_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (sram_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sram_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sram_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sram_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sram_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sram_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sram_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sram_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                    // (terminated)
		.csr_read          (1'b0),                                     // (terminated)
		.csr_write         (1'b0),                                     // (terminated)
		.csr_readdata      (),                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),     // (terminated)
		.almost_full_data  (),                                         // (terminated)
		.almost_empty_data (),                                         // (terminated)
		.in_empty          (1'b0),                                     // (terminated)
		.out_empty         (),                                         // (terminated)
		.in_error          (1'b0),                                     // (terminated)
		.out_error         (),                                         // (terminated)
		.in_channel        (1'b0),                                     // (terminated)
		.out_channel       ()                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (95),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cpu3_debug_mem_slave_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (CPU0_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (cpu3_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu3_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu3_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu3_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu3_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu3_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu3_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu3_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu3_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu3_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu3_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu3_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu3_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu3_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu3_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu3_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                 //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                 //                .valid
		.cp_data                 (cmd_mux_002_src_data),                                  //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                         //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                           //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                               //                .channel
		.rf_sink_ready           (cpu3_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu3_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu3_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu3_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu3_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu3_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu3_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu3_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu3_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu3_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (cpu3_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu3_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu3_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (96),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu3_debug_mem_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                         //       clk.clk
		.reset             (CPU0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (cpu3_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (cpu3_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu3_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu3_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu3_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu3_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu3_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu3_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu3_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu3_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (95),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cpu2_debug_mem_slave_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (CPU0_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (cpu2_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu2_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu2_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu2_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu2_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu2_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu2_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu2_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu2_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu2_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu2_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu2_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu2_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu2_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu2_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu2_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                 //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                 //                .valid
		.cp_data                 (cmd_mux_003_src_data),                                  //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                         //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                           //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                               //                .channel
		.rf_sink_ready           (cpu2_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu2_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu2_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu2_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu2_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu2_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu2_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu2_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu2_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu2_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (cpu2_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu2_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu2_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (96),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu2_debug_mem_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                         //       clk.clk
		.reset             (CPU0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (cpu2_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (cpu2_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu2_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu2_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu2_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu2_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu2_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu2_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu2_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu2_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (94),
		.PKT_ORI_BURST_SIZE_L      (92),
		.PKT_RESPONSE_STATUS_H     (91),
		.PKT_RESPONSE_STATUS_L     (90),
		.PKT_BURST_SIZE_H          (69),
		.PKT_BURST_SIZE_L          (67),
		.PKT_TRANS_LOCK            (59),
		.PKT_BEGIN_BURST           (74),
		.PKT_PROTECTION_H          (85),
		.PKT_PROTECTION_L          (83),
		.PKT_BURSTWRAP_H           (66),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_ADDR_H                (54),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (55),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.PKT_TRANS_READ            (58),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (95),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cpu1_debug_mem_slave_agent (
		.clk                     (clk_0_clk_clk),                                         //             clk.clk
		.reset                   (CPU0_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (cpu1_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu1_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu1_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu1_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu1_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu1_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu1_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu1_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu1_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu1_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu1_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu1_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu1_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu1_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu1_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu1_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                                 //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                                 //                .valid
		.cp_data                 (cmd_mux_004_src_data),                                  //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                         //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                           //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                               //                .channel
		.rf_sink_ready           (cpu1_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu1_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu1_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu1_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu1_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu1_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu1_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu1_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu1_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu1_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (cpu1_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu1_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu1_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (96),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu1_debug_mem_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                         //       clk.clk
		.reset             (CPU0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (cpu1_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (cpu1_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu1_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu1_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu1_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu1_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu1_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu1_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu1_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu1_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	SEProjetoFinal_mm_interconnect_0_router router (
		.sink_ready         (cpu0_data_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu0_data_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu0_data_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu0_data_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu0_data_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_src_ready),                        //       src.ready
		.src_valid          (router_src_valid),                        //          .valid
		.src_data           (router_src_data),                         //          .data
		.src_channel        (router_src_channel),                      //          .channel
		.src_startofpacket  (router_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                   //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router router_001 (
		.sink_ready         (cpu0_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu0_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu0_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu0_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu0_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_001_src_ready),                           //       src.ready
		.src_valid          (router_001_src_valid),                           //          .valid
		.src_data           (router_001_src_data),                            //          .data
		.src_channel        (router_001_src_channel),                         //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                      //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (cpu1_data_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu1_data_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu1_data_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu1_data_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu1_data_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_002_src_ready),                    //       src.ready
		.src_valid          (router_002_src_valid),                    //          .valid
		.src_data           (router_002_src_data),                     //          .data
		.src_channel        (router_002_src_channel),                  //          .channel
		.src_startofpacket  (router_002_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)               //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (cpu2_data_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu2_data_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu2_data_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu2_data_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu2_data_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_003_src_ready),                    //       src.ready
		.src_valid          (router_003_src_valid),                    //          .valid
		.src_data           (router_003_src_data),                     //          .data
		.src_channel        (router_003_src_channel),                  //          .channel
		.src_startofpacket  (router_003_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)               //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (cpu3_data_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu3_data_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu3_data_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu3_data_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu3_data_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                           //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_004_src_ready),                    //       src.ready
		.src_valid          (router_004_src_valid),                    //          .valid
		.src_data           (router_004_src_data),                     //          .data
		.src_channel        (router_004_src_channel),                  //          .channel
		.src_startofpacket  (router_004_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)               //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router_002 router_005 (
		.sink_ready         (cpu1_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu1_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu1_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu1_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu1_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_005_src_ready),                           //       src.ready
		.src_valid          (router_005_src_valid),                           //          .valid
		.src_data           (router_005_src_data),                            //          .data
		.src_channel        (router_005_src_channel),                         //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                      //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router_003 router_006 (
		.sink_ready         (cpu2_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu2_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu2_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu2_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu2_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_006_src_ready),                           //       src.ready
		.src_valid          (router_006_src_valid),                           //          .valid
		.src_data           (router_006_src_data),                            //          .data
		.src_channel        (router_006_src_channel),                         //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                      //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router_004 router_007 (
		.sink_ready         (cpu3_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu3_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu3_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu3_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu3_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_007_src_ready),                           //       src.ready
		.src_valid          (router_007_src_valid),                           //          .valid
		.src_data           (router_007_src_data),                            //          .data
		.src_channel        (router_007_src_channel),                         //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                      //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router_008 router_008 (
		.sink_ready         (cpu0_debug_mem_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (cpu0_debug_mem_slave_agent_rp_valid),         //          .valid
		.sink_data          (cpu0_debug_mem_slave_agent_rp_data),          //          .data
		.sink_startofpacket (cpu0_debug_mem_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu0_debug_mem_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                               //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_008_src_ready),                        //       src.ready
		.src_valid          (router_008_src_valid),                        //          .valid
		.src_data           (router_008_src_data),                         //          .data
		.src_channel        (router_008_src_channel),                      //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                   //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router_009 router_009 (
		.sink_ready         (sram_s1_agent_rp_ready),                 //      sink.ready
		.sink_valid         (sram_s1_agent_rp_valid),                 //          .valid
		.sink_data          (sram_s1_agent_rp_data),                  //          .data
		.sink_startofpacket (sram_s1_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (sram_s1_agent_rp_endofpacket),           //          .endofpacket
		.clk                (clk_0_clk_clk),                          //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_009_src_ready),                   //       src.ready
		.src_valid          (router_009_src_valid),                   //          .valid
		.src_data           (router_009_src_data),                    //          .data
		.src_channel        (router_009_src_channel),                 //          .channel
		.src_startofpacket  (router_009_src_startofpacket),           //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)              //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router_010 router_010 (
		.sink_ready         (cpu3_debug_mem_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (cpu3_debug_mem_slave_agent_rp_valid),         //          .valid
		.sink_data          (cpu3_debug_mem_slave_agent_rp_data),          //          .data
		.sink_startofpacket (cpu3_debug_mem_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu3_debug_mem_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                               //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_010_src_ready),                        //       src.ready
		.src_valid          (router_010_src_valid),                        //          .valid
		.src_data           (router_010_src_data),                         //          .data
		.src_channel        (router_010_src_channel),                      //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                   //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router_011 router_011 (
		.sink_ready         (cpu2_debug_mem_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (cpu2_debug_mem_slave_agent_rp_valid),         //          .valid
		.sink_data          (cpu2_debug_mem_slave_agent_rp_data),          //          .data
		.sink_startofpacket (cpu2_debug_mem_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu2_debug_mem_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                               //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_011_src_ready),                        //       src.ready
		.src_valid          (router_011_src_valid),                        //          .valid
		.src_data           (router_011_src_data),                         //          .data
		.src_channel        (router_011_src_channel),                      //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                   //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_router_012 router_012 (
		.sink_ready         (cpu1_debug_mem_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (cpu1_debug_mem_slave_agent_rp_valid),         //          .valid
		.sink_data          (cpu1_debug_mem_slave_agent_rp_data),          //          .data
		.sink_startofpacket (cpu1_debug_mem_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu1_debug_mem_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_0_clk_clk),                               //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_012_src_ready),                        //       src.ready
		.src_valid          (router_012_src_valid),                        //          .valid
		.src_data           (router_012_src_data),                         //          .data
		.src_channel        (router_012_src_channel),                      //          .channel
		.src_startofpacket  (router_012_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                   //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.VALID_WIDTH               (8),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu0_data_master_limiter (
		.clk                    (clk_0_clk_clk),                                  //       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                               //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                               //          .valid
		.cmd_sink_data          (router_src_data),                                //          .data
		.cmd_sink_channel       (router_src_channel),                             //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                       //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                         //          .endofpacket
		.cmd_src_ready          (cpu0_data_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu0_data_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu0_data_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu0_data_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu0_data_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                              //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                              //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                            //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                               //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                      //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                        //          .endofpacket
		.rsp_src_ready          (cpu0_data_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu0_data_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu0_data_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu0_data_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu0_data_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu0_data_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu0_data_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.VALID_WIDTH               (8),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu0_instruction_master_limiter (
		.clk                    (clk_0_clk_clk),                                         //       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                  //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                  //          .valid
		.cmd_sink_data          (router_001_src_data),                                   //          .data
		.cmd_sink_channel       (router_001_src_channel),                                //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                          //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                            //          .endofpacket
		.cmd_src_ready          (cpu0_instruction_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu0_instruction_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu0_instruction_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu0_instruction_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu0_instruction_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                                 //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                                 //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                               //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                  //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                         //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                           //          .endofpacket
		.rsp_src_ready          (cpu0_instruction_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu0_instruction_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu0_instruction_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu0_instruction_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu0_instruction_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu0_instruction_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu0_instruction_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.VALID_WIDTH               (8),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu1_data_master_limiter (
		.clk                    (clk_0_clk_clk),                                  //       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                           //  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                           //          .valid
		.cmd_sink_data          (router_002_src_data),                            //          .data
		.cmd_sink_channel       (router_002_src_channel),                         //          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                   //          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                     //          .endofpacket
		.cmd_src_ready          (cpu1_data_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu1_data_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu1_data_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu1_data_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu1_data_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_002_src_ready),                          //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_002_src_valid),                          //          .valid
		.rsp_sink_channel       (rsp_mux_002_src_channel),                        //          .channel
		.rsp_sink_data          (rsp_mux_002_src_data),                           //          .data
		.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                  //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                    //          .endofpacket
		.rsp_src_ready          (cpu1_data_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu1_data_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu1_data_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu1_data_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu1_data_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu1_data_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu1_data_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.VALID_WIDTH               (8),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu2_data_master_limiter (
		.clk                    (clk_0_clk_clk),                                  //       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.cmd_sink_ready         (router_003_src_ready),                           //  cmd_sink.ready
		.cmd_sink_valid         (router_003_src_valid),                           //          .valid
		.cmd_sink_data          (router_003_src_data),                            //          .data
		.cmd_sink_channel       (router_003_src_channel),                         //          .channel
		.cmd_sink_startofpacket (router_003_src_startofpacket),                   //          .startofpacket
		.cmd_sink_endofpacket   (router_003_src_endofpacket),                     //          .endofpacket
		.cmd_src_ready          (cpu2_data_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu2_data_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu2_data_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu2_data_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu2_data_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_003_src_ready),                          //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_003_src_valid),                          //          .valid
		.rsp_sink_channel       (rsp_mux_003_src_channel),                        //          .channel
		.rsp_sink_data          (rsp_mux_003_src_data),                           //          .data
		.rsp_sink_startofpacket (rsp_mux_003_src_startofpacket),                  //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_003_src_endofpacket),                    //          .endofpacket
		.rsp_src_ready          (cpu2_data_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu2_data_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu2_data_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu2_data_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu2_data_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu2_data_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu2_data_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.VALID_WIDTH               (8),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu3_data_master_limiter (
		.clk                    (clk_0_clk_clk),                                  //       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.cmd_sink_ready         (router_004_src_ready),                           //  cmd_sink.ready
		.cmd_sink_valid         (router_004_src_valid),                           //          .valid
		.cmd_sink_data          (router_004_src_data),                            //          .data
		.cmd_sink_channel       (router_004_src_channel),                         //          .channel
		.cmd_sink_startofpacket (router_004_src_startofpacket),                   //          .startofpacket
		.cmd_sink_endofpacket   (router_004_src_endofpacket),                     //          .endofpacket
		.cmd_src_ready          (cpu3_data_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu3_data_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu3_data_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu3_data_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu3_data_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_004_src_ready),                          //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_004_src_valid),                          //          .valid
		.rsp_sink_channel       (rsp_mux_004_src_channel),                        //          .channel
		.rsp_sink_data          (rsp_mux_004_src_data),                           //          .data
		.rsp_sink_startofpacket (rsp_mux_004_src_startofpacket),                  //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_004_src_endofpacket),                    //          .endofpacket
		.rsp_src_ready          (cpu3_data_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu3_data_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu3_data_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu3_data_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu3_data_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu3_data_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu3_data_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.VALID_WIDTH               (8),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu1_instruction_master_limiter (
		.clk                    (clk_0_clk_clk),                                         //       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.cmd_sink_ready         (router_005_src_ready),                                  //  cmd_sink.ready
		.cmd_sink_valid         (router_005_src_valid),                                  //          .valid
		.cmd_sink_data          (router_005_src_data),                                   //          .data
		.cmd_sink_channel       (router_005_src_channel),                                //          .channel
		.cmd_sink_startofpacket (router_005_src_startofpacket),                          //          .startofpacket
		.cmd_sink_endofpacket   (router_005_src_endofpacket),                            //          .endofpacket
		.cmd_src_ready          (cpu1_instruction_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu1_instruction_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu1_instruction_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu1_instruction_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu1_instruction_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_005_src_ready),                                 //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_005_src_valid),                                 //          .valid
		.rsp_sink_channel       (rsp_mux_005_src_channel),                               //          .channel
		.rsp_sink_data          (rsp_mux_005_src_data),                                  //          .data
		.rsp_sink_startofpacket (rsp_mux_005_src_startofpacket),                         //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_005_src_endofpacket),                           //          .endofpacket
		.rsp_src_ready          (cpu1_instruction_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu1_instruction_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu1_instruction_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu1_instruction_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu1_instruction_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu1_instruction_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu1_instruction_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.VALID_WIDTH               (8),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu2_instruction_master_limiter (
		.clk                    (clk_0_clk_clk),                                         //       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.cmd_sink_ready         (router_006_src_ready),                                  //  cmd_sink.ready
		.cmd_sink_valid         (router_006_src_valid),                                  //          .valid
		.cmd_sink_data          (router_006_src_data),                                   //          .data
		.cmd_sink_channel       (router_006_src_channel),                                //          .channel
		.cmd_sink_startofpacket (router_006_src_startofpacket),                          //          .startofpacket
		.cmd_sink_endofpacket   (router_006_src_endofpacket),                            //          .endofpacket
		.cmd_src_ready          (cpu2_instruction_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu2_instruction_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu2_instruction_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu2_instruction_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu2_instruction_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_006_src_ready),                                 //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_006_src_valid),                                 //          .valid
		.rsp_sink_channel       (rsp_mux_006_src_channel),                               //          .channel
		.rsp_sink_data          (rsp_mux_006_src_data),                                  //          .data
		.rsp_sink_startofpacket (rsp_mux_006_src_startofpacket),                         //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_006_src_endofpacket),                           //          .endofpacket
		.rsp_src_ready          (cpu2_instruction_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu2_instruction_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu2_instruction_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu2_instruction_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu2_instruction_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu2_instruction_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu2_instruction_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (81),
		.PKT_DEST_ID_L             (79),
		.PKT_SRC_ID_H              (78),
		.PKT_SRC_ID_L              (76),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (61),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (56),
		.PKT_TRANS_WRITE           (57),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (95),
		.ST_CHANNEL_W              (8),
		.VALID_WIDTH               (8),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu3_instruction_master_limiter (
		.clk                    (clk_0_clk_clk),                                         //       clk.clk
		.reset                  (CPU0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.cmd_sink_ready         (router_007_src_ready),                                  //  cmd_sink.ready
		.cmd_sink_valid         (router_007_src_valid),                                  //          .valid
		.cmd_sink_data          (router_007_src_data),                                   //          .data
		.cmd_sink_channel       (router_007_src_channel),                                //          .channel
		.cmd_sink_startofpacket (router_007_src_startofpacket),                          //          .startofpacket
		.cmd_sink_endofpacket   (router_007_src_endofpacket),                            //          .endofpacket
		.cmd_src_ready          (cpu3_instruction_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu3_instruction_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu3_instruction_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu3_instruction_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu3_instruction_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_007_src_ready),                                 //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_007_src_valid),                                 //          .valid
		.rsp_sink_channel       (rsp_mux_007_src_channel),                               //          .channel
		.rsp_sink_data          (rsp_mux_007_src_data),                                  //          .data
		.rsp_sink_startofpacket (rsp_mux_007_src_startofpacket),                         //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_007_src_endofpacket),                           //          .endofpacket
		.rsp_src_ready          (cpu3_instruction_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu3_instruction_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu3_instruction_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu3_instruction_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu3_instruction_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu3_instruction_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu3_instruction_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	SEProjetoFinal_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (clk_0_clk_clk),                                  //        clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),         //  clk_reset.reset
		.sink_ready         (cpu0_data_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu0_data_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu0_data_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu0_data_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu0_data_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu0_data_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                           //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                           //           .valid
		.src0_data          (cmd_demux_src0_data),                            //           .data
		.src0_channel       (cmd_demux_src0_channel),                         //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                   //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                     //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                           //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                           //           .valid
		.src1_data          (cmd_demux_src1_data),                            //           .data
		.src1_channel       (cmd_demux_src1_channel),                         //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                   //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket)                      //           .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_demux cmd_demux_001 (
		.clk                (clk_0_clk_clk),                                         //        clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),                //  clk_reset.reset
		.sink_ready         (cpu0_instruction_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu0_instruction_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu0_instruction_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu0_instruction_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu0_instruction_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu0_instruction_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                              //       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                              //           .valid
		.src0_data          (cmd_demux_001_src0_data),                               //           .data
		.src0_channel       (cmd_demux_001_src0_channel),                            //           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                      //           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                        //           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                              //       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                              //           .valid
		.src1_data          (cmd_demux_001_src1_data),                               //           .data
		.src1_channel       (cmd_demux_001_src1_channel),                            //           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                      //           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket)                         //           .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_demux cmd_demux_002 (
		.clk                (clk_0_clk_clk),                                  //        clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),         //  clk_reset.reset
		.sink_ready         (cpu1_data_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu1_data_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu1_data_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu1_data_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu1_data_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu1_data_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_002_src0_ready),                       //       src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                       //           .valid
		.src0_data          (cmd_demux_002_src0_data),                        //           .data
		.src0_channel       (cmd_demux_002_src0_channel),                     //           .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),               //           .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                 //           .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                       //       src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                       //           .valid
		.src1_data          (cmd_demux_002_src1_data),                        //           .data
		.src1_channel       (cmd_demux_002_src1_channel),                     //           .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),               //           .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket)                  //           .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_demux cmd_demux_003 (
		.clk                (clk_0_clk_clk),                                  //        clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),         //  clk_reset.reset
		.sink_ready         (cpu2_data_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu2_data_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu2_data_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu2_data_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu2_data_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu2_data_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_003_src0_ready),                       //       src0.ready
		.src0_valid         (cmd_demux_003_src0_valid),                       //           .valid
		.src0_data          (cmd_demux_003_src0_data),                        //           .data
		.src0_channel       (cmd_demux_003_src0_channel),                     //           .channel
		.src0_startofpacket (cmd_demux_003_src0_startofpacket),               //           .startofpacket
		.src0_endofpacket   (cmd_demux_003_src0_endofpacket),                 //           .endofpacket
		.src1_ready         (cmd_demux_003_src1_ready),                       //       src1.ready
		.src1_valid         (cmd_demux_003_src1_valid),                       //           .valid
		.src1_data          (cmd_demux_003_src1_data),                        //           .data
		.src1_channel       (cmd_demux_003_src1_channel),                     //           .channel
		.src1_startofpacket (cmd_demux_003_src1_startofpacket),               //           .startofpacket
		.src1_endofpacket   (cmd_demux_003_src1_endofpacket)                  //           .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_demux cmd_demux_004 (
		.clk                (clk_0_clk_clk),                                  //        clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),         //  clk_reset.reset
		.sink_ready         (cpu3_data_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu3_data_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu3_data_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu3_data_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu3_data_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu3_data_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_004_src0_ready),                       //       src0.ready
		.src0_valid         (cmd_demux_004_src0_valid),                       //           .valid
		.src0_data          (cmd_demux_004_src0_data),                        //           .data
		.src0_channel       (cmd_demux_004_src0_channel),                     //           .channel
		.src0_startofpacket (cmd_demux_004_src0_startofpacket),               //           .startofpacket
		.src0_endofpacket   (cmd_demux_004_src0_endofpacket),                 //           .endofpacket
		.src1_ready         (cmd_demux_004_src1_ready),                       //       src1.ready
		.src1_valid         (cmd_demux_004_src1_valid),                       //           .valid
		.src1_data          (cmd_demux_004_src1_data),                        //           .data
		.src1_channel       (cmd_demux_004_src1_channel),                     //           .channel
		.src1_startofpacket (cmd_demux_004_src1_startofpacket),               //           .startofpacket
		.src1_endofpacket   (cmd_demux_004_src1_endofpacket)                  //           .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_demux cmd_demux_005 (
		.clk                (clk_0_clk_clk),                                         //        clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),                //  clk_reset.reset
		.sink_ready         (cpu1_instruction_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu1_instruction_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu1_instruction_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu1_instruction_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu1_instruction_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu1_instruction_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_005_src0_ready),                              //       src0.ready
		.src0_valid         (cmd_demux_005_src0_valid),                              //           .valid
		.src0_data          (cmd_demux_005_src0_data),                               //           .data
		.src0_channel       (cmd_demux_005_src0_channel),                            //           .channel
		.src0_startofpacket (cmd_demux_005_src0_startofpacket),                      //           .startofpacket
		.src0_endofpacket   (cmd_demux_005_src0_endofpacket),                        //           .endofpacket
		.src1_ready         (cmd_demux_005_src1_ready),                              //       src1.ready
		.src1_valid         (cmd_demux_005_src1_valid),                              //           .valid
		.src1_data          (cmd_demux_005_src1_data),                               //           .data
		.src1_channel       (cmd_demux_005_src1_channel),                            //           .channel
		.src1_startofpacket (cmd_demux_005_src1_startofpacket),                      //           .startofpacket
		.src1_endofpacket   (cmd_demux_005_src1_endofpacket)                         //           .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_demux cmd_demux_006 (
		.clk                (clk_0_clk_clk),                                         //        clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),                //  clk_reset.reset
		.sink_ready         (cpu2_instruction_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu2_instruction_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu2_instruction_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu2_instruction_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu2_instruction_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu2_instruction_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_006_src0_ready),                              //       src0.ready
		.src0_valid         (cmd_demux_006_src0_valid),                              //           .valid
		.src0_data          (cmd_demux_006_src0_data),                               //           .data
		.src0_channel       (cmd_demux_006_src0_channel),                            //           .channel
		.src0_startofpacket (cmd_demux_006_src0_startofpacket),                      //           .startofpacket
		.src0_endofpacket   (cmd_demux_006_src0_endofpacket),                        //           .endofpacket
		.src1_ready         (cmd_demux_006_src1_ready),                              //       src1.ready
		.src1_valid         (cmd_demux_006_src1_valid),                              //           .valid
		.src1_data          (cmd_demux_006_src1_data),                               //           .data
		.src1_channel       (cmd_demux_006_src1_channel),                            //           .channel
		.src1_startofpacket (cmd_demux_006_src1_startofpacket),                      //           .startofpacket
		.src1_endofpacket   (cmd_demux_006_src1_endofpacket)                         //           .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_demux cmd_demux_007 (
		.clk                (clk_0_clk_clk),                                         //        clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset),                //  clk_reset.reset
		.sink_ready         (cpu3_instruction_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu3_instruction_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu3_instruction_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu3_instruction_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu3_instruction_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu3_instruction_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_007_src0_ready),                              //       src0.ready
		.src0_valid         (cmd_demux_007_src0_valid),                              //           .valid
		.src0_data          (cmd_demux_007_src0_data),                               //           .data
		.src0_channel       (cmd_demux_007_src0_channel),                            //           .channel
		.src0_startofpacket (cmd_demux_007_src0_startofpacket),                      //           .startofpacket
		.src0_endofpacket   (cmd_demux_007_src0_endofpacket),                        //           .endofpacket
		.src1_ready         (cmd_demux_007_src1_ready),                              //       src1.ready
		.src1_valid         (cmd_demux_007_src1_valid),                              //           .valid
		.src1_data          (cmd_demux_007_src1_data),                               //           .data
		.src1_channel       (cmd_demux_007_src1_channel),                            //           .channel
		.src1_startofpacket (cmd_demux_007_src1_startofpacket),                      //           .startofpacket
		.src1_endofpacket   (cmd_demux_007_src1_endofpacket)                         //           .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_src_valid),                      //          .valid
		.src_data            (cmd_mux_src_data),                       //          .data
		.src_channel         (cmd_mux_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                   //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                 //          .channel
		.sink0_data          (cmd_demux_src0_data),                    //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),             //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),               //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),             //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                  //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                  //          .valid
		.src_data            (cmd_mux_001_src_data),                   //          .data
		.src_channel         (cmd_mux_001_src_channel),                //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),            //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                   //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                 //          .channel
		.sink0_data          (cmd_demux_src1_data),                    //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),             //          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),               //          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),             //          .channel
		.sink1_data          (cmd_demux_001_src1_data),                //          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket),         //          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),               //     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),               //          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),             //          .channel
		.sink2_data          (cmd_demux_002_src0_data),                //          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),       //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket),         //          .endofpacket
		.sink3_ready         (cmd_demux_003_src0_ready),               //     sink3.ready
		.sink3_valid         (cmd_demux_003_src0_valid),               //          .valid
		.sink3_channel       (cmd_demux_003_src0_channel),             //          .channel
		.sink3_data          (cmd_demux_003_src0_data),                //          .data
		.sink3_startofpacket (cmd_demux_003_src0_startofpacket),       //          .startofpacket
		.sink3_endofpacket   (cmd_demux_003_src0_endofpacket),         //          .endofpacket
		.sink4_ready         (cmd_demux_004_src0_ready),               //     sink4.ready
		.sink4_valid         (cmd_demux_004_src0_valid),               //          .valid
		.sink4_channel       (cmd_demux_004_src0_channel),             //          .channel
		.sink4_data          (cmd_demux_004_src0_data),                //          .data
		.sink4_startofpacket (cmd_demux_004_src0_startofpacket),       //          .startofpacket
		.sink4_endofpacket   (cmd_demux_004_src0_endofpacket),         //          .endofpacket
		.sink5_ready         (cmd_demux_005_src0_ready),               //     sink5.ready
		.sink5_valid         (cmd_demux_005_src0_valid),               //          .valid
		.sink5_channel       (cmd_demux_005_src0_channel),             //          .channel
		.sink5_data          (cmd_demux_005_src0_data),                //          .data
		.sink5_startofpacket (cmd_demux_005_src0_startofpacket),       //          .startofpacket
		.sink5_endofpacket   (cmd_demux_005_src0_endofpacket),         //          .endofpacket
		.sink6_ready         (cmd_demux_006_src0_ready),               //     sink6.ready
		.sink6_valid         (cmd_demux_006_src0_valid),               //          .valid
		.sink6_channel       (cmd_demux_006_src0_channel),             //          .channel
		.sink6_data          (cmd_demux_006_src0_data),                //          .data
		.sink6_startofpacket (cmd_demux_006_src0_startofpacket),       //          .startofpacket
		.sink6_endofpacket   (cmd_demux_006_src0_endofpacket),         //          .endofpacket
		.sink7_ready         (cmd_demux_007_src0_ready),               //     sink7.ready
		.sink7_valid         (cmd_demux_007_src0_valid),               //          .valid
		.sink7_channel       (cmd_demux_007_src0_channel),             //          .channel
		.sink7_data          (cmd_demux_007_src0_data),                //          .data
		.sink7_startofpacket (cmd_demux_007_src0_startofpacket),       //          .startofpacket
		.sink7_endofpacket   (cmd_demux_007_src0_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_mux cmd_mux_002 (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                  //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                  //          .valid
		.src_data            (cmd_mux_002_src_data),                   //          .data
		.src_channel         (cmd_mux_002_src_channel),                //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),            //          .endofpacket
		.sink0_ready         (cmd_demux_004_src1_ready),               //     sink0.ready
		.sink0_valid         (cmd_demux_004_src1_valid),               //          .valid
		.sink0_channel       (cmd_demux_004_src1_channel),             //          .channel
		.sink0_data          (cmd_demux_004_src1_data),                //          .data
		.sink0_startofpacket (cmd_demux_004_src1_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_004_src1_endofpacket),         //          .endofpacket
		.sink1_ready         (cmd_demux_007_src1_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_007_src1_valid),               //          .valid
		.sink1_channel       (cmd_demux_007_src1_channel),             //          .channel
		.sink1_data          (cmd_demux_007_src1_data),                //          .data
		.sink1_startofpacket (cmd_demux_007_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_007_src1_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_mux cmd_mux_003 (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                  //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                  //          .valid
		.src_data            (cmd_mux_003_src_data),                   //          .data
		.src_channel         (cmd_mux_003_src_channel),                //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),            //          .endofpacket
		.sink0_ready         (cmd_demux_003_src1_ready),               //     sink0.ready
		.sink0_valid         (cmd_demux_003_src1_valid),               //          .valid
		.sink0_channel       (cmd_demux_003_src1_channel),             //          .channel
		.sink0_data          (cmd_demux_003_src1_data),                //          .data
		.sink0_startofpacket (cmd_demux_003_src1_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_003_src1_endofpacket),         //          .endofpacket
		.sink1_ready         (cmd_demux_006_src1_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_006_src1_valid),               //          .valid
		.sink1_channel       (cmd_demux_006_src1_channel),             //          .channel
		.sink1_data          (cmd_demux_006_src1_data),                //          .data
		.sink1_startofpacket (cmd_demux_006_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_006_src1_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_cmd_mux cmd_mux_004 (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                  //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                  //          .valid
		.src_data            (cmd_mux_004_src_data),                   //          .data
		.src_channel         (cmd_mux_004_src_channel),                //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),            //          .endofpacket
		.sink0_ready         (cmd_demux_002_src1_ready),               //     sink0.ready
		.sink0_valid         (cmd_demux_002_src1_valid),               //          .valid
		.sink0_channel       (cmd_demux_002_src1_channel),             //          .channel
		.sink0_data          (cmd_demux_002_src1_data),                //          .data
		.sink0_startofpacket (cmd_demux_002_src1_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src1_endofpacket),         //          .endofpacket
		.sink1_ready         (cmd_demux_005_src1_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_005_src1_valid),               //          .valid
		.sink1_channel       (cmd_demux_005_src1_channel),             //          .channel
		.sink1_data          (cmd_demux_005_src1_data),                //          .data
		.sink1_startofpacket (cmd_demux_005_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_005_src1_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (clk_0_clk_clk),                          //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                   //      sink.ready
		.sink_channel       (router_008_src_channel),                 //          .channel
		.sink_data          (router_008_src_data),                    //          .data
		.sink_startofpacket (router_008_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_008_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_src0_data),                    //          .data
		.src0_channel       (rsp_demux_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_src1_data),                    //          .data
		.src1_channel       (rsp_demux_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)              //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (
		.clk                (clk_0_clk_clk),                          //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                   //      sink.ready
		.sink_channel       (router_009_src_channel),                 //          .channel
		.sink_data          (router_009_src_data),                    //          .data
		.sink_startofpacket (router_009_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_009_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),               //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),               //          .valid
		.src0_data          (rsp_demux_001_src0_data),                //          .data
		.src0_channel       (rsp_demux_001_src0_channel),             //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),       //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),         //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),               //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),               //          .valid
		.src1_data          (rsp_demux_001_src1_data),                //          .data
		.src1_channel       (rsp_demux_001_src1_channel),             //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),       //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket),         //          .endofpacket
		.src2_ready         (rsp_demux_001_src2_ready),               //      src2.ready
		.src2_valid         (rsp_demux_001_src2_valid),               //          .valid
		.src2_data          (rsp_demux_001_src2_data),                //          .data
		.src2_channel       (rsp_demux_001_src2_channel),             //          .channel
		.src2_startofpacket (rsp_demux_001_src2_startofpacket),       //          .startofpacket
		.src2_endofpacket   (rsp_demux_001_src2_endofpacket),         //          .endofpacket
		.src3_ready         (rsp_demux_001_src3_ready),               //      src3.ready
		.src3_valid         (rsp_demux_001_src3_valid),               //          .valid
		.src3_data          (rsp_demux_001_src3_data),                //          .data
		.src3_channel       (rsp_demux_001_src3_channel),             //          .channel
		.src3_startofpacket (rsp_demux_001_src3_startofpacket),       //          .startofpacket
		.src3_endofpacket   (rsp_demux_001_src3_endofpacket),         //          .endofpacket
		.src4_ready         (rsp_demux_001_src4_ready),               //      src4.ready
		.src4_valid         (rsp_demux_001_src4_valid),               //          .valid
		.src4_data          (rsp_demux_001_src4_data),                //          .data
		.src4_channel       (rsp_demux_001_src4_channel),             //          .channel
		.src4_startofpacket (rsp_demux_001_src4_startofpacket),       //          .startofpacket
		.src4_endofpacket   (rsp_demux_001_src4_endofpacket),         //          .endofpacket
		.src5_ready         (rsp_demux_001_src5_ready),               //      src5.ready
		.src5_valid         (rsp_demux_001_src5_valid),               //          .valid
		.src5_data          (rsp_demux_001_src5_data),                //          .data
		.src5_channel       (rsp_demux_001_src5_channel),             //          .channel
		.src5_startofpacket (rsp_demux_001_src5_startofpacket),       //          .startofpacket
		.src5_endofpacket   (rsp_demux_001_src5_endofpacket),         //          .endofpacket
		.src6_ready         (rsp_demux_001_src6_ready),               //      src6.ready
		.src6_valid         (rsp_demux_001_src6_valid),               //          .valid
		.src6_data          (rsp_demux_001_src6_data),                //          .data
		.src6_channel       (rsp_demux_001_src6_channel),             //          .channel
		.src6_startofpacket (rsp_demux_001_src6_startofpacket),       //          .startofpacket
		.src6_endofpacket   (rsp_demux_001_src6_endofpacket),         //          .endofpacket
		.src7_ready         (rsp_demux_001_src7_ready),               //      src7.ready
		.src7_valid         (rsp_demux_001_src7_valid),               //          .valid
		.src7_data          (rsp_demux_001_src7_data),                //          .data
		.src7_channel       (rsp_demux_001_src7_channel),             //          .channel
		.src7_startofpacket (rsp_demux_001_src7_startofpacket),       //          .startofpacket
		.src7_endofpacket   (rsp_demux_001_src7_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_demux rsp_demux_002 (
		.clk                (clk_0_clk_clk),                          //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                   //      sink.ready
		.sink_channel       (router_010_src_channel),                 //          .channel
		.sink_data          (router_010_src_data),                    //          .data
		.sink_startofpacket (router_010_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_010_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),               //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),               //          .valid
		.src0_data          (rsp_demux_002_src0_data),                //          .data
		.src0_channel       (rsp_demux_002_src0_channel),             //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),       //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),         //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),               //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),               //          .valid
		.src1_data          (rsp_demux_002_src1_data),                //          .data
		.src1_channel       (rsp_demux_002_src1_channel),             //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),       //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_demux rsp_demux_003 (
		.clk                (clk_0_clk_clk),                          //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                   //      sink.ready
		.sink_channel       (router_011_src_channel),                 //          .channel
		.sink_data          (router_011_src_data),                    //          .data
		.sink_startofpacket (router_011_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_011_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),               //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),               //          .valid
		.src0_data          (rsp_demux_003_src0_data),                //          .data
		.src0_channel       (rsp_demux_003_src0_channel),             //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),       //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),         //          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),               //      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),               //          .valid
		.src1_data          (rsp_demux_003_src1_data),                //          .data
		.src1_channel       (rsp_demux_003_src1_channel),             //          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),       //          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_demux rsp_demux_004 (
		.clk                (clk_0_clk_clk),                          //       clk.clk
		.reset              (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                   //      sink.ready
		.sink_channel       (router_012_src_channel),                 //          .channel
		.sink_data          (router_012_src_data),                    //          .data
		.sink_startofpacket (router_012_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_012_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),               //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),               //          .valid
		.src0_data          (rsp_demux_004_src0_data),                //          .data
		.src0_channel       (rsp_demux_004_src0_channel),             //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),       //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),         //          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),               //      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),               //          .valid
		.src1_data          (rsp_demux_004_src1_data),                //          .data
		.src1_channel       (rsp_demux_004_src1_channel),             //          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),       //          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                      //       src.ready
		.src_valid           (rsp_mux_src_valid),                      //          .valid
		.src_data            (rsp_mux_src_data),                       //          .data
		.src_channel         (rsp_mux_src_channel),                    //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                   //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                   //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                 //          .channel
		.sink0_data          (rsp_demux_src0_data),                    //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),             //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),               //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),             //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_mux rsp_mux_001 (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                  //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                  //          .valid
		.src_data            (rsp_mux_001_src_data),                   //          .data
		.src_channel         (rsp_mux_001_src_channel),                //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),            //          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                   //     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                   //          .valid
		.sink0_channel       (rsp_demux_src1_channel),                 //          .channel
		.sink0_data          (rsp_demux_src1_data),                    //          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket),             //          .endofpacket
		.sink1_ready         (rsp_demux_001_src1_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_001_src1_valid),               //          .valid
		.sink1_channel       (rsp_demux_001_src1_channel),             //          .channel
		.sink1_data          (rsp_demux_001_src1_data),                //          .data
		.sink1_startofpacket (rsp_demux_001_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src1_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_mux rsp_mux_002 (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                  //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                  //          .valid
		.src_data            (rsp_mux_002_src_data),                   //          .data
		.src_channel         (rsp_mux_002_src_channel),                //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),            //          .endofpacket
		.sink0_ready         (rsp_demux_001_src2_ready),               //     sink0.ready
		.sink0_valid         (rsp_demux_001_src2_valid),               //          .valid
		.sink0_channel       (rsp_demux_001_src2_channel),             //          .channel
		.sink0_data          (rsp_demux_001_src2_data),                //          .data
		.sink0_startofpacket (rsp_demux_001_src2_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src2_endofpacket),         //          .endofpacket
		.sink1_ready         (rsp_demux_004_src0_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_004_src0_valid),               //          .valid
		.sink1_channel       (rsp_demux_004_src0_channel),             //          .channel
		.sink1_data          (rsp_demux_004_src0_data),                //          .data
		.sink1_startofpacket (rsp_demux_004_src0_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_004_src0_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_mux rsp_mux_003 (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_003_src_ready),                  //       src.ready
		.src_valid           (rsp_mux_003_src_valid),                  //          .valid
		.src_data            (rsp_mux_003_src_data),                   //          .data
		.src_channel         (rsp_mux_003_src_channel),                //          .channel
		.src_startofpacket   (rsp_mux_003_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (rsp_mux_003_src_endofpacket),            //          .endofpacket
		.sink0_ready         (rsp_demux_001_src3_ready),               //     sink0.ready
		.sink0_valid         (rsp_demux_001_src3_valid),               //          .valid
		.sink0_channel       (rsp_demux_001_src3_channel),             //          .channel
		.sink0_data          (rsp_demux_001_src3_data),                //          .data
		.sink0_startofpacket (rsp_demux_001_src3_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src3_endofpacket),         //          .endofpacket
		.sink1_ready         (rsp_demux_003_src0_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_003_src0_valid),               //          .valid
		.sink1_channel       (rsp_demux_003_src0_channel),             //          .channel
		.sink1_data          (rsp_demux_003_src0_data),                //          .data
		.sink1_startofpacket (rsp_demux_003_src0_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_003_src0_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_mux rsp_mux_004 (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_004_src_ready),                  //       src.ready
		.src_valid           (rsp_mux_004_src_valid),                  //          .valid
		.src_data            (rsp_mux_004_src_data),                   //          .data
		.src_channel         (rsp_mux_004_src_channel),                //          .channel
		.src_startofpacket   (rsp_mux_004_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (rsp_mux_004_src_endofpacket),            //          .endofpacket
		.sink0_ready         (rsp_demux_001_src4_ready),               //     sink0.ready
		.sink0_valid         (rsp_demux_001_src4_valid),               //          .valid
		.sink0_channel       (rsp_demux_001_src4_channel),             //          .channel
		.sink0_data          (rsp_demux_001_src4_data),                //          .data
		.sink0_startofpacket (rsp_demux_001_src4_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src4_endofpacket),         //          .endofpacket
		.sink1_ready         (rsp_demux_002_src0_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_002_src0_valid),               //          .valid
		.sink1_channel       (rsp_demux_002_src0_channel),             //          .channel
		.sink1_data          (rsp_demux_002_src0_data),                //          .data
		.sink1_startofpacket (rsp_demux_002_src0_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_002_src0_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_mux rsp_mux_005 (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_005_src_ready),                  //       src.ready
		.src_valid           (rsp_mux_005_src_valid),                  //          .valid
		.src_data            (rsp_mux_005_src_data),                   //          .data
		.src_channel         (rsp_mux_005_src_channel),                //          .channel
		.src_startofpacket   (rsp_mux_005_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (rsp_mux_005_src_endofpacket),            //          .endofpacket
		.sink0_ready         (rsp_demux_001_src5_ready),               //     sink0.ready
		.sink0_valid         (rsp_demux_001_src5_valid),               //          .valid
		.sink0_channel       (rsp_demux_001_src5_channel),             //          .channel
		.sink0_data          (rsp_demux_001_src5_data),                //          .data
		.sink0_startofpacket (rsp_demux_001_src5_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src5_endofpacket),         //          .endofpacket
		.sink1_ready         (rsp_demux_004_src1_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_004_src1_valid),               //          .valid
		.sink1_channel       (rsp_demux_004_src1_channel),             //          .channel
		.sink1_data          (rsp_demux_004_src1_data),                //          .data
		.sink1_startofpacket (rsp_demux_004_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_004_src1_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_mux rsp_mux_006 (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_006_src_ready),                  //       src.ready
		.src_valid           (rsp_mux_006_src_valid),                  //          .valid
		.src_data            (rsp_mux_006_src_data),                   //          .data
		.src_channel         (rsp_mux_006_src_channel),                //          .channel
		.src_startofpacket   (rsp_mux_006_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (rsp_mux_006_src_endofpacket),            //          .endofpacket
		.sink0_ready         (rsp_demux_001_src6_ready),               //     sink0.ready
		.sink0_valid         (rsp_demux_001_src6_valid),               //          .valid
		.sink0_channel       (rsp_demux_001_src6_channel),             //          .channel
		.sink0_data          (rsp_demux_001_src6_data),                //          .data
		.sink0_startofpacket (rsp_demux_001_src6_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src6_endofpacket),         //          .endofpacket
		.sink1_ready         (rsp_demux_003_src1_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_003_src1_valid),               //          .valid
		.sink1_channel       (rsp_demux_003_src1_channel),             //          .channel
		.sink1_data          (rsp_demux_003_src1_data),                //          .data
		.sink1_startofpacket (rsp_demux_003_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_003_src1_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_rsp_mux rsp_mux_007 (
		.clk                 (clk_0_clk_clk),                          //       clk.clk
		.reset               (CPU0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_007_src_ready),                  //       src.ready
		.src_valid           (rsp_mux_007_src_valid),                  //          .valid
		.src_data            (rsp_mux_007_src_data),                   //          .data
		.src_channel         (rsp_mux_007_src_channel),                //          .channel
		.src_startofpacket   (rsp_mux_007_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (rsp_mux_007_src_endofpacket),            //          .endofpacket
		.sink0_ready         (rsp_demux_001_src7_ready),               //     sink0.ready
		.sink0_valid         (rsp_demux_001_src7_valid),               //          .valid
		.sink0_channel       (rsp_demux_001_src7_channel),             //          .channel
		.sink0_data          (rsp_demux_001_src7_data),                //          .data
		.sink0_startofpacket (rsp_demux_001_src7_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src7_endofpacket),         //          .endofpacket
		.sink1_ready         (rsp_demux_002_src1_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_002_src1_valid),               //          .valid
		.sink1_channel       (rsp_demux_002_src1_channel),             //          .channel
		.sink1_data          (rsp_demux_002_src1_data),                //          .data
		.sink1_startofpacket (rsp_demux_002_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_002_src1_endofpacket)          //          .endofpacket
	);

	SEProjetoFinal_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (clk_0_clk_clk),                                   // in_clk_0.clk
		.in_rst_0_reset (CPU0_reset_reset_bridge_in_reset_reset),          // in_rst_0.reset
		.in_0_data      (cpu0_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cpu0_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cpu0_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                    //         .error
	);

	SEProjetoFinal_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (clk_0_clk_clk),                          // in_clk_0.clk
		.in_rst_0_reset (CPU0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sram_s1_agent_rdata_fifo_src_data),      //     in_0.data
		.in_0_valid     (sram_s1_agent_rdata_fifo_src_valid),     //         .valid
		.in_0_ready     (sram_s1_agent_rdata_fifo_src_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),       //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),      //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),      //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)       //         .error
	);

	SEProjetoFinal_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (clk_0_clk_clk),                                   // in_clk_0.clk
		.in_rst_0_reset (CPU0_reset_reset_bridge_in_reset_reset),          // in_rst_0.reset
		.in_0_data      (cpu3_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cpu3_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cpu3_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),               //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),               //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                //         .error
	);

	SEProjetoFinal_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (clk_0_clk_clk),                                   // in_clk_0.clk
		.in_rst_0_reset (CPU0_reset_reset_bridge_in_reset_reset),          // in_rst_0.reset
		.in_0_data      (cpu2_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cpu2_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cpu2_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),                //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),               //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),               //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)                //         .error
	);

	SEProjetoFinal_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (clk_0_clk_clk),                                   // in_clk_0.clk
		.in_rst_0_reset (CPU0_reset_reset_bridge_in_reset_reset),          // in_rst_0.reset
		.in_0_data      (cpu1_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cpu1_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cpu1_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),                //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),               //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),               //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)                //         .error
	);

endmodule
