Good.
Now **calm, structured, REAL Day-5** â€” no rushing, no randomness.

You are officially entering **verification mindset**, which is where *most students fail*.

---

# ğŸ”¥ **DAY-5 â€” RTL VERIFICATION FUNDAMENTALS (CORE SKILL)**

> *â€œIf you canâ€™t verify it, you donâ€™t own the design.â€*

### ğŸ¯ **End-of-Day Outcome**

By the end of Day-5, you must be able to **confidently answer in an interview**:

> â€œHow did you verify your design?â€

---

## ğŸ§  **Before Touching Code (15 min â€“ Read Only)**

### Understand this clearly:

* RTL design = *what the hardware does*
* Testbench = *how you prove it works*
* **Testbench is NOT synthesizable**
* Verification is **50â€“60% of real VLSI jobs**

---

## ğŸ§© **What Exactly Is a Testbench? (Core Concept)**

A testbench:
âœ” Generates inputs
âœ” Applies clock & reset
âœ” Observes outputs
âœ” Checks correctness
âœ” Reports PASS / FAIL

**RTL without TB = useless in industry**

---

## ğŸ› ï¸ **DAY-5 HANDS-ON TASKS (CLEAN FLOW)**

We will **NOT write new RTL today**.
We will **verify what you already built**.

---

## 1ï¸âƒ£ Pick ONE Old Design (Mandatory)

Choose **one**:

* 4:1 MUX
* 8-bit ALU
* Register File (**best choice**)

ğŸ‘‰ Use the same RTL â€” *do not modify it*.

---

## 2ï¸âƒ£ Rewrite Testbench â€” Proper Structure

Your TB **must have these blocks**:

### âœ” Clock Generator

```verilog
always #5 clk = ~clk;
```

### âœ” Reset Task (if applicable)

```verilog
task apply_reset;
begin
  rst = 1;
  #10;
  rst = 0;
end
endtask
```

### âœ” Stimulus Block

```verilog
initial begin
  // apply inputs
end
```

---

## 3ï¸âƒ£ Convert TB to **Self-Checking** (IMPORTANT)

Instead of only `$monitor`, add logic like:

```verilog
if (result !== expected)
    $display("FAIL: A=%0d B=%0d opcode=%b", A, B, opcode);
else
    $display("PASS");
```

### Interview gold line:

> â€œI used self-checking testbenches to automatically validate outputs.â€

---

## 4ï¸âƒ£ Add Corner-Case Tests

Depending on design:

### For ALU:

âœ” A = 0
âœ” B = 0
âœ” Max value (255)
âœ” Overflow case

### For Register File:

âœ” Write â†’ Read same cycle
âœ” Read before write
âœ” Write disabled case

---

## 5ï¸âƒ£ Understand These (REVISION NOTES)

You must be able to explain:

### `$display` vs `$monitor`

| $display           | $monitor                |
| ------------------ | ----------------------- |
| Prints once        | Prints on every change  |
| Used for pass/fail | Used for waveform debug |

### Blocking vs Non-Blocking in TB

* TB â†’ blocking `=` is fine
* RTL sequential â†’ non-blocking `<=` only

---

## 6ï¸âƒ£ Generate Waveforms (Mandatory)

âœ” Add:

```verilog
$dumpfile("dump.vcd");
$dumpvars;
```

âœ” View waveform
âœ” Correlate signal changes with clock edges

---

## 7ï¸âƒ£ Git Commit (Very Important)

**Commit message:**

```
Day-5: self-checking testbench and verification
```

---

# ğŸ“Œ **What You Submit to Me**

Send **ONLY this**:
1ï¸âƒ£ â€œDay-5 completedâ€
2ï¸âƒ£ Which design you verified
3ï¸âƒ£ Paste **one self-checking TB snippet**

Iâ€™ll review like an **interviewer**.

---

