// File: m_flatten.v
// Generated by MyHDL 0.9dev
// Date: Thu Mar 26 04:59:22 2015


`timescale 1ns/10ps

module m_flatten (
    flat
);


output [143:0] flat;
wire [143:0] flat;

wire [8:0] mcol;
wire [143:0] flat_i;


assign mcol = 0;

assign flat_i[144-1:135] = None;
assign flat_i[135-1:126] = None;
assign flat_i[126-1:117] = None;
assign flat_i[117-1:108] = None;
assign flat_i[108-1:99] = None;
assign flat_i[99-1:90] = None;
assign flat_i[90-1:81] = None;
assign flat_i[81-1:72] = None;
assign flat_i[72-1:63] = None;
assign flat_i[63-1:54] = None;
assign flat_i[54-1:45] = None;
assign flat_i[45-1:36] = None;
assign flat_i[36-1:27] = None;
assign flat_i[27-1:18] = None;
assign flat_i[18-1:9] = None;
assign flat_i[9-1:0] = mcol[9-1:0];



assign flat = flat_i;

endmodule
