{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698628541960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698628541967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 20:15:41 2023 " "Processing started: Sun Oct 29 20:15:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698628541967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628541967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_tbird -c top_tbird " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_tbird -c top_tbird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628541967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698628542985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698628542987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tbird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_tbird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_tbird-top_tbird_arch " "Found design unit 1: top_tbird-top_tbird_arch" {  } { { "top_tbird.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/top_tbird.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698628557931 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_tbird " "Found entity 1: top_tbird" {  } { { "top_tbird.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/top_tbird.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698628557931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628557931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thunderbird_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thunderbird_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thunderbird_fsm-behaviour " "Found design unit 1: thunderbird_fsm-behaviour" {  } { { "thunderbird_fsm.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/thunderbird_fsm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698628557931 ""} { "Info" "ISGN_ENTITY_NAME" "1 thunderbird_fsm " "Found entity 1: thunderbird_fsm" {  } { { "thunderbird_fsm.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/thunderbird_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698628557931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628557931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-horrible_method " "Found design unit 1: clock_divider-horrible_method" {  } { { "clock_divider.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/clock_divider.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698628557947 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/clock_divider.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698628557947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628557947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_tbird " "Elaborating entity \"top_tbird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698628557997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "top_tbird.vhd" "divider" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/top_tbird.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698628557997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thunderbird_fsm thunderbird_fsm:FSM " "Elaborating entity \"thunderbird_fsm\" for hierarchy \"thunderbird_fsm:FSM\"" {  } { { "top_tbird.vhd" "FSM" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/top_tbird.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698628558063 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lights_L\[0\] thunderbird_fsm.vhd(68) " "Inferred latch for \"o_lights_L\[0\]\" at thunderbird_fsm.vhd(68)" {  } { { "thunderbird_fsm.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/thunderbird_fsm.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628558063 "|top_tbird|thunderbird_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lights_L\[1\] thunderbird_fsm.vhd(68) " "Inferred latch for \"o_lights_L\[1\]\" at thunderbird_fsm.vhd(68)" {  } { { "thunderbird_fsm.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/thunderbird_fsm.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628558063 "|top_tbird|thunderbird_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lights_L\[2\] thunderbird_fsm.vhd(68) " "Inferred latch for \"o_lights_L\[2\]\" at thunderbird_fsm.vhd(68)" {  } { { "thunderbird_fsm.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/thunderbird_fsm.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628558063 "|top_tbird|thunderbird_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lights_R\[0\] thunderbird_fsm.vhd(63) " "Inferred latch for \"o_lights_R\[0\]\" at thunderbird_fsm.vhd(63)" {  } { { "thunderbird_fsm.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/thunderbird_fsm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628558063 "|top_tbird|thunderbird_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lights_R\[1\] thunderbird_fsm.vhd(63) " "Inferred latch for \"o_lights_R\[1\]\" at thunderbird_fsm.vhd(63)" {  } { { "thunderbird_fsm.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/thunderbird_fsm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628558063 "|top_tbird|thunderbird_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lights_R\[2\] thunderbird_fsm.vhd(63) " "Inferred latch for \"o_lights_R\[2\]\" at thunderbird_fsm.vhd(63)" {  } { { "thunderbird_fsm.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab8/thunderbird_fsm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628558069 "|top_tbird|thunderbird_fsm:FSM"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698628558721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698628559445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698628559445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698628559521 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698628559521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698628559521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698628559521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698628559545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 20:15:59 2023 " "Processing ended: Sun Oct 29 20:15:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698628559545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698628559545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698628559545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698628559545 ""}
