{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 17:28:25 2015 " "Info: Processing started: Fri Dec 11 17:28:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_simple -c ALU_simple " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_simple -c ALU_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_to_1_16_bits-arc " "Info: Found design unit 1: mux_4_to_1_16_bits-arc" {  } { { "../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1_16_bits " "Info: Found entity 1: mux_4_to_1_16_bits" {  } { { "../mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" "" { Text "D:/Quartus_Tests/askisi_5/mux_4_to_1_16_bits/mux_4_to_1_16_bits.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../add_sub_simple/add_sub_simple.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file ../add_sub_simple/add_sub_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa_1bit-fa_arc " "Info: Found design unit 1: fa_1bit-fa_arc" {  } { { "../add_sub_simple/add_sub_simple.vhd" "" { Text "D:/Quartus_Tests/askisi_5/add_sub_simple/add_sub_simple.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add_sub_simple-arc " "Info: Found design unit 2: add_sub_simple-arc" {  } { { "../add_sub_simple/add_sub_simple.vhd" "" { Text "D:/Quartus_Tests/askisi_5/add_sub_simple/add_sub_simple.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 fa_1bit " "Info: Found entity 1: fa_1bit" {  } { { "../add_sub_simple/add_sub_simple.vhd" "" { Text "D:/Quartus_Tests/askisi_5/add_sub_simple/add_sub_simple.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 add_sub_simple " "Info: Found entity 2: add_sub_simple" {  } { { "../add_sub_simple/add_sub_simple.vhd" "" { Text "D:/Quartus_Tests/askisi_5/add_sub_simple/add_sub_simple.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_simple.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ALU_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_pack_simple " "Info: Found design unit 1: alu_pack_simple" {  } { { "ALU_simple.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_simple/ALU_simple.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_simple-alu_arc_simple " "Info: Found design unit 2: ALU_simple-alu_arc_simple" {  } { { "ALU_simple.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_simple/ALU_simple.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ALU_simple " "Info: Found entity 1: ALU_simple" {  } { { "ALU_simple.vhd" "" { Text "D:/Quartus_Tests/askisi_5/ALU_simple/ALU_simple.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_simple " "Info: Elaborating entity \"ALU_simple\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_simple add_sub_simple:ADD_ACTION " "Info: Elaborating entity \"add_sub_simple\" for hierarchy \"add_sub_simple:ADD_ACTION\"" {  } { { "ALU_simple.vhd" "ADD_ACTION" { Text "D:/Quartus_Tests/askisi_5/ALU_simple/ALU_simple.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_1bit add_sub_simple:ADD_ACTION\|fa_1bit:\\G:15:FA " "Info: Elaborating entity \"fa_1bit\" for hierarchy \"add_sub_simple:ADD_ACTION\|fa_1bit:\\G:15:FA\"" {  } { { "../add_sub_simple/add_sub_simple.vhd" "\\G:15:FA" { Text "D:/Quartus_Tests/askisi_5/add_sub_simple/add_sub_simple.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_to_1_16_bits mux_4_to_1_16_bits:ACTION_CHOICE " "Info: Elaborating entity \"mux_4_to_1_16_bits\" for hierarchy \"mux_4_to_1_16_bits:ACTION_CHOICE\"" {  } { { "ALU_simple.vhd" "ACTION_CHOICE" { Text "D:/Quartus_Tests/askisi_5/ALU_simple/ALU_simple.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Info: Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Info: Implemented 35 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info: Implemented 48 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Allocated 276 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 17:28:50 2015 " "Info: Processing ended: Fri Dec 11 17:28:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
