# RVlab_SoC
System on Chip in TU Berlin

## Ex. 4: DMA / TL-UL host implementation
> implement a simple TL-UL host. master bus. <br>
> TL-UL Protocol: Tilelink Uncached Lightweight. integrated in RISC-V <br>
[specification](https://github.com/SonyaX20/RVlab_SoC/blob/main/risc-v-lab-group-01/docs/resources/res/tilelink-spec-1.8.0.pdf)
