#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000173a386eaa0 .scope module, "pwm_ctrl" "pwm_ctrl" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "pow2_cfg";
    .port_info 3 /INPUT 2 "pow5_cfg";
    .port_info 4 /INPUT 7 "duty_cfg";
    .port_info 5 /INPUT 1 "cfg_valid";
    .port_info 6 /OUTPUT 1 "pwm_out";
L_00000173a3930088 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v00000173a38a3770_0 .net/2s *"_ivl_0", 31 0, L_00000173a3930088;  1 drivers
L_00000173a39300d0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v00000173a38a3810_0 .net *"_ivl_7", 8 0, L_00000173a39300d0;  1 drivers
o00000173a38aa348 .functor BUFZ 1, C4<z>; HiZ drive
v00000173a38a3a90_0 .net "cfg_valid", 0 0, o00000173a38aa348;  0 drivers
o00000173a38a9ec8 .functor BUFZ 1, C4<z>; HiZ drive
v00000173a38a2eb0_0 .net "clk", 0 0, o00000173a38a9ec8;  0 drivers
o00000173a38aa378 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000173a38a2d70_0 .net "duty_cfg", 6 0, o00000173a38aa378;  0 drivers
v00000173a38a2cd0_0 .var "duty_reg", 6 0;
o00000173a38a9f58 .functor BUFZ 2, C4<zz>; HiZ drive
v00000173a38a2e10_0 .net "pow2_cfg", 1 0, o00000173a38a9f58;  0 drivers
o00000173a38a9f88 .functor BUFZ 2, C4<zz>; HiZ drive
v00000173a38fd3a0_0 .net "pow5_cfg", 1 0, o00000173a38a9f88;  0 drivers
v00000173a38fba00_0 .net "pwm_out", 0 0, v00000173a38a34f0_0;  1 drivers
o00000173a38a9fb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000173a38fcf40_0 .net "rst", 0 0, o00000173a38a9fb8;  0 drivers
v00000173a38fd440_0 .net "tick", 0 0, v00000173a38a3130_0;  1 drivers
L_00000173a38fd620 .part L_00000173a3930088, 0, 16;
L_00000173a38fcd60 .concat [ 7 9 0 0], v00000173a38a2cd0_0, L_00000173a39300d0;
S_00000173a3892090 .scope module, "freq_div" "freq_scale" 2 29, 3 6 0, S_00000173a386eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "pow2_cfg";
    .port_info 3 /INPUT 2 "pow5_cfg";
    .port_info 4 /OUTPUT 1 "tick";
v00000173a38a2ff0_0 .net "clk", 0 0, o00000173a38a9ec8;  alias, 0 drivers
v00000173a38a38b0_0 .var/i "counter", 31 0;
v00000173a38a3630_0 .var/i "div_factor", 31 0;
v00000173a38a3310_0 .net "pow2_cfg", 1 0, o00000173a38a9f58;  alias, 0 drivers
v00000173a38a3090_0 .net "pow5_cfg", 1 0, o00000173a38a9f88;  alias, 0 drivers
v00000173a38a3950_0 .net "rst", 0 0, o00000173a38a9fb8;  alias, 0 drivers
v00000173a38a3130_0 .var "tick", 0 0;
E_00000173a38a7110 .event posedge, v00000173a38a3950_0, v00000173a38a2ff0_0;
E_00000173a38a7490 .event anyedge, v00000173a38a3310_0, v00000173a38a3090_0;
S_00000173a3892220 .scope module, "pwm_gen" "pwm" 2 38, 4 8 0, S_00000173a386eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "period";
    .port_info 3 /INPUT 16 "duty";
    .port_info 4 /OUTPUT 1 "pwm_out";
P_00000173a38a71d0 .param/l "WIDTH" 0 4 9, +C4<00000000000000000000000000010000>;
v00000173a38a39f0_0 .net "clk", 0 0, o00000173a38a9ec8;  alias, 0 drivers
v00000173a38a33b0_0 .var "cnt", 15 0;
v00000173a38a3450_0 .var "dir", 0 0;
v00000173a38a2f50_0 .net "duty", 15 0, L_00000173a38fcd60;  1 drivers
v00000173a38a2b90_0 .net "period", 15 0, L_00000173a38fd620;  1 drivers
v00000173a38a34f0_0 .var "pwm_out", 0 0;
v00000173a38a36d0_0 .net "rst", 0 0, o00000173a38a9fb8;  alias, 0 drivers
S_00000173a38a9ba0 .scope module, "tb_uart_tx" "tb_uart_tx" 5 3;
 .timescale -9 -12;
P_00000173a3875170 .param/l "BAUD" 1 5 7, +C4<00000000000000011100001000000000>;
P_00000173a38751a8 .param/l "BAUD_DIV" 1 5 8, +C4<00000000000000000000000110110010>;
P_00000173a38751e0 .param/l "CLK_FREQ" 1 5 6, +C4<00000010111110101111000010000000>;
v00000173a38fc360_0 .var "clk", 0 0;
v00000173a38fc5e0_0 .var "data_in", 7 0;
v00000173a38fd120_0 .var "rst", 0 0;
v00000173a38fbe60_0 .net "tx", 0 0, v00000173a38fc180_0;  1 drivers
v00000173a38fc400_0 .net "tx_busy", 0 0, v00000173a38fd080_0;  1 drivers
v00000173a38fd260_0 .var "tx_start", 0 0;
E_00000173a38a7150 .event anyedge, v00000173a38fd080_0;
E_00000173a38a7810 .event negedge, v00000173a38fb8c0_0;
S_00000173a38923b0 .scope module, "dut" "uart_tx" 5 18, 6 16 0, S_00000173a38a9ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "tx_busy";
P_00000173a3866900 .param/l "BAUD_DIV" 0 6 17, +C4<00000000000000000000000110110010>;
P_00000173a3866938 .param/l "DATA" 1 6 30, C4<10>;
P_00000173a3866970 .param/l "IDLE" 1 6 28, C4<00>;
P_00000173a38669a8 .param/l "START" 1 6 29, C4<01>;
P_00000173a38669e0 .param/l "STOP" 1 6 31, C4<11>;
v00000173a38fcfe0_0 .var "baud_cnt", 9 0;
v00000173a38fc040_0 .var "bit_idx", 3 0;
v00000173a38fb8c0_0 .net "clk", 0 0, v00000173a38fc360_0;  1 drivers
v00000173a38fd1c0_0 .net "data_in", 7 0, v00000173a38fc5e0_0;  1 drivers
v00000173a38fc0e0_0 .net "rst", 0 0, v00000173a38fd120_0;  1 drivers
v00000173a38fcb80_0 .var "shifter", 8 0;
v00000173a38fb960_0 .var "state", 1 0;
v00000173a38fc180_0 .var "tx", 0 0;
v00000173a38fd080_0 .var "tx_busy", 0 0;
v00000173a38fc720_0 .net "tx_start", 0 0, v00000173a38fd260_0;  1 drivers
E_00000173a38a6e10 .event posedge, v00000173a38fb8c0_0;
S_00000173a38a9d30 .scope module, "uart_rx" "uart_rx" 7 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "data_valid";
P_00000173a3866fc0 .param/l "BAUD_DIV" 0 7 7, +C4<00000000000000000000000110110010>;
P_00000173a3866ff8 .param/l "DATA" 1 7 19, +C4<00000000000000000000000000000010>;
P_00000173a3867030 .param/l "IDLE" 1 7 17, +C4<00000000000000000000000000000000>;
P_00000173a3867068 .param/l "START" 1 7 18, +C4<00000000000000000000000000000001>;
P_00000173a38670a0 .param/l "STOP" 1 7 20, +C4<00000000000000000000000000000011>;
v00000173a38fc220_0 .var "baud_cnt", 15 0;
v00000173a38fcea0_0 .var "bit_index", 3 0;
o00000173a38aa888 .functor BUFZ 1, C4<z>; HiZ drive
v00000173a38fc4a0_0 .net "clk", 0 0, o00000173a38aa888;  0 drivers
v00000173a38fbaa0_0 .var "data_buf", 7 0;
v00000173a38fcc20_0 .var "data_out", 7 0;
v00000173a38fd300_0 .var "data_valid", 0 0;
o00000173a38aa948 .functor BUFZ 1, C4<z>; HiZ drive
v00000173a38fd4e0_0 .net "rst", 0 0, o00000173a38aa948;  0 drivers
o00000173a38aa978 .functor BUFZ 1, C4<z>; HiZ drive
v00000173a38fd580_0 .net "rx", 0 0, o00000173a38aa978;  0 drivers
v00000173a38fb820_0 .var "state", 1 0;
E_00000173a38a7650 .event posedge, v00000173a38fd4e0_0, v00000173a38fc4a0_0;
    .scope S_00000173a3892090;
T_0 ;
    %wait E_00000173a38a7490;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v00000173a38a3310_0;
    %shiftl 4;
    %load/vec4 v00000173a38a3090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000173a38a3090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_0.2, 9;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v00000173a38a3090_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_0.4, 10;
    %pushi/vec4 25, 0, 32;
    %jmp/1 T_0.5, 10;
T_0.4 ; End of true expr.
    %pushi/vec4 125, 0, 32;
    %jmp/0 T_0.5, 10;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %mul;
    %store/vec4 v00000173a38a3630_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000173a3892090;
T_1 ;
    %wait E_00000173a38a7110;
    %load/vec4 v00000173a38a3950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173a38a38b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a38a3130_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000173a38a38b0_0;
    %load/vec4 v00000173a38a3630_0;
    %muli 1000, 0, 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173a38a38b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a38a3130_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000173a38a38b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000173a38a38b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a38a3130_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000173a3892220;
T_2 ;
    %wait E_00000173a38a7110;
    %load/vec4 v00000173a38a36d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173a38a33b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a38a3450_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000173a38a3450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000173a38a33b0_0;
    %load/vec4 v00000173a38a2b90_0;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a38a3450_0, 0;
    %load/vec4 v00000173a38a33b0_0;
    %subi 1, 0, 16;
    %assign/vec4 v00000173a38a33b0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000173a38a33b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000173a38a33b0_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000173a38a33b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a38a3450_0, 0;
    %load/vec4 v00000173a38a33b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000173a38a33b0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v00000173a38a33b0_0;
    %subi 1, 0, 16;
    %assign/vec4 v00000173a38a33b0_0, 0;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000173a3892220;
T_3 ;
    %wait E_00000173a38a7110;
    %load/vec4 v00000173a38a36d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a38a34f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000173a38a33b0_0;
    %load/vec4 v00000173a38a2f50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000173a38a34f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000173a386eaa0;
T_4 ;
    %wait E_00000173a38a7110;
    %load/vec4 v00000173a38fcf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000173a38a2cd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000173a38a3a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000173a38a2d70_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v00000173a38a2d70_0;
    %assign/vec4 v00000173a38a2cd0_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000173a38923b0;
T_5 ;
    %wait E_00000173a38a6e10;
    %load/vec4 v00000173a38fc0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173a38fb960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a38fc180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a38fd080_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000173a38fcfe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000173a38fc040_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000173a38fcb80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000173a38fb960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a38fc180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a38fd080_0, 0;
    %load/vec4 v00000173a38fc720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000173a38fd1c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 9;
    %assign/vec4 v00000173a38fcb80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000173a38fb960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a38fd080_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000173a38fcfe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000173a38fc040_0, 0;
T_5.7 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v00000173a38fcfe0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000173a38fcfe0_0, 0;
    %load/vec4 v00000173a38fcb80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000173a38fc180_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000173a38fcb80_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173a38fcb80_0, 0;
    %load/vec4 v00000173a38fc040_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000173a38fc040_0, 0;
    %load/vec4 v00000173a38fc040_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173a38fb960_0, 0;
T_5.11 ;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v00000173a38fcfe0_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000173a38fcfe0_0, 0;
T_5.10 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v00000173a38fcfe0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000173a38fcfe0_0, 0;
    %load/vec4 v00000173a38fcb80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000173a38fc180_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000173a38fcb80_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173a38fcb80_0, 0;
    %load/vec4 v00000173a38fc040_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000173a38fc040_0, 0;
    %load/vec4 v00000173a38fc040_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173a38fb960_0, 0;
T_5.15 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v00000173a38fcfe0_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000173a38fcfe0_0, 0;
T_5.14 ;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v00000173a38fcfe0_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000173a38fcfe0_0, 0;
    %load/vec4 v00000173a38fcb80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000173a38fc180_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000173a38fcb80_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173a38fcb80_0, 0;
    %load/vec4 v00000173a38fc040_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000173a38fc040_0, 0;
    %load/vec4 v00000173a38fc040_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173a38fb960_0, 0;
T_5.19 ;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v00000173a38fcfe0_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000173a38fcfe0_0, 0;
T_5.18 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000173a38a9ba0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173a38fc360_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000173a38a9ba0;
T_7 ;
    %delay 10000, 0;
    %load/vec4 v00000173a38fc360_0;
    %inv;
    %store/vec4 v00000173a38fc360_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000173a38a9ba0;
T_8 ;
    %vpi_call 5 33 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 5 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000173a38a9ba0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173a38fd120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173a38fd260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000173a38fc5e0_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173a38fd120_0, 0, 1;
    %wait E_00000173a38a7810;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v00000173a38fc5e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173a38fd260_0, 0, 1;
    %wait E_00000173a38a7810;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173a38fd260_0, 0, 1;
T_8.0 ;
    %load/vec4 v00000173a38fc400_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_00000173a38a7150;
    %jmp T_8.0;
T_8.1 ;
    %delay 1000000, 0;
    %wait E_00000173a38a7810;
    %pushi/vec4 163, 0, 8;
    %store/vec4 v00000173a38fc5e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173a38fd260_0, 0, 1;
    %wait E_00000173a38a7810;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173a38fd260_0, 0, 1;
T_8.2 ;
    %load/vec4 v00000173a38fc400_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.3, 6;
    %wait E_00000173a38a7150;
    %jmp T_8.2;
T_8.3 ;
    %delay 2000000, 0;
    %vpi_call 5 62 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000173a38a9d30;
T_9 ;
    %wait E_00000173a38a7650;
    %load/vec4 v00000173a38fd4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173a38fb820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000173a38fcea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173a38fc220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000173a38fcc20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000173a38fbaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a38fd300_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173a38fd300_0, 0;
    %load/vec4 v00000173a38fb820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v00000173a38fd580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000173a38fb820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173a38fc220_0, 0;
T_9.7 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v00000173a38fc220_0;
    %pad/u 32;
    %cmpi/e 217, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %load/vec4 v00000173a38fd580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000173a38fb820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173a38fc220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000173a38fcea0_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173a38fb820_0, 0;
T_9.12 ;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v00000173a38fc220_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000173a38fc220_0, 0;
T_9.10 ;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v00000173a38fc220_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173a38fc220_0, 0;
    %load/vec4 v00000173a38fd580_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v00000173a38fcea0_0;
    %assign/vec4/off/d v00000173a38fbaa0_0, 4, 5;
    %load/vec4 v00000173a38fcea0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000173a38fb820_0, 0;
T_9.15 ;
    %load/vec4 v00000173a38fcea0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000173a38fcea0_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v00000173a38fc220_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000173a38fc220_0, 0;
T_9.14 ;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v00000173a38fc220_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_9.17, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173a38fc220_0, 0;
    %load/vec4 v00000173a38fd580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %load/vec4 v00000173a38fbaa0_0;
    %assign/vec4 v00000173a38fcc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173a38fd300_0, 0;
T_9.19 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173a38fb820_0, 0;
    %jmp T_9.18;
T_9.17 ;
    %load/vec4 v00000173a38fc220_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000173a38fc220_0, 0;
T_9.18 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../rtl/pwm_ctrl.v";
    "../rtl/freq_scale.v";
    "../rtl/pwm.v";
    "../tb/tb_uart_tx.v";
    "../rtl/uart_tx.v";
    "../rtl/uart_rx.v";
