module cd4 (
  input   clk,
  output reg clkOut
);
  reg [27:0] count=28'd0;
  parameter div=28'd4000000;
  always @(posedge clk) begin
    count <= count+28'd1;
    if(count>=(div-1))
    count <= 28'd0;
    clkOut <= (count<div/2) ? 1'b1:1'b0;
  end

endmodule

testbench

module tb();
reg clk;
wire clkOut;
cd4 uut(clk,clkOut);
always #250 clk=~clk;
initial begin 
clk=0;
end
endmodule
