// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_bin_dense_HH_
#define _a0_bin_dense_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_top_mul_mul_20s_1bkb.h"

namespace ap_rtl {

struct a0_bin_dense : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > wt_mem_0_V_address0;
    sc_out< sc_logic > wt_mem_0_V_ce0;
    sc_in< sc_lv<64> > wt_mem_0_V_q0;
    sc_out< sc_lv<12> > wt_mem_1_V_address0;
    sc_out< sc_logic > wt_mem_1_V_ce0;
    sc_in< sc_lv<64> > wt_mem_1_V_q0;
    sc_out< sc_lv<6> > kh_mem_V_address0;
    sc_out< sc_logic > kh_mem_V_ce0;
    sc_in< sc_lv<64> > kh_mem_V_q0;
    sc_out< sc_lv<10> > dmem_0_0_V_address0;
    sc_out< sc_logic > dmem_0_0_V_ce0;
    sc_out< sc_logic > dmem_0_0_V_we0;
    sc_out< sc_lv<64> > dmem_0_0_V_d0;
    sc_in< sc_lv<64> > dmem_0_0_V_q0;
    sc_out< sc_lv<10> > dmem_0_1_V_address0;
    sc_out< sc_logic > dmem_0_1_V_ce0;
    sc_out< sc_logic > dmem_0_1_V_we0;
    sc_out< sc_lv<64> > dmem_0_1_V_d0;
    sc_in< sc_lv<64> > dmem_0_1_V_q0;
    sc_out< sc_lv<10> > dmem_1_0_V_address0;
    sc_out< sc_logic > dmem_1_0_V_ce0;
    sc_out< sc_logic > dmem_1_0_V_we0;
    sc_out< sc_lv<64> > dmem_1_0_V_d0;
    sc_in< sc_lv<64> > dmem_1_0_V_q0;
    sc_out< sc_lv<10> > dmem_1_1_V_address0;
    sc_out< sc_logic > dmem_1_1_V_ce0;
    sc_out< sc_logic > dmem_1_1_V_we0;
    sc_out< sc_lv<64> > dmem_1_1_V_d0;
    sc_in< sc_lv<64> > dmem_1_1_V_q0;
    sc_in< sc_lv<2> > layer_type_V;
    sc_in< sc_lv<1> > d_i_idx_V;
    sc_in< sc_lv<1> > d_o_idx_V;
    sc_in< sc_lv<16> > o_index_V;
    sc_in< sc_lv<16> > n_inputs;
    sc_in< sc_lv<16> > n_outputs;


    // Module declarations
    a0_bin_dense(sc_module_name name);
    SC_HAS_PROCESS(a0_bin_dense);

    ~a0_bin_dense();

    sc_trace_file* mVcdFile;

    a0_top_mul_mul_20s_1bkb<1,1,20,16,36>* top_mul_mul_20s_1bkb_U1;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > p_Val2_3_reg_502;
    sc_signal< sc_lv<16> > p_5_reg_514;
    sc_signal< sc_lv<1> > d_o_idx_V_read_read_fu_296_p2;
    sc_signal< sc_lv<1> > tmp_fu_525_p2;
    sc_signal< sc_lv<1> > tmp_reg_3635;
    sc_signal< sc_lv<17> > lhs_V_fu_531_p1;
    sc_signal< sc_lv<17> > lhs_V_reg_3643;
    sc_signal< sc_lv<6> > tmp_1147_fu_535_p1;
    sc_signal< sc_lv<6> > tmp_1147_reg_3648;
    sc_signal< sc_lv<1> > sel_tmp_fu_539_p2;
    sc_signal< sc_lv<1> > sel_tmp_reg_3653;
    sc_signal< sc_lv<22> > tmp_s_fu_545_p1;
    sc_signal< sc_lv<22> > tmp_s_reg_3658;
    sc_signal< sc_lv<22> > next_mul_fu_549_p2;
    sc_signal< sc_lv<22> > next_mul_reg_3663;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<16> > o_V_fu_559_p2;
    sc_signal< sc_lv<16> > o_V_reg_3671;
    sc_signal< sc_lv<1> > tmp_1149_reg_3676;
    sc_signal< sc_lv<1> > exitcond_fu_554_p2;
    sc_signal< sc_lv<10> > dmem_0_0_V_addr_reg_3683;
    sc_signal< sc_lv<10> > dmem_0_1_V_addr_reg_3688;
    sc_signal< sc_lv<10> > dmem_1_0_V_addr_reg_3693;
    sc_signal< sc_lv<10> > dmem_1_1_V_addr_reg_3698;
    sc_signal< sc_lv<64> > sel_tmp2_fu_624_p3;
    sc_signal< sc_lv<64> > sel_tmp2_reg_3706;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > o_offset_V_fu_636_p2;
    sc_signal< sc_lv<6> > o_offset_V_reg_3711;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > o_word_V_4_fu_662_p3;
    sc_signal< sc_lv<64> > o_word_V_4_reg_3716;
    sc_signal< sc_lv<1> > tmp_57_fu_670_p2;
    sc_signal< sc_lv<1> > tmp_57_reg_3723;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_57_reg_3723;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_57_reg_3723;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_57_reg_3723;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_57_reg_3723;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_57_reg_3723;
    sc_signal< sc_lv<16> > i_V_fu_719_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > r_V_s_fu_732_p2;
    sc_signal< sc_lv<64> > r_V_s_reg_3762;
    sc_signal< sc_lv<1> > tmp_1150_reg_3767;
    sc_signal< sc_lv<1> > tmp_1151_reg_3772;
    sc_signal< sc_lv<1> > tmp_1152_reg_3777;
    sc_signal< sc_lv<1> > tmp_1153_reg_3782;
    sc_signal< sc_lv<1> > tmp_1154_reg_3787;
    sc_signal< sc_lv<1> > tmp_1155_reg_3792;
    sc_signal< sc_lv<1> > tmp_1156_reg_3797;
    sc_signal< sc_lv<1> > tmp_1157_reg_3802;
    sc_signal< sc_lv<1> > tmp_1158_reg_3807;
    sc_signal< sc_lv<1> > tmp_1159_reg_3812;
    sc_signal< sc_lv<1> > tmp_1160_reg_3817;
    sc_signal< sc_lv<1> > tmp_1161_reg_3822;
    sc_signal< sc_lv<1> > tmp_1162_reg_3827;
    sc_signal< sc_lv<1> > tmp_1163_reg_3832;
    sc_signal< sc_lv<1> > tmp_1164_reg_3837;
    sc_signal< sc_lv<1> > tmp_1165_reg_3842;
    sc_signal< sc_lv<1> > tmp_1166_reg_3847;
    sc_signal< sc_lv<1> > tmp_1167_reg_3852;
    sc_signal< sc_lv<1> > tmp_1168_reg_3857;
    sc_signal< sc_lv<1> > tmp_1169_reg_3862;
    sc_signal< sc_lv<1> > tmp_1170_reg_3867;
    sc_signal< sc_lv<1> > tmp_1171_reg_3872;
    sc_signal< sc_lv<1> > tmp_1172_reg_3877;
    sc_signal< sc_lv<1> > tmp_1173_reg_3882;
    sc_signal< sc_lv<1> > tmp_1174_reg_3887;
    sc_signal< sc_lv<1> > tmp_1175_reg_3892;
    sc_signal< sc_lv<1> > tmp_1176_reg_3897;
    sc_signal< sc_lv<1> > tmp_1177_reg_3902;
    sc_signal< sc_lv<1> > tmp_1178_reg_3907;
    sc_signal< sc_lv<1> > tmp_1179_reg_3912;
    sc_signal< sc_lv<1> > tmp_1180_reg_3917;
    sc_signal< sc_lv<1> > tmp_1181_reg_3922;
    sc_signal< sc_lv<64> > r_V_49_1_fu_1001_p2;
    sc_signal< sc_lv<64> > r_V_49_1_reg_3927;
    sc_signal< sc_lv<1> > tmp_1184_reg_3932;
    sc_signal< sc_lv<1> > tmp_1185_reg_3937;
    sc_signal< sc_lv<1> > tmp_1186_reg_3942;
    sc_signal< sc_lv<1> > tmp_1187_reg_3947;
    sc_signal< sc_lv<1> > tmp_1188_reg_3952;
    sc_signal< sc_lv<1> > tmp_1189_reg_3957;
    sc_signal< sc_lv<1> > tmp_1190_reg_3962;
    sc_signal< sc_lv<1> > tmp_1191_reg_3967;
    sc_signal< sc_lv<1> > tmp_1192_reg_3972;
    sc_signal< sc_lv<1> > tmp_1193_reg_3977;
    sc_signal< sc_lv<1> > tmp_1194_reg_3982;
    sc_signal< sc_lv<1> > tmp_1195_reg_3987;
    sc_signal< sc_lv<1> > tmp_1196_reg_3992;
    sc_signal< sc_lv<1> > tmp_1197_reg_3997;
    sc_signal< sc_lv<1> > tmp_1198_reg_4002;
    sc_signal< sc_lv<1> > tmp_1199_reg_4007;
    sc_signal< sc_lv<1> > tmp_1200_reg_4012;
    sc_signal< sc_lv<1> > tmp_1201_reg_4017;
    sc_signal< sc_lv<1> > tmp_1202_reg_4022;
    sc_signal< sc_lv<1> > tmp_1203_reg_4027;
    sc_signal< sc_lv<1> > tmp_1204_reg_4032;
    sc_signal< sc_lv<1> > tmp_1205_reg_4037;
    sc_signal< sc_lv<1> > tmp_1206_reg_4042;
    sc_signal< sc_lv<1> > tmp_1207_reg_4047;
    sc_signal< sc_lv<1> > tmp_1208_reg_4052;
    sc_signal< sc_lv<1> > tmp_1209_reg_4057;
    sc_signal< sc_lv<1> > tmp_1210_reg_4062;
    sc_signal< sc_lv<1> > tmp_1211_reg_4067;
    sc_signal< sc_lv<1> > tmp_1212_reg_4072;
    sc_signal< sc_lv<1> > tmp_1213_reg_4077;
    sc_signal< sc_lv<1> > tmp_1214_reg_4082;
    sc_signal< sc_lv<1> > tmp_1215_reg_4087;
    sc_signal< sc_lv<2> > tmp_61_reg_4092;
    sc_signal< sc_lv<2> > tmp_62_reg_4097;
    sc_signal< sc_lv<2> > tmp_63_reg_4103;
    sc_signal< sc_lv<2> > tmp_64_reg_4109;
    sc_signal< sc_lv<2> > tmp_65_reg_4115;
    sc_signal< sc_lv<2> > tmp_109_reg_4121;
    sc_signal< sc_lv<2> > tmp_110_reg_4127;
    sc_signal< sc_lv<2> > tmp_111_reg_4133;
    sc_signal< sc_lv<2> > tmp_112_reg_4139;
    sc_signal< sc_lv<2> > tmp_113_reg_4145;
    sc_signal< sc_lv<2> > tmp_114_reg_4151;
    sc_signal< sc_lv<2> > tmp_115_reg_4157;
    sc_signal< sc_lv<2> > tmp_116_reg_4163;
    sc_signal< sc_lv<2> > tmp_117_reg_4169;
    sc_signal< sc_lv<2> > tmp_118_reg_4175;
    sc_signal< sc_lv<2> > tmp_1182_fu_1520_p1;
    sc_signal< sc_lv<2> > tmp_1182_reg_4181;
    sc_signal< sc_lv<2> > tmp_119_reg_4188;
    sc_signal< sc_lv<2> > tmp_120_reg_4193;
    sc_signal< sc_lv<2> > tmp_121_reg_4199;
    sc_signal< sc_lv<2> > tmp_122_reg_4205;
    sc_signal< sc_lv<2> > tmp_123_reg_4211;
    sc_signal< sc_lv<2> > tmp_124_reg_4217;
    sc_signal< sc_lv<2> > tmp_125_reg_4223;
    sc_signal< sc_lv<2> > tmp_126_reg_4229;
    sc_signal< sc_lv<2> > tmp_127_reg_4235;
    sc_signal< sc_lv<2> > tmp_128_reg_4241;
    sc_signal< sc_lv<2> > tmp_129_reg_4247;
    sc_signal< sc_lv<2> > tmp_130_reg_4253;
    sc_signal< sc_lv<2> > tmp_131_reg_4259;
    sc_signal< sc_lv<2> > tmp_132_reg_4265;
    sc_signal< sc_lv<2> > tmp_133_reg_4271;
    sc_signal< sc_lv<2> > tmp_134_reg_4277;
    sc_signal< sc_lv<2> > tmp_147_reg_4284;
    sc_signal< sc_lv<2> > tmp_148_reg_4289;
    sc_signal< sc_lv<2> > tmp_149_reg_4295;
    sc_signal< sc_lv<2> > tmp_150_reg_4301;
    sc_signal< sc_lv<2> > tmp_151_reg_4307;
    sc_signal< sc_lv<2> > tmp_152_reg_4313;
    sc_signal< sc_lv<2> > tmp_153_reg_4319;
    sc_signal< sc_lv<2> > tmp_154_reg_4325;
    sc_signal< sc_lv<2> > tmp_155_reg_4331;
    sc_signal< sc_lv<2> > tmp_156_reg_4337;
    sc_signal< sc_lv<2> > tmp_157_reg_4343;
    sc_signal< sc_lv<2> > tmp_158_reg_4349;
    sc_signal< sc_lv<2> > tmp_159_reg_4355;
    sc_signal< sc_lv<2> > tmp_160_reg_4361;
    sc_signal< sc_lv<2> > tmp_161_reg_4367;
    sc_signal< sc_lv<2> > tmp_1216_fu_1941_p1;
    sc_signal< sc_lv<2> > tmp_1216_reg_4373;
    sc_signal< sc_lv<2> > tmp_162_reg_4380;
    sc_signal< sc_lv<2> > tmp_163_reg_4385;
    sc_signal< sc_lv<2> > tmp_164_reg_4391;
    sc_signal< sc_lv<2> > tmp_165_reg_4397;
    sc_signal< sc_lv<2> > tmp_166_reg_4403;
    sc_signal< sc_lv<2> > tmp_167_reg_4409;
    sc_signal< sc_lv<2> > tmp_168_reg_4415;
    sc_signal< sc_lv<2> > tmp_169_reg_4421;
    sc_signal< sc_lv<2> > tmp_170_reg_4427;
    sc_signal< sc_lv<2> > tmp_171_reg_4433;
    sc_signal< sc_lv<2> > tmp_172_reg_4439;
    sc_signal< sc_lv<2> > tmp_173_reg_4445;
    sc_signal< sc_lv<2> > tmp_174_reg_4451;
    sc_signal< sc_lv<2> > tmp_175_reg_4457;
    sc_signal< sc_lv<2> > tmp_176_reg_4463;
    sc_signal< sc_lv<2> > tmp_177_reg_4469;
    sc_signal< sc_lv<4> > tmp_137_reg_4476;
    sc_signal< sc_lv<4> > tmp_138_reg_4482;
    sc_signal< sc_lv<4> > tmp_139_reg_4489;
    sc_signal< sc_lv<4> > tmp_140_reg_4497;
    sc_signal< sc_lv<4> > tmp_141_reg_4505;
    sc_signal< sc_lv<4> > tmp_142_reg_4513;
    sc_signal< sc_lv<4> > tmp_143_reg_4521;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter4_tmp_143_reg_4521;
    sc_signal< sc_lv<4> > tmp_1183_fu_2435_p1;
    sc_signal< sc_lv<4> > tmp_1183_reg_4530;
    sc_signal< sc_lv<4> > tmp_71_fu_2445_p2;
    sc_signal< sc_lv<4> > tmp_71_reg_4536;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter4_tmp_71_reg_4536;
    sc_signal< sc_lv<4> > tmp_180_reg_4541;
    sc_signal< sc_lv<4> > tmp_181_reg_4547;
    sc_signal< sc_lv<4> > tmp_182_reg_4554;
    sc_signal< sc_lv<4> > tmp_183_reg_4562;
    sc_signal< sc_lv<4> > tmp_184_reg_4570;
    sc_signal< sc_lv<4> > tmp_185_reg_4578;
    sc_signal< sc_lv<4> > tmp_186_reg_4586;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter4_tmp_186_reg_4586;
    sc_signal< sc_lv<4> > tmp_1217_fu_2781_p1;
    sc_signal< sc_lv<4> > tmp_1217_reg_4595;
    sc_signal< sc_lv<4> > tmp_88_fu_2791_p2;
    sc_signal< sc_lv<4> > tmp_88_reg_4601;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter4_tmp_88_reg_4601;
    sc_signal< sc_lv<7> > tmp_76_reg_4606;
    sc_signal< sc_lv<7> > tmp_77_reg_4611;
    sc_signal< sc_lv<7> > tmp_104_reg_4616;
    sc_signal< sc_lv<7> > tmp_105_reg_4621;
    sc_signal< sc_lv<7> > tmp_80_fu_3143_p2;
    sc_signal< sc_lv<7> > tmp_80_reg_4626;
    sc_signal< sc_lv<7> > tmp_1883_s_fu_3169_p2;
    sc_signal< sc_lv<7> > tmp_1883_s_reg_4631;
    sc_signal< sc_lv<16> > sum_V_1_fu_3227_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > kh_off_V_1_fu_3248_p1;
    sc_signal< sc_lv<1> > kh_off_V_1_reg_4646;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<64> > kh_word_V_2_reg_4651;
    sc_signal< sc_lv<16> > ki_V_2_fu_3266_p3;
    sc_signal< sc_lv<16> > ki_V_2_reg_4657;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<36> > p_Val2_1_fu_3597_p2;
    sc_signal< sc_lv<36> > p_Val2_1_reg_4667;
    sc_signal< sc_lv<37> > p_Val2_2_fu_3384_p2;
    sc_signal< sc_lv<37> > p_Val2_2_reg_4672;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<1> > not_s_fu_3504_p2;
    sc_signal< sc_lv<1> > not_s_reg_4677;
    sc_signal< sc_lv<1> > sel_tmp25_demorgan_fu_3516_p2;
    sc_signal< sc_lv<1> > sel_tmp25_demorgan_reg_4682;
    sc_signal< sc_lv<16> > best_out_V_2_fu_3560_p3;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<8> > prediction_V_2_fu_3590_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<16> > p_Val2_7_reg_454;
    sc_signal< sc_lv<8> > p_Val2_s_reg_466;
    sc_signal< sc_lv<16> > p_s_reg_478;
    sc_signal< sc_lv<22> > phi_mul_reg_490;
    sc_signal< sc_lv<32> > tmp_56_fu_589_p1;
    sc_signal< sc_lv<1> > tmp_52_fu_605_p2;
    sc_signal< sc_lv<32> > tmp_59_fu_695_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > tmp_60_fu_713_p1;
    sc_signal< sc_lv<32> > tmp_91_fu_3243_p1;
    sc_signal< sc_lv<32> > tmp_89_fu_3284_p1;
    sc_signal< sc_lv<64> > o_word_V_3_fu_3573_p3;
    sc_signal< sc_lv<64> > p_Result_9_fu_610_p3;
    sc_signal< sc_lv<17> > rhs_V_fu_565_p1;
    sc_signal< sc_lv<17> > r_V_fu_574_p2;
    sc_signal< sc_lv<10> > tmp_55_fu_579_p4;
    sc_signal< sc_lv<16> > tmp_54_fu_569_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_620_p2;
    sc_signal< sc_lv<6> > tmp_1148_fu_632_p1;
    sc_signal< sc_lv<1> > sel_tmp3_fu_641_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_646_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_658_p2;
    sc_signal< sc_lv<64> > sel_tmp5_fu_651_p3;
    sc_signal< sc_lv<22> > rhs_V_4_cast_fu_675_p1;
    sc_signal< sc_lv<9> > r_V_9_fu_685_p4;
    sc_signal< sc_lv<22> > r_V_7_fu_679_p2;
    sc_signal< sc_lv<15> > p_0856_s_fu_703_p4;
    sc_signal< sc_lv<64> > in_wrd_V_0_phi_fu_725_p3;
    sc_signal< sc_lv<64> > in_wrd_V_1_phi_fu_994_p3;
    sc_signal< sc_lv<63> > r_V_1_fu_1263_p64;
    sc_signal< sc_lv<64> > r_V_1_cast_fu_1361_p1;
    sc_signal< sc_lv<64> > x_V_6_fu_1365_p2;
    sc_signal< sc_lv<63> > r_V_44_1_fu_1684_p64;
    sc_signal< sc_lv<64> > r_V_44_1_cast_fu_1782_p1;
    sc_signal< sc_lv<64> > x_V_6_1_fu_1786_p2;
    sc_signal< sc_lv<62> > r_V_2_fu_2105_p32;
    sc_signal< sc_lv<62> > r_V_3_fu_2159_p32;
    sc_signal< sc_lv<63> > r_V_2_cast_fu_2155_p1;
    sc_signal< sc_lv<63> > r_V_3_cast_fu_2209_p1;
    sc_signal< sc_lv<63> > x_V_fu_2317_p2;
    sc_signal< sc_lv<59> > tmp_136_fu_2329_p4;
    sc_signal< sc_lv<60> > tmp_67_fu_2262_p31;
    sc_signal< sc_lv<60> > tmp_66_fu_2213_p31;
    sc_signal< sc_lv<60> > tmp_69_fu_2343_p2;
    sc_signal< sc_lv<60> > tmp_68_fu_2339_p1;
    sc_signal< sc_lv<62> > tmp_135_fu_2311_p2;
    sc_signal< sc_lv<60> > tmp_186_cast_fu_2349_p2;
    sc_signal< sc_lv<4> > tmp_70_fu_2355_p4;
    sc_signal< sc_lv<4> > tmp_1233_cast_fu_2323_p1;
    sc_signal< sc_lv<4> > tmp_1234_cast_fu_2326_p1;
    sc_signal< sc_lv<4> > tmp41_fu_2439_p2;
    sc_signal< sc_lv<62> > r_V_45_1_fu_2451_p32;
    sc_signal< sc_lv<62> > r_V_46_1_fu_2505_p32;
    sc_signal< sc_lv<63> > r_V_45_1_cast_fu_2501_p1;
    sc_signal< sc_lv<63> > r_V_46_1_cast_fu_2555_p1;
    sc_signal< sc_lv<63> > x_V_1_fu_2663_p2;
    sc_signal< sc_lv<59> > tmp_179_fu_2675_p4;
    sc_signal< sc_lv<60> > tmp_84_fu_2608_p31;
    sc_signal< sc_lv<60> > tmp_83_fu_2559_p31;
    sc_signal< sc_lv<60> > tmp_86_fu_2689_p2;
    sc_signal< sc_lv<60> > tmp_85_fu_2685_p1;
    sc_signal< sc_lv<62> > tmp_178_fu_2657_p2;
    sc_signal< sc_lv<60> > tmp_186_1_cast_fu_2695_p2;
    sc_signal< sc_lv<4> > tmp_87_fu_2701_p4;
    sc_signal< sc_lv<4> > tmp_1248_cast_fu_2669_p1;
    sc_signal< sc_lv<4> > tmp_1249_cast_fu_2672_p1;
    sc_signal< sc_lv<4> > tmp44_fu_2785_p2;
    sc_signal< sc_lv<60> > x_V_2_fu_2797_p16;
    sc_signal< sc_lv<52> > r_V_4_fu_2827_p14;
    sc_signal< sc_lv<60> > tmp_144_fu_2850_p1;
    sc_signal< sc_lv<61> > x_V_2_cast_fu_2823_p1;
    sc_signal< sc_lv<61> > r_V_4_cast_fu_2854_p1;
    sc_signal< sc_lv<47> > tmp_73_fu_2880_p13;
    sc_signal< sc_lv<47> > tmp_72_fu_2858_p13;
    sc_signal< sc_lv<61> > x_V_3_fu_2908_p2;
    sc_signal< sc_lv<45> > tmp_146_fu_2920_p4;
    sc_signal< sc_lv<47> > x_V_3_cast_fu_2914_p2;
    sc_signal< sc_lv<47> > r_V_5_cast_fu_2930_p1;
    sc_signal< sc_lv<47> > x_V_4_fu_2934_p2;
    sc_signal< sc_lv<60> > tmp_145_fu_2902_p2;
    sc_signal< sc_lv<60> > x_V_2_1_fu_2960_p16;
    sc_signal< sc_lv<52> > r_V_47_1_fu_2990_p14;
    sc_signal< sc_lv<60> > tmp_187_fu_3013_p1;
    sc_signal< sc_lv<61> > x_V_2_1_cast_fu_2986_p1;
    sc_signal< sc_lv<61> > r_V_47_1_cast_fu_3017_p1;
    sc_signal< sc_lv<47> > tmp_98_fu_3043_p13;
    sc_signal< sc_lv<47> > tmp_94_fu_3021_p13;
    sc_signal< sc_lv<61> > x_V_3_1_fu_3071_p2;
    sc_signal< sc_lv<45> > tmp_189_fu_3083_p4;
    sc_signal< sc_lv<47> > x_V_3_1_cast_fu_3077_p2;
    sc_signal< sc_lv<47> > r_V_48_1_cast_fu_3093_p1;
    sc_signal< sc_lv<47> > x_V_4_1_fu_3097_p2;
    sc_signal< sc_lv<60> > tmp_188_fu_3065_p2;
    sc_signal< sc_lv<7> > tmp_75_fu_3126_p3;
    sc_signal< sc_lv<7> > tmp_74_fu_3123_p1;
    sc_signal< sc_lv<7> > tmp_78_fu_3133_p2;
    sc_signal< sc_lv<7> > tmp_79_fu_3137_p2;
    sc_signal< sc_lv<7> > tmp_103_fu_3152_p3;
    sc_signal< sc_lv<7> > tmp_100_fu_3149_p1;
    sc_signal< sc_lv<7> > tmp_106_fu_3159_p2;
    sc_signal< sc_lv<7> > tmp_107_fu_3163_p2;
    sc_signal< sc_lv<8> > tmp_81_fu_3175_p3;
    sc_signal< sc_lv<9> > phitmp_cast_fu_3182_p1;
    sc_signal< sc_lv<9> > tmp_82_fu_3186_p2;
    sc_signal< sc_lv<8> > tmp_189_1_fu_3196_p3;
    sc_signal< sc_lv<9> > phitmp_1_cast_fu_3203_p1;
    sc_signal< sc_lv<9> > tmp_190_1_fu_3207_p2;
    sc_signal< sc_lv<10> > tmp_190_cast_fu_3192_p1;
    sc_signal< sc_lv<10> > tmp_190_1_cast_fu_3213_p1;
    sc_signal< sc_lv<10> > tmp_108_fu_3217_p2;
    sc_signal< sc_lv<16> > p_cast_fu_3223_p1;
    sc_signal< sc_lv<15> > r_V_10_fu_3233_p4;
    sc_signal< sc_lv<16> > loc_V_8_fu_3256_p4;
    sc_signal< sc_lv<16> > loc_V_7_fu_3252_p1;
    sc_signal< sc_lv<14> > r_V_8_fu_3274_p4;
    sc_signal< sc_lv<10> > tmp_1222_fu_3289_p1;
    sc_signal< sc_lv<20> > tmp_95_fu_3293_p3;
    sc_signal< sc_lv<2> > kh_off_V_fu_3308_p1;
    sc_signal< sc_lv<16> > tmp_190_fu_3347_p4;
    sc_signal< sc_lv<16> > tmp_191_fu_3356_p4;
    sc_signal< sc_lv<16> > tmp_192_fu_3365_p3;
    sc_signal< sc_lv<28> > tmp_97_fu_3372_p3;
    sc_signal< sc_lv<37> > tmp_104_cast_fu_3380_p1;
    sc_signal< sc_lv<37> > tmp_96_fu_3344_p1;
    sc_signal< sc_lv<20> > p_Val2_6_fu_3390_p4;
    sc_signal< sc_lv<22> > tmp_107_cast_fu_3426_p1;
    sc_signal< sc_lv<22> > tmp_101_fu_3430_p3;
    sc_signal< sc_lv<1> > tmp_90_fu_3312_p2;
    sc_signal< sc_lv<1> > tmp_92_fu_3322_p2;
    sc_signal< sc_lv<1> > sel_tmp12_fu_3444_p2;
    sc_signal< sc_lv<1> > sel_tmp17_demorgan_fu_3456_p2;
    sc_signal< sc_lv<1> > tmp_93_fu_3338_p2;
    sc_signal< sc_lv<1> > sel_tmp17_fu_3462_p2;
    sc_signal< sc_lv<1> > sel_tmp18_fu_3468_p2;
    sc_signal< sc_lv<16> > loc_V_10_fu_3406_p4;
    sc_signal< sc_lv<16> > loc_V_9_fu_3328_p4;
    sc_signal< sc_lv<1> > sel_tmp13_fu_3450_p2;
    sc_signal< sc_lv<16> > loc_V_fu_3318_p1;
    sc_signal< sc_lv<16> > loc_V_11_fu_3416_p4;
    sc_signal< sc_lv<1> > or_cond_fu_3482_p2;
    sc_signal< sc_lv<16> > newSel_fu_3474_p3;
    sc_signal< sc_lv<16> > newSel1_fu_3488_p3;
    sc_signal< sc_lv<16> > nc_V_4_fu_3496_p3;
    sc_signal< sc_lv<1> > tmp_99_fu_3400_p2;
    sc_signal< sc_lv<1> > tmp_102_fu_3438_p2;
    sc_signal< sc_lv<1> > tmp47_fu_3510_p2;
    sc_signal< sc_lv<32> > bvh_d_index_fu_3521_p1;
    sc_signal< sc_lv<64> > p_Repl2_s_fu_3524_p1;
    sc_signal< sc_lv<14> > p_Val2_s_63_fu_3540_p4;
    sc_signal< sc_lv<16> > best_out_V_fu_3549_p1;
    sc_signal< sc_lv<16> > best_out_V_1_fu_3553_p3;
    sc_signal< sc_lv<64> > p_Result_s_fu_3527_p4;
    sc_signal< sc_lv<64> > o_word_V_2_fu_3567_p3;
    sc_signal< sc_lv<8> > prediction_V_fu_3536_p1;
    sc_signal< sc_lv<8> > prediction_V_1_fu_3583_p3;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_state12;
    static const sc_lv<10> ap_ST_fsm_state13;
    static const sc_lv<10> ap_ST_fsm_state14;
    static const sc_lv<10> ap_ST_fsm_state15;
    static const sc_lv<10> ap_ST_fsm_state16;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<16> ap_const_lv16_C000;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<56> ap_const_lv56_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<16> ap_const_lv16_80;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<9> ap_const_lv9_40;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<6> ap_const_lv6_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter5();
    void thread_ap_block_state11_pp0_stage0_iter6();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state9_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_best_out_V_1_fu_3553_p3();
    void thread_best_out_V_2_fu_3560_p3();
    void thread_best_out_V_fu_3549_p1();
    void thread_bvh_d_index_fu_3521_p1();
    void thread_d_o_idx_V_read_read_fu_296_p2();
    void thread_dmem_0_0_V_address0();
    void thread_dmem_0_0_V_ce0();
    void thread_dmem_0_0_V_d0();
    void thread_dmem_0_0_V_we0();
    void thread_dmem_0_1_V_address0();
    void thread_dmem_0_1_V_ce0();
    void thread_dmem_0_1_V_d0();
    void thread_dmem_0_1_V_we0();
    void thread_dmem_1_0_V_address0();
    void thread_dmem_1_0_V_ce0();
    void thread_dmem_1_0_V_d0();
    void thread_dmem_1_0_V_we0();
    void thread_dmem_1_1_V_address0();
    void thread_dmem_1_1_V_ce0();
    void thread_dmem_1_1_V_d0();
    void thread_dmem_1_1_V_we0();
    void thread_exitcond_fu_554_p2();
    void thread_i_V_fu_719_p2();
    void thread_in_wrd_V_0_phi_fu_725_p3();
    void thread_in_wrd_V_1_phi_fu_994_p3();
    void thread_kh_mem_V_address0();
    void thread_kh_mem_V_ce0();
    void thread_kh_off_V_1_fu_3248_p1();
    void thread_kh_off_V_fu_3308_p1();
    void thread_ki_V_2_fu_3266_p3();
    void thread_lhs_V_fu_531_p1();
    void thread_loc_V_10_fu_3406_p4();
    void thread_loc_V_11_fu_3416_p4();
    void thread_loc_V_7_fu_3252_p1();
    void thread_loc_V_8_fu_3256_p4();
    void thread_loc_V_9_fu_3328_p4();
    void thread_loc_V_fu_3318_p1();
    void thread_nc_V_4_fu_3496_p3();
    void thread_newSel1_fu_3488_p3();
    void thread_newSel_fu_3474_p3();
    void thread_next_mul_fu_549_p2();
    void thread_not_s_fu_3504_p2();
    void thread_o_V_fu_559_p2();
    void thread_o_offset_V_fu_636_p2();
    void thread_o_word_V_2_fu_3567_p3();
    void thread_o_word_V_3_fu_3573_p3();
    void thread_o_word_V_4_fu_662_p3();
    void thread_or_cond_fu_3482_p2();
    void thread_p_0856_s_fu_703_p4();
    void thread_p_Repl2_s_fu_3524_p1();
    void thread_p_Result_9_fu_610_p3();
    void thread_p_Result_s_fu_3527_p4();
    void thread_p_Val2_2_fu_3384_p2();
    void thread_p_Val2_6_fu_3390_p4();
    void thread_p_Val2_s_63_fu_3540_p4();
    void thread_p_cast_fu_3223_p1();
    void thread_phitmp_1_cast_fu_3203_p1();
    void thread_phitmp_cast_fu_3182_p1();
    void thread_prediction_V_1_fu_3583_p3();
    void thread_prediction_V_2_fu_3590_p3();
    void thread_prediction_V_fu_3536_p1();
    void thread_r_V_10_fu_3233_p4();
    void thread_r_V_1_cast_fu_1361_p1();
    void thread_r_V_1_fu_1263_p64();
    void thread_r_V_2_cast_fu_2155_p1();
    void thread_r_V_2_fu_2105_p32();
    void thread_r_V_3_cast_fu_2209_p1();
    void thread_r_V_3_fu_2159_p32();
    void thread_r_V_44_1_cast_fu_1782_p1();
    void thread_r_V_44_1_fu_1684_p64();
    void thread_r_V_45_1_cast_fu_2501_p1();
    void thread_r_V_45_1_fu_2451_p32();
    void thread_r_V_46_1_cast_fu_2555_p1();
    void thread_r_V_46_1_fu_2505_p32();
    void thread_r_V_47_1_cast_fu_3017_p1();
    void thread_r_V_47_1_fu_2990_p14();
    void thread_r_V_48_1_cast_fu_3093_p1();
    void thread_r_V_49_1_fu_1001_p2();
    void thread_r_V_4_cast_fu_2854_p1();
    void thread_r_V_4_fu_2827_p14();
    void thread_r_V_5_cast_fu_2930_p1();
    void thread_r_V_7_fu_679_p2();
    void thread_r_V_8_fu_3274_p4();
    void thread_r_V_9_fu_685_p4();
    void thread_r_V_fu_574_p2();
    void thread_r_V_s_fu_732_p2();
    void thread_rhs_V_4_cast_fu_675_p1();
    void thread_rhs_V_fu_565_p1();
    void thread_sel_tmp12_fu_3444_p2();
    void thread_sel_tmp13_fu_3450_p2();
    void thread_sel_tmp17_demorgan_fu_3456_p2();
    void thread_sel_tmp17_fu_3462_p2();
    void thread_sel_tmp18_fu_3468_p2();
    void thread_sel_tmp1_fu_620_p2();
    void thread_sel_tmp25_demorgan_fu_3516_p2();
    void thread_sel_tmp2_fu_624_p3();
    void thread_sel_tmp3_fu_641_p2();
    void thread_sel_tmp4_fu_646_p2();
    void thread_sel_tmp5_fu_651_p3();
    void thread_sel_tmp6_fu_658_p2();
    void thread_sel_tmp_fu_539_p2();
    void thread_sum_V_1_fu_3227_p2();
    void thread_tmp41_fu_2439_p2();
    void thread_tmp44_fu_2785_p2();
    void thread_tmp47_fu_3510_p2();
    void thread_tmp_100_fu_3149_p1();
    void thread_tmp_101_fu_3430_p3();
    void thread_tmp_102_fu_3438_p2();
    void thread_tmp_103_fu_3152_p3();
    void thread_tmp_104_cast_fu_3380_p1();
    void thread_tmp_106_fu_3159_p2();
    void thread_tmp_107_cast_fu_3426_p1();
    void thread_tmp_107_fu_3163_p2();
    void thread_tmp_108_fu_3217_p2();
    void thread_tmp_1147_fu_535_p1();
    void thread_tmp_1148_fu_632_p1();
    void thread_tmp_1182_fu_1520_p1();
    void thread_tmp_1183_fu_2435_p1();
    void thread_tmp_1216_fu_1941_p1();
    void thread_tmp_1217_fu_2781_p1();
    void thread_tmp_1222_fu_3289_p1();
    void thread_tmp_1233_cast_fu_2323_p1();
    void thread_tmp_1234_cast_fu_2326_p1();
    void thread_tmp_1248_cast_fu_2669_p1();
    void thread_tmp_1249_cast_fu_2672_p1();
    void thread_tmp_135_fu_2311_p2();
    void thread_tmp_136_fu_2329_p4();
    void thread_tmp_144_fu_2850_p1();
    void thread_tmp_145_fu_2902_p2();
    void thread_tmp_146_fu_2920_p4();
    void thread_tmp_178_fu_2657_p2();
    void thread_tmp_179_fu_2675_p4();
    void thread_tmp_186_1_cast_fu_2695_p2();
    void thread_tmp_186_cast_fu_2349_p2();
    void thread_tmp_187_fu_3013_p1();
    void thread_tmp_1883_s_fu_3169_p2();
    void thread_tmp_188_fu_3065_p2();
    void thread_tmp_189_1_fu_3196_p3();
    void thread_tmp_189_fu_3083_p4();
    void thread_tmp_190_1_cast_fu_3213_p1();
    void thread_tmp_190_1_fu_3207_p2();
    void thread_tmp_190_cast_fu_3192_p1();
    void thread_tmp_190_fu_3347_p4();
    void thread_tmp_191_fu_3356_p4();
    void thread_tmp_192_fu_3365_p3();
    void thread_tmp_52_fu_605_p2();
    void thread_tmp_54_fu_569_p2();
    void thread_tmp_55_fu_579_p4();
    void thread_tmp_56_fu_589_p1();
    void thread_tmp_57_fu_670_p2();
    void thread_tmp_59_fu_695_p1();
    void thread_tmp_60_fu_713_p1();
    void thread_tmp_66_fu_2213_p31();
    void thread_tmp_67_fu_2262_p31();
    void thread_tmp_68_fu_2339_p1();
    void thread_tmp_69_fu_2343_p2();
    void thread_tmp_70_fu_2355_p4();
    void thread_tmp_71_fu_2445_p2();
    void thread_tmp_72_fu_2858_p13();
    void thread_tmp_73_fu_2880_p13();
    void thread_tmp_74_fu_3123_p1();
    void thread_tmp_75_fu_3126_p3();
    void thread_tmp_78_fu_3133_p2();
    void thread_tmp_79_fu_3137_p2();
    void thread_tmp_80_fu_3143_p2();
    void thread_tmp_81_fu_3175_p3();
    void thread_tmp_82_fu_3186_p2();
    void thread_tmp_83_fu_2559_p31();
    void thread_tmp_84_fu_2608_p31();
    void thread_tmp_85_fu_2685_p1();
    void thread_tmp_86_fu_2689_p2();
    void thread_tmp_87_fu_2701_p4();
    void thread_tmp_88_fu_2791_p2();
    void thread_tmp_89_fu_3284_p1();
    void thread_tmp_90_fu_3312_p2();
    void thread_tmp_91_fu_3243_p1();
    void thread_tmp_92_fu_3322_p2();
    void thread_tmp_93_fu_3338_p2();
    void thread_tmp_94_fu_3021_p13();
    void thread_tmp_95_fu_3293_p3();
    void thread_tmp_96_fu_3344_p1();
    void thread_tmp_97_fu_3372_p3();
    void thread_tmp_98_fu_3043_p13();
    void thread_tmp_99_fu_3400_p2();
    void thread_tmp_fu_525_p2();
    void thread_tmp_s_fu_545_p1();
    void thread_wt_mem_0_V_address0();
    void thread_wt_mem_0_V_ce0();
    void thread_wt_mem_1_V_address0();
    void thread_wt_mem_1_V_ce0();
    void thread_x_V_1_fu_2663_p2();
    void thread_x_V_2_1_cast_fu_2986_p1();
    void thread_x_V_2_1_fu_2960_p16();
    void thread_x_V_2_cast_fu_2823_p1();
    void thread_x_V_2_fu_2797_p16();
    void thread_x_V_3_1_cast_fu_3077_p2();
    void thread_x_V_3_1_fu_3071_p2();
    void thread_x_V_3_cast_fu_2914_p2();
    void thread_x_V_3_fu_2908_p2();
    void thread_x_V_4_1_fu_3097_p2();
    void thread_x_V_4_fu_2934_p2();
    void thread_x_V_6_1_fu_1786_p2();
    void thread_x_V_6_fu_1365_p2();
    void thread_x_V_fu_2317_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
