<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p22" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_22{left:110px;bottom:1129px;}
#t2_22{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_22{left:120px;bottom:1067px;letter-spacing:-0.2px;}
#t4_22{left:197px;bottom:1067px;letter-spacing:-0.14px;}
#t5_22{left:280px;bottom:1067px;letter-spacing:-0.21px;}
#t6_22{left:413px;bottom:1067px;letter-spacing:-0.15px;}
#t7_22{left:362px;bottom:1046px;letter-spacing:-0.19px;word-spacing:1.46px;}
#t8_22{left:120px;bottom:1024px;letter-spacing:-0.17px;}
#t9_22{left:197px;bottom:1024px;letter-spacing:-1.19px;}
#ta_22{left:280px;bottom:1024px;letter-spacing:-0.17px;}
#tb_22{left:413px;bottom:1024px;letter-spacing:-0.19px;word-spacing:1.46px;}
#tc_22{left:120px;bottom:1004px;letter-spacing:-0.17px;}
#td_22{left:197px;bottom:1004px;letter-spacing:-1.19px;}
#te_22{left:280px;bottom:1004px;letter-spacing:-0.17px;}
#tf_22{left:413px;bottom:1004px;letter-spacing:-0.18px;word-spacing:1.42px;}
#tg_22{left:120px;bottom:983px;letter-spacing:-0.17px;}
#th_22{left:197px;bottom:983px;letter-spacing:-1.19px;}
#ti_22{left:280px;bottom:983px;letter-spacing:-0.17px;}
#tj_22{left:413px;bottom:983px;letter-spacing:-0.19px;word-spacing:1.47px;}
#tk_22{left:740px;bottom:983px;letter-spacing:-0.18px;}
#tl_22{left:772px;bottom:983px;}
#tm_22{left:791px;bottom:983px;letter-spacing:-0.17px;}
#tn_22{left:843px;bottom:983px;letter-spacing:-0.11px;}
#to_22{left:379px;bottom:962px;letter-spacing:-0.18px;word-spacing:1.42px;}
#tp_22{left:120px;bottom:940px;letter-spacing:-0.17px;}
#tq_22{left:197px;bottom:940px;letter-spacing:-0.48px;}
#tr_22{left:280px;bottom:940px;letter-spacing:-0.17px;}
#ts_22{left:413px;bottom:940px;letter-spacing:-0.18px;word-spacing:1.42px;}
#tt_22{left:120px;bottom:920px;letter-spacing:-0.17px;}
#tu_22{left:197px;bottom:920px;letter-spacing:-0.48px;}
#tv_22{left:280px;bottom:920px;letter-spacing:-0.17px;}
#tw_22{left:413px;bottom:920px;letter-spacing:-0.16px;word-spacing:1.39px;}
#tx_22{left:120px;bottom:899px;letter-spacing:-0.17px;}
#ty_22{left:197px;bottom:899px;letter-spacing:-0.48px;}
#tz_22{left:280px;bottom:899px;letter-spacing:-0.17px;}
#t10_22{left:413px;bottom:899px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t11_22{left:120px;bottom:878px;letter-spacing:-0.17px;}
#t12_22{left:197px;bottom:878px;letter-spacing:-0.48px;}
#t13_22{left:280px;bottom:878px;letter-spacing:-0.17px;}
#t14_22{left:413px;bottom:878px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t15_22{left:120px;bottom:857px;letter-spacing:-0.17px;}
#t16_22{left:197px;bottom:857px;letter-spacing:-0.48px;}
#t17_22{left:280px;bottom:857px;letter-spacing:-0.17px;}
#t18_22{left:413px;bottom:857px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t19_22{left:335px;bottom:840px;}
#t1a_22{left:335px;bottom:834px;}
#t1b_22{left:335px;bottom:828px;}
#t1c_22{left:120px;bottom:807px;letter-spacing:-0.17px;}
#t1d_22{left:197px;bottom:807px;letter-spacing:-0.48px;}
#t1e_22{left:280px;bottom:807px;letter-spacing:-0.17px;}
#t1f_22{left:413px;bottom:807px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t1g_22{left:120px;bottom:787px;letter-spacing:-0.17px;}
#t1h_22{left:197px;bottom:787px;letter-spacing:-0.48px;}
#t1i_22{left:280px;bottom:787px;letter-spacing:-0.17px;}
#t1j_22{left:413px;bottom:787px;letter-spacing:-0.1px;word-spacing:1.29px;}
#t1k_22{left:537px;bottom:787px;letter-spacing:-0.18px;}
#t1l_22{left:581px;bottom:787px;letter-spacing:-0.61px;word-spacing:2.32px;}
#t1m_22{left:120px;bottom:766px;letter-spacing:-0.17px;}
#t1n_22{left:197px;bottom:766px;letter-spacing:-0.48px;}
#t1o_22{left:280px;bottom:766px;letter-spacing:-0.17px;}
#t1p_22{left:413px;bottom:766px;letter-spacing:-0.1px;word-spacing:1.29px;}
#t1q_22{left:537px;bottom:766px;letter-spacing:-0.18px;}
#t1r_22{left:572px;bottom:766px;letter-spacing:-0.61px;word-spacing:2.32px;}
#t1s_22{left:120px;bottom:745px;letter-spacing:-0.17px;}
#t1t_22{left:197px;bottom:745px;letter-spacing:-0.48px;}
#t1u_22{left:280px;bottom:745px;letter-spacing:-0.17px;}
#t1v_22{left:413px;bottom:745px;letter-spacing:-0.1px;word-spacing:1.29px;}
#t1w_22{left:537px;bottom:745px;letter-spacing:-0.18px;}
#t1x_22{left:599px;bottom:745px;letter-spacing:-0.61px;word-spacing:2.32px;}
#t1y_22{left:120px;bottom:725px;letter-spacing:-0.17px;}
#t1z_22{left:197px;bottom:725px;letter-spacing:-0.48px;}
#t20_22{left:280px;bottom:725px;letter-spacing:-0.17px;}
#t21_22{left:413px;bottom:725px;letter-spacing:-0.1px;word-spacing:1.29px;}
#t22_22{left:537px;bottom:725px;letter-spacing:-0.18px;}
#t23_22{left:634px;bottom:725px;letter-spacing:-0.61px;word-spacing:2.32px;}
#t24_22{left:120px;bottom:704px;letter-spacing:-0.17px;}
#t25_22{left:197px;bottom:704px;letter-spacing:-0.48px;}
#t26_22{left:280px;bottom:704px;letter-spacing:-0.17px;}
#t27_22{left:413px;bottom:704px;letter-spacing:-0.1px;word-spacing:1.29px;}
#t28_22{left:537px;bottom:704px;letter-spacing:-0.18px;}
#t29_22{left:634px;bottom:704px;letter-spacing:-0.61px;word-spacing:2.32px;}
#t2a_22{left:335px;bottom:687px;}
#t2b_22{left:335px;bottom:681px;}
#t2c_22{left:335px;bottom:675px;}
#t2d_22{left:120px;bottom:654px;letter-spacing:-0.17px;}
#t2e_22{left:197px;bottom:654px;letter-spacing:-0.48px;}
#t2f_22{left:280px;bottom:654px;letter-spacing:-0.17px;}
#t2g_22{left:413px;bottom:654px;letter-spacing:-0.1px;word-spacing:1.29px;}
#t2h_22{left:537px;bottom:654px;letter-spacing:-0.18px;}
#t2i_22{left:642px;bottom:654px;letter-spacing:-0.61px;word-spacing:2.32px;}
#t2j_22{left:220px;bottom:601px;letter-spacing:-0.18px;word-spacing:1.7px;}
#t2k_22{left:165px;bottom:539px;letter-spacing:-0.2px;}
#t2l_22{left:243px;bottom:539px;letter-spacing:-0.14px;}
#t2m_22{left:325px;bottom:539px;letter-spacing:-0.21px;}
#t2n_22{left:432px;bottom:539px;letter-spacing:-0.15px;}
#t2o_22{left:385px;bottom:518px;letter-spacing:-0.21px;word-spacing:1.5px;}
#t2p_22{left:165px;bottom:496px;letter-spacing:-0.17px;}
#t2q_22{left:243px;bottom:496px;letter-spacing:-1.17px;}
#t2r_22{left:325px;bottom:496px;letter-spacing:-0.17px;}
#t2s_22{left:432px;bottom:496px;letter-spacing:-0.12px;word-spacing:1.34px;}
#t2t_22{left:165px;bottom:476px;letter-spacing:-0.17px;}
#t2u_22{left:243px;bottom:476px;letter-spacing:-1.17px;}
#t2v_22{left:325px;bottom:476px;letter-spacing:-0.17px;}
#t2w_22{left:432px;bottom:476px;letter-spacing:-0.14px;word-spacing:1.38px;}
#t2x_22{left:165px;bottom:455px;letter-spacing:-0.17px;}
#t2y_22{left:243px;bottom:455px;letter-spacing:-1.17px;}
#t2z_22{left:325px;bottom:455px;letter-spacing:-0.17px;}
#t30_22{left:432px;bottom:455px;letter-spacing:-0.13px;word-spacing:1.35px;}
#t31_22{left:165px;bottom:434px;letter-spacing:-0.17px;}
#t32_22{left:243px;bottom:434px;letter-spacing:-1.17px;}
#t33_22{left:325px;bottom:434px;letter-spacing:-0.17px;}
#t34_22{left:432px;bottom:434px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t35_22{left:376px;bottom:413px;letter-spacing:-0.14px;word-spacing:1.34px;}
#t36_22{left:165px;bottom:392px;letter-spacing:-0.17px;}
#t37_22{left:243px;bottom:392px;letter-spacing:-1.17px;}
#t38_22{left:325px;bottom:392px;letter-spacing:-0.17px;}
#t39_22{left:432px;bottom:392px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t3a_22{left:373px;bottom:370px;letter-spacing:-0.21px;word-spacing:1.48px;}
#t3b_22{left:165px;bottom:349px;letter-spacing:-0.17px;}
#t3c_22{left:243px;bottom:349px;letter-spacing:-1.17px;}
#t3d_22{left:325px;bottom:349px;letter-spacing:-0.17px;}
#t3e_22{left:432px;bottom:349px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t3f_22{left:165px;bottom:328px;letter-spacing:-0.17px;}
#t3g_22{left:243px;bottom:328px;letter-spacing:-1.17px;}
#t3h_22{left:325px;bottom:328px;letter-spacing:-0.17px;}
#t3i_22{left:432px;bottom:328px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t3j_22{left:165px;bottom:308px;letter-spacing:-0.17px;}
#t3k_22{left:243px;bottom:308px;letter-spacing:-1.17px;}
#t3l_22{left:325px;bottom:308px;letter-spacing:-0.17px;}
#t3m_22{left:432px;bottom:308px;letter-spacing:-0.12px;word-spacing:1.33px;}
#t3n_22{left:165px;bottom:287px;letter-spacing:-0.17px;}
#t3o_22{left:243px;bottom:287px;letter-spacing:-1.17px;}
#t3p_22{left:325px;bottom:287px;letter-spacing:-0.17px;}
#t3q_22{left:432px;bottom:287px;letter-spacing:-0.13px;word-spacing:1.36px;}
#t3r_22{left:165px;bottom:266px;letter-spacing:-0.17px;}
#t3s_22{left:243px;bottom:266px;letter-spacing:-1.17px;}
#t3t_22{left:325px;bottom:266px;letter-spacing:-0.17px;}
#t3u_22{left:432px;bottom:266px;letter-spacing:-0.13px;word-spacing:1.34px;}
#t3v_22{left:328px;bottom:245px;letter-spacing:-0.18px;word-spacing:1.45px;}
#t3w_22{left:165px;bottom:224px;letter-spacing:-0.17px;}
#t3x_22{left:243px;bottom:224px;letter-spacing:-1.17px;}
#t3y_22{left:325px;bottom:224px;letter-spacing:-0.17px;}
#t3z_22{left:432px;bottom:224px;letter-spacing:-0.13px;word-spacing:1.36px;}
#t40_22{left:384px;bottom:202px;letter-spacing:-0.24px;word-spacing:1.54px;}
#t41_22{left:165px;bottom:181px;letter-spacing:-0.17px;}
#t42_22{left:243px;bottom:181px;letter-spacing:-1.17px;}
#t43_22{left:325px;bottom:181px;letter-spacing:-0.17px;}
#t44_22{left:432px;bottom:181px;letter-spacing:-0.13px;word-spacing:1.36px;}
#t45_22{left:208px;bottom:128px;letter-spacing:-0.18px;word-spacing:1.7px;}

.s1_22{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_22{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_22{font-size:17px;font-family:CMTT10_1gl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts22" type="text/css" >

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg22Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg22" style="-webkit-user-select: none;"><object width="935" height="1210" data="22/22.svg" type="image/svg+xml" id="pdf22" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_22" class="t s1_22">8 </span><span id="t2_22" class="t s2_22">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_22" class="t s1_22">Number </span><span id="t4_22" class="t s1_22">Privilege </span><span id="t5_22" class="t s1_22">Name </span><span id="t6_22" class="t s1_22">Description </span>
<span id="t7_22" class="t s1_22">Unprivileged Floating-Point CSRs </span>
<span id="t8_22" class="t s3_22">0x001 </span><span id="t9_22" class="t s1_22">URW </span><span id="ta_22" class="t s3_22">fflags </span><span id="tb_22" class="t s1_22">Floating-Point Accrued Exceptions. </span>
<span id="tc_22" class="t s3_22">0x002 </span><span id="td_22" class="t s1_22">URW </span><span id="te_22" class="t s3_22">frm </span><span id="tf_22" class="t s1_22">Floating-Point Dynamic Rounding Mode. </span>
<span id="tg_22" class="t s3_22">0x003 </span><span id="th_22" class="t s1_22">URW </span><span id="ti_22" class="t s3_22">fcsr </span><span id="tj_22" class="t s1_22">Floating-Point Control and Status Register (</span><span id="tk_22" class="t s3_22">frm </span><span id="tl_22" class="t s1_22">+ </span><span id="tm_22" class="t s3_22">fflags</span><span id="tn_22" class="t s1_22">). </span>
<span id="to_22" class="t s1_22">Unprivileged Counter/Timers </span>
<span id="tp_22" class="t s3_22">0xC00 </span><span id="tq_22" class="t s1_22">URO </span><span id="tr_22" class="t s3_22">cycle </span><span id="ts_22" class="t s1_22">Cycle counter for RDCYCLE instruction. </span>
<span id="tt_22" class="t s3_22">0xC01 </span><span id="tu_22" class="t s1_22">URO </span><span id="tv_22" class="t s3_22">time </span><span id="tw_22" class="t s1_22">Timer for RDTIME instruction. </span>
<span id="tx_22" class="t s3_22">0xC02 </span><span id="ty_22" class="t s1_22">URO </span><span id="tz_22" class="t s3_22">instret </span><span id="t10_22" class="t s1_22">Instructions-retired counter for RDINSTRET instruction. </span>
<span id="t11_22" class="t s3_22">0xC03 </span><span id="t12_22" class="t s1_22">URO </span><span id="t13_22" class="t s3_22">hpmcounter3 </span><span id="t14_22" class="t s1_22">Performance-monitoring counter. </span>
<span id="t15_22" class="t s3_22">0xC04 </span><span id="t16_22" class="t s1_22">URO </span><span id="t17_22" class="t s3_22">hpmcounter4 </span><span id="t18_22" class="t s1_22">Performance-monitoring counter. </span>
<span id="t19_22" class="t s1_22">. </span>
<span id="t1a_22" class="t s1_22">. </span>
<span id="t1b_22" class="t s1_22">. </span>
<span id="t1c_22" class="t s3_22">0xC1F </span><span id="t1d_22" class="t s1_22">URO </span><span id="t1e_22" class="t s3_22">hpmcounter31 </span><span id="t1f_22" class="t s1_22">Performance-monitoring counter. </span>
<span id="t1g_22" class="t s3_22">0xC80 </span><span id="t1h_22" class="t s1_22">URO </span><span id="t1i_22" class="t s3_22">cycleh </span><span id="t1j_22" class="t s1_22">Upper 32 bits of </span><span id="t1k_22" class="t s3_22">cycle</span><span id="t1l_22" class="t s1_22">, RV32 only. </span>
<span id="t1m_22" class="t s3_22">0xC81 </span><span id="t1n_22" class="t s1_22">URO </span><span id="t1o_22" class="t s3_22">timeh </span><span id="t1p_22" class="t s1_22">Upper 32 bits of </span><span id="t1q_22" class="t s3_22">time</span><span id="t1r_22" class="t s1_22">, RV32 only. </span>
<span id="t1s_22" class="t s3_22">0xC82 </span><span id="t1t_22" class="t s1_22">URO </span><span id="t1u_22" class="t s3_22">instreth </span><span id="t1v_22" class="t s1_22">Upper 32 bits of </span><span id="t1w_22" class="t s3_22">instret</span><span id="t1x_22" class="t s1_22">, RV32 only. </span>
<span id="t1y_22" class="t s3_22">0xC83 </span><span id="t1z_22" class="t s1_22">URO </span><span id="t20_22" class="t s3_22">hpmcounter3h </span><span id="t21_22" class="t s1_22">Upper 32 bits of </span><span id="t22_22" class="t s3_22">hpmcounter3</span><span id="t23_22" class="t s1_22">, RV32 only. </span>
<span id="t24_22" class="t s3_22">0xC84 </span><span id="t25_22" class="t s1_22">URO </span><span id="t26_22" class="t s3_22">hpmcounter4h </span><span id="t27_22" class="t s1_22">Upper 32 bits of </span><span id="t28_22" class="t s3_22">hpmcounter4</span><span id="t29_22" class="t s1_22">, RV32 only. </span>
<span id="t2a_22" class="t s1_22">. </span>
<span id="t2b_22" class="t s1_22">. </span>
<span id="t2c_22" class="t s1_22">. </span>
<span id="t2d_22" class="t s3_22">0xC9F </span><span id="t2e_22" class="t s1_22">URO </span><span id="t2f_22" class="t s3_22">hpmcounter31h </span><span id="t2g_22" class="t s1_22">Upper 32 bits of </span><span id="t2h_22" class="t s3_22">hpmcounter31</span><span id="t2i_22" class="t s1_22">, RV32 only. </span>
<span id="t2j_22" class="t s1_22">Table 2.2: Currently allocated RISC-V unprivileged CSR addresses. </span>
<span id="t2k_22" class="t s1_22">Number </span><span id="t2l_22" class="t s1_22">Privilege </span><span id="t2m_22" class="t s1_22">Name </span><span id="t2n_22" class="t s1_22">Description </span>
<span id="t2o_22" class="t s1_22">Supervisor Trap Setup </span>
<span id="t2p_22" class="t s3_22">0x100 </span><span id="t2q_22" class="t s1_22">SRW </span><span id="t2r_22" class="t s3_22">sstatus </span><span id="t2s_22" class="t s1_22">Supervisor status register. </span>
<span id="t2t_22" class="t s3_22">0x104 </span><span id="t2u_22" class="t s1_22">SRW </span><span id="t2v_22" class="t s3_22">sie </span><span id="t2w_22" class="t s1_22">Supervisor interrupt-enable register. </span>
<span id="t2x_22" class="t s3_22">0x105 </span><span id="t2y_22" class="t s1_22">SRW </span><span id="t2z_22" class="t s3_22">stvec </span><span id="t30_22" class="t s1_22">Supervisor trap handler base address. </span>
<span id="t31_22" class="t s3_22">0x106 </span><span id="t32_22" class="t s1_22">SRW </span><span id="t33_22" class="t s3_22">scounteren </span><span id="t34_22" class="t s1_22">Supervisor counter enable. </span>
<span id="t35_22" class="t s1_22" data-mappings='[[14,"fi"]]'>Supervisor Conﬁguration </span>
<span id="t36_22" class="t s3_22">0x10A </span><span id="t37_22" class="t s1_22">SRW </span><span id="t38_22" class="t s3_22">senvcfg </span><span id="t39_22" class="t s1_22" data-mappings='[[26,"fi"]]'>Supervisor environment conﬁguration register. </span>
<span id="t3a_22" class="t s1_22">Supervisor Trap Handling </span>
<span id="t3b_22" class="t s3_22">0x140 </span><span id="t3c_22" class="t s1_22">SRW </span><span id="t3d_22" class="t s3_22">sscratch </span><span id="t3e_22" class="t s1_22">Scratch register for supervisor trap handlers. </span>
<span id="t3f_22" class="t s3_22">0x141 </span><span id="t3g_22" class="t s1_22">SRW </span><span id="t3h_22" class="t s3_22">sepc </span><span id="t3i_22" class="t s1_22">Supervisor exception program counter. </span>
<span id="t3j_22" class="t s3_22">0x142 </span><span id="t3k_22" class="t s1_22">SRW </span><span id="t3l_22" class="t s3_22">scause </span><span id="t3m_22" class="t s1_22">Supervisor trap cause. </span>
<span id="t3n_22" class="t s3_22">0x143 </span><span id="t3o_22" class="t s1_22">SRW </span><span id="t3p_22" class="t s3_22">stval </span><span id="t3q_22" class="t s1_22">Supervisor bad address or instruction. </span>
<span id="t3r_22" class="t s3_22">0x144 </span><span id="t3s_22" class="t s1_22">SRW </span><span id="t3t_22" class="t s3_22">sip </span><span id="t3u_22" class="t s1_22">Supervisor interrupt pending. </span>
<span id="t3v_22" class="t s1_22">Supervisor Protection and Translation </span>
<span id="t3w_22" class="t s3_22">0x180 </span><span id="t3x_22" class="t s1_22">SRW </span><span id="t3y_22" class="t s3_22">satp </span><span id="t3z_22" class="t s1_22">Supervisor address translation and protection. </span>
<span id="t40_22" class="t s1_22">Debug/Trace Registers </span>
<span id="t41_22" class="t s3_22">0x5A8 </span><span id="t42_22" class="t s1_22">SRW </span><span id="t43_22" class="t s3_22">scontext </span><span id="t44_22" class="t s1_22">Supervisor-mode context register. </span>
<span id="t45_22" class="t s1_22">Table 2.3: Currently allocated RISC-V supervisor-level CSR addresses. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
