set RTL_Files {../rtl/TOP/SYS_TOP.v ../rtl/SYS_CTRL/SYS_CTRL.v ../rtl/UART_RX/UART_RX_TOP.v ../rtl/UART_RX/RX_FSM.v ../rtl/UART_RX/RX_Deserializer.v ../rtl/UART_RX/RX_DataSampling.v ../rtl/UART_RX/RX_EdgeBitCounter.v ../rtl/UART_RX/RX_StartCheck.v ../rtl/UART_RX/RX_ParityCheck.v ../rtl/UART_RX/RX_StopCheck.v ../rtl/UART_TX/UART_TX_TOP.v ../rtl/UART_TX/TX_parity.v ../rtl/UART_TX/TX_serializer.v ../rtl/UART_TX/TX_FSM.v ../rtl/UART_TX/TX_mux.v ../rtl/ALU_RF/Register_File.v ../rtl/ALU_RF/ALU_TOP.v ../rtl/ALU_RF/Decoder.v ../rtl/ALU_RF/ARITHMETIC.v ../rtl/ALU_RF/LOGIC.v ../rtl/ALU_RF/CMP.v ../rtl/ALU_RF/SHIFT.v ../rtl/CDC_Power/Clock_Divider.v ../rtl/CDC_Power/CLK_GATE.v ../rtl/CDC_Power/RST_SYNC.v ../rtl/CDC_Power/DATA_SYNC.v ../rtl/CDC_Power/BIT_SYNC.v ../rtl/CDC_Power/DFF.v ../rtl/macros.v}
