Reading OpenROAD database at '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-16-19/09-openroad-globalrouting/counter_dut.odb'…
Reading library file at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at 'counter_dut.sdc'…
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter_dut
Die area:                 ( 0 0 ) ( 35030 45750 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     37
Number of terminals:      8
Number of snets:          2
Number of nets:           41

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 26.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 891.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 106.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 0.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 8.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 0.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 86 pins.
[INFO DRT-0081]   Complete 26 unique inst patterns.
[INFO DRT-0084]   Complete 14 groups.
#scanned instances     = 37
#unique  instances     = 26
#stdCellGenAp          = 842
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 623
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 117
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 135.50 (MB), peak = 135.50 (MB)

[INFO DRT-0157] Number of guides:     246

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 5 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 6 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 85.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 61.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 29.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 114 vertical wires in 1 frboxes and 69 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 6 vertical wires in 1 frboxes and 17 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 136.12 (MB), peak = 136.12 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 136.12 (MB), peak = 136.12 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 140.43 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 500.06 (MB), peak = 500.06 (MB)
Total wire length = 466 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260 um.
Total wire length on LAYER met2 = 176 um.
Total wire length on LAYER met3 = 29 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 222.
Up-via summary (total 222):

----------------------
 FR_MASTERSLICE      0
            li1    117
           met1     97
           met2      8
           met3      0
           met4      0
----------------------
                   222


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 510.81 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 510.81 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 456.89 (MB), peak = 510.81 (MB)
Total wire length = 467 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 260 um.
Total wire length on LAYER met2 = 177 um.
Total wire length on LAYER met3 = 29 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 222.
Up-via summary (total 222):

----------------------
 FR_MASTERSLICE      0
            li1    117
           met1     97
           met2      8
           met3      0
           met4      0
----------------------
                   222


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 456.89 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 456.89 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 456.89 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 463.27 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Short                3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 517.27 (MB), peak = 517.27 (MB)
Total wire length = 461 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252 um.
Total wire length on LAYER met2 = 173 um.
Total wire length on LAYER met3 = 34 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 219.
Up-via summary (total 219):

----------------------
 FR_MASTERSLICE      0
            li1    117
           met1     92
           met2     10
           met3      0
           met4      0
----------------------
                   219


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 517.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 456.54 (MB), peak = 524.89 (MB)
Total wire length = 459 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 243 um.
Total wire length on LAYER met2 = 176 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 225.
Up-via summary (total 225):

----------------------
 FR_MASTERSLICE      0
            li1    117
           met1     96
           met2     12
           met3      0
           met4      0
----------------------
                   225


[INFO DRT-0198] Complete detail routing.
Total wire length = 459 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 243 um.
Total wire length on LAYER met2 = 176 um.
Total wire length on LAYER met3 = 39 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 225.
Up-via summary (total 225):

----------------------
 FR_MASTERSLICE      0
            li1    117
           met1     96
           met2     12
           met3      0
           met4      0
----------------------
                   225


[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:01, memory = 456.54 (MB), peak = 524.89 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                              3      75.07
  Timing Repair Buffer                      7      26.28
  Inverter                                  1       3.75
  Sequential cell                           4      80.08
  Multi-Input combinational cell           22     132.63
  Total                                    37     317.80
Writing OpenROAD database to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-16-19/10-openroad-detailedrouting/counter_dut.odb'…
Writing netlist to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-16-19/10-openroad-detailedrouting/counter_dut.nl.v'…
Writing powered netlist to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-16-19/10-openroad-detailedrouting/counter_dut.pnl.v'…
Writing layout to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-16-19/10-openroad-detailedrouting/counter_dut.def'…
Writing timing constraints to '/home/amostafa/vlsi/runs/RUN_2024-12-04_11-16-19/10-openroad-detailedrouting/counter_dut.sdc'…
