#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016cc2356cc0 .scope module, "proc4_tb" "proc4_tb" 2 525;
 .timescale 0 0;
v0000016cc24578d0_0 .var "clk", 0 0;
v0000016cc2458c30_0 .var "reset", 0 0;
v0000016cc2457dd0_0 .net "zeroflag", 0 0, v0000016cc244a280_0;  1 drivers
S_0000016cc2356e50 .scope module, "d2" "datapath" 2 528, 2 490 0, S_0000016cc2356cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "zeroflag_stage2";
v0000016cc244c080_0 .net "ALUopDRR", 2 0, v0000016cc243de70_0;  1 drivers
v0000016cc244cee0_0 .net "ALUopEM", 2 0, v0000016cc2446300_0;  1 drivers
v0000016cc244d520_0 .net "ALUopFDD", 2 0, v0000016cc243df10_0;  1 drivers
v0000016cc244dc00_0 .net "ALUopMWB", 2 0, v0000016cc2446a80_0;  1 drivers
v0000016cc244db60_0 .net "ALUopRRE", 2 0, v0000016cc24437e0_0;  1 drivers
v0000016cc244c580_0 .net "ALUopRRE2", 2 0, v0000016cc24474b0_0;  1 drivers
v0000016cc244d5c0_0 .net "ALUsrcDRR", 0 0, v0000016cc243ec30_0;  1 drivers
v0000016cc244cd00_0 .net "ALUsrcEM", 0 0, v0000016cc2445720_0;  1 drivers
v0000016cc244cda0_0 .net "ALUsrcFDD", 0 0, v0000016cc243f9f0_0;  1 drivers
v0000016cc244dd40_0 .net "ALUsrcMWB", 0 0, v0000016cc2446ee0_0;  1 drivers
v0000016cc244d3e0_0 .net "ALUsrcRRE", 0 0, v0000016cc2443a60_0;  1 drivers
v0000016cc244c620_0 .net "ALUsrcRRE2", 0 0, v0000016cc24479b0_0;  1 drivers
v0000016cc244c6c0_0 .net "Forwardrs", 1 0, v0000016cc244a960_0;  1 drivers
v0000016cc244dde0_0 .net "Forwardrt", 1 0, v0000016cc24497e0_0;  1 drivers
v0000016cc244d020_0 .net "MemReadDRR", 0 0, v0000016cc243ee10_0;  1 drivers
v0000016cc244c8a0_0 .net "MemReadEM", 0 0, v0000016cc2446260_0;  1 drivers
v0000016cc244cf80_0 .net "MemReadFDD", 0 0, v0000016cc243e0f0_0;  1 drivers
v0000016cc244c940_0 .net "MemReadMWB", 0 0, v0000016cc2445360_0;  1 drivers
v0000016cc244d660_0 .net "MemReadRRE", 0 0, v0000016cc2443100_0;  1 drivers
v0000016cc244d8e0_0 .net "MemReadRRE2", 0 0, v0000016cc2448ef0_0;  1 drivers
v0000016cc244d340_0 .net "MemWriteDRR", 0 0, v0000016cc24434c0_0;  1 drivers
v0000016cc244c4e0_0 .net "MemWriteEM", 0 0, v0000016cc2445f40_0;  1 drivers
v0000016cc244d980_0 .net "MemWriteFDD", 0 0, v0000016cc243eeb0_0;  1 drivers
v0000016cc244c760_0 .net "MemWriteMWB", 0 0, v0000016cc2448090_0;  1 drivers
v0000016cc244c800_0 .net "MemWriteRRE", 0 0, v0000016cc2442b60_0;  1 drivers
v0000016cc244c9e0_0 .net "MemWriteRRE2", 0 0, v0000016cc2447a50_0;  1 drivers
v0000016cc244ca80_0 .net "MemtoRegDRR", 0 0, v0000016cc24428e0_0;  1 drivers
v0000016cc244de80_0 .net "MemtoRegEM", 0 0, v0000016cc24466c0_0;  1 drivers
v0000016cc244d200_0 .net "MemtoRegFDD", 0 0, v0000016cc243e050_0;  1 drivers
v0000016cc244ce40_0 .net "MemtoRegMWB", 0 0, v0000016cc2448a90_0;  1 drivers
v0000016cc244c1c0_0 .net "MemtoRegRRE", 0 0, v0000016cc2442ca0_0;  1 drivers
v0000016cc244cb20_0 .net "MemtoRegRRE2", 0 0, v0000016cc2447050_0;  1 drivers
v0000016cc244df20_0 .net "PCsrcDRR", 0 0, v0000016cc2442660_0;  1 drivers
v0000016cc244cbc0_0 .net "PCsrcEM", 0 0, v0000016cc24454a0_0;  1 drivers
v0000016cc244cc60_0 .net "PCsrcFDD", 0 0, v0000016cc243e190_0;  1 drivers
v0000016cc244d0c0_0 .net "PCsrcMWB", 0 0, v0000016cc2447730_0;  1 drivers
v0000016cc244d160_0 .net "PCsrcRRE", 0 0, v0000016cc2442fc0_0;  1 drivers
v0000016cc244d2a0_0 .net "PCsrcRRE2", 0 0, v0000016cc24472d0_0;  1 drivers
v0000016cc244d700_0 .net "Read_Data1", 31 0, v0000016cc2447c30_0;  1 drivers
v0000016cc244d7a0_0 .net "Read_Data1DRR", 31 0, v0000016cc23ebcc0_0;  1 drivers
v0000016cc244d840_0 .net "Read_Data1DRR_muxed", 31 0, L_0000016cc24582d0;  1 drivers
v0000016cc244da20_0 .net "Read_Data1MWB", 31 0, v0000016cc2448d10_0;  1 drivers
v0000016cc244dac0_0 .net "Read_Data2DRR", 31 0, v0000016cc23ecbc0_0;  1 drivers
v0000016cc244c120_0 .net "Read_Data2DRR_muxed", 31 0, L_0000016cc2458f50;  1 drivers
v0000016cc244c260_0 .net "Read_Data2DRRm", 31 0, L_0000016cc2457fb0;  1 drivers
v0000016cc244c300_0 .net "Read_DataEM", 31 0, v0000016cc23ed200_0;  1 drivers
v0000016cc244c3a0_0 .net "Read_Reg_Num_1", 4 0, v0000016cc243e730_0;  1 drivers
v0000016cc244fc10_0 .net "Read_Reg_Num_1DRR", 4 0, v0000016cc2443ce0_0;  1 drivers
v0000016cc244eef0_0 .net "Read_Reg_Num_1EM", 4 0, v0000016cc2445180_0;  1 drivers
v0000016cc244eb30_0 .net "Read_Reg_Num_1RRE", 4 0, v0000016cc24439c0_0;  1 drivers
v0000016cc244edb0_0 .net "Read_Reg_Num_1RRE2", 4 0, v0000016cc2447b90_0;  1 drivers
v0000016cc244f8f0_0 .net "Read_Reg_Num_2", 4 0, v0000016cc243e5f0_0;  1 drivers
v0000016cc244e1d0_0 .net "Read_Reg_Num_2DRR", 4 0, v0000016cc2442200_0;  1 drivers
v0000016cc244e8b0_0 .net "Read_Reg_Num_2EM", 4 0, v0000016cc24457c0_0;  1 drivers
v0000016cc244e950_0 .net "Read_Reg_Num_2RRE", 4 0, v0000016cc2442520_0;  1 drivers
v0000016cc244ee50_0 .net "Read_Reg_Num_2RRE2", 4 0, v0000016cc2447e10_0;  1 drivers
v0000016cc244f210_0 .net "RegWriteDRR", 0 0, v0000016cc2442d40_0;  1 drivers
v0000016cc244f670_0 .net "RegWriteEM", 0 0, v0000016cc2445a40_0;  1 drivers
v0000016cc244ff30_0 .net "RegWriteFDD", 0 0, v0000016cc243f270_0;  1 drivers
v0000016cc244f7b0_0 .net "RegWriteMWB", 0 0, v0000016cc2447410_0;  1 drivers
v0000016cc244f990_0 .net "RegWriteRRE", 0 0, v0000016cc2443e20_0;  1 drivers
v0000016cc244e630_0 .net "RegWriteRRE2", 0 0, v0000016cc2448270_0;  1 drivers
v0000016cc244e810_0 .net "RegdstDRR", 0 0, v0000016cc2443380_0;  1 drivers
v0000016cc244fa30_0 .net "RegdstEM", 0 0, v0000016cc2446080_0;  1 drivers
v0000016cc244e6d0_0 .net "RegdstFDD", 0 0, v0000016cc243f310_0;  1 drivers
v0000016cc244fcb0_0 .net "RegdstMWB", 0 0, v0000016cc2448130_0;  1 drivers
v0000016cc244e090_0 .net "RegdstRRE", 0 0, v0000016cc2443ec0_0;  1 drivers
v0000016cc244e770_0 .net "RegdstRRE2", 0 0, v0000016cc24484f0_0;  1 drivers
v0000016cc244e9f0_0 .net "Write_Data", 31 0, L_0000016cc2458af0;  1 drivers
v0000016cc244ef90_0 .net "Write_DataRRE", 31 0, v0000016cc24420c0_0;  1 drivers
v0000016cc244e450_0 .net "Write_DataRRE2", 31 0, v0000016cc2448810_0;  1 drivers
v0000016cc244f170_0 .net "Write_Reg_Num", 4 0, v0000016cc243f770_0;  1 drivers
v0000016cc244f5d0_0 .net "Write_Reg_Num_DRR", 4 0, v0000016cc2443ba0_0;  1 drivers
v0000016cc244f530_0 .net "Write_Reg_Num_EM", 4 0, v0000016cc2446bc0_0;  1 drivers
v0000016cc244e4f0_0 .net "Write_Reg_Num_MWB", 4 0, v0000016cc2447af0_0;  1 drivers
v0000016cc244f2b0_0 .net "Write_Reg_Num_RRE", 4 0, v0000016cc2445e00_0;  1 drivers
v0000016cc244fad0_0 .net "Write_Reg_Num_RRE2", 4 0, v0000016cc2449420_0;  1 drivers
v0000016cc244ea90_0 .net "address", 31 0, v0000016cc2445ae0_0;  1 drivers
v0000016cc244ebd0_0 .net "addressMWB", 31 0, v0000016cc2448c70_0;  1 drivers
v0000016cc244f710_0 .net "clk", 0 0, v0000016cc24578d0_0;  1 drivers
v0000016cc244fb70_0 .net "instCode", 31 0, L_0000016cc24585f0;  1 drivers
v0000016cc244f0d0_0 .net "instCodeFD", 31 0, v0000016cc243e910_0;  1 drivers
v0000016cc244f350_0 .net "jumpInp", 31 0, L_0000016cc24580f0;  1 drivers
v0000016cc244f3f0_0 .net "jumpPCEM", 31 0, v0000016cc24469e0_0;  1 drivers
v0000016cc244f850_0 .net "jumpPCRRE", 31 0, v0000016cc23ece40_0;  1 drivers
v0000016cc244ec70_0 .net "offset", 31 0, v0000016cc243eaf0_0;  1 drivers
v0000016cc244e590_0 .net "offsetDRR", 31 0, v0000016cc2442a20_0;  1 drivers
v0000016cc244ed10_0 .net "offsetRRE", 31 0, v0000016cc2446760_0;  1 drivers
v0000016cc244f030_0 .net "offsetRRE2", 31 0, v0000016cc2449100_0;  1 drivers
v0000016cc244f490_0 .net "pcDRRstage", 31 0, v0000016cc2443420_0;  1 drivers
v0000016cc244fd50_0 .net "pcFDstage", 31 0, v0000016cc243ea50_0;  1 drivers
v0000016cc244e310_0 .net "pcRREstage", 31 0, v0000016cc2445400_0;  1 drivers
v0000016cc244fdf0_0 .net "pcRREstage2", 31 0, v0000016cc244ae60_0;  1 drivers
v0000016cc244fe90_0 .net "pcout", 31 0, v0000016cc243dfb0_0;  1 drivers
v0000016cc244e130_0 .net "rdDRR", 4 0, v0000016cc2443880_0;  1 drivers
v0000016cc244e270_0 .net "rdEM", 4 0, v0000016cc2445d60_0;  1 drivers
v0000016cc244e3b0_0 .net "rdFD", 4 0, v0000016cc243f3b0_0;  1 drivers
v0000016cc2458e10_0 .net "rdMWB", 4 0, v0000016cc2448770_0;  1 drivers
v0000016cc2458d70_0 .net "rdRRE", 4 0, v0000016cc2445040_0;  1 drivers
v0000016cc2458230_0 .net "rdRRE2", 4 0, v0000016cc244a140_0;  1 drivers
v0000016cc2457970_0 .net "reset", 0 0, v0000016cc2458c30_0;  1 drivers
v0000016cc2458370_0 .net "result", 31 0, v0000016cc23ec120_0;  1 drivers
v0000016cc24584b0_0 .net "result_stage2", 31 0, v0000016cc2449e20_0;  1 drivers
o0000016cc23fa0b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000016cc2457e70_0 .net "zeroflag", 0 0, o0000016cc23fa0b8;  0 drivers
v0000016cc2457a10_0 .net "zeroflag2", 0 0, v0000016cc23ec9e0_0;  1 drivers
v0000016cc2457bf0_0 .net "zeroflag_stage2", 0 0, v0000016cc244a280_0;  alias, 1 drivers
L_0000016cc2458cd0 .part v0000016cc244a960_0, 0, 1;
L_0000016cc2457c90 .part v0000016cc244a960_0, 1, 1;
L_0000016cc2458690 .part v0000016cc24497e0_0, 0, 1;
L_0000016cc24587d0 .part v0000016cc24497e0_0, 1, 1;
S_0000016cc2356fe0 .scope module, "a2" "RegFile" 2 504, 2 60 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "WriteEn";
    .port_info 3 /INPUT 5 "Read_Reg_Num_1";
    .port_info 4 /INPUT 5 "Write_Reg_Num";
    .port_info 5 /INPUT 32 "Write_Data";
    .port_info 6 /OUTPUT 32 "Read_Data1";
v0000016cc23ebcc0_0 .var "Read_Data1", 31 0;
v0000016cc23eb4a0_0 .net "Read_Reg_Num_1", 4 0, v0000016cc243e730_0;  alias, 1 drivers
v0000016cc23ebfe0 .array "RegFileContent", 0 31, 7 0;
v0000016cc23ebae0_0 .net "WriteEn", 0 0, v0000016cc2447410_0;  alias, 1 drivers
v0000016cc23eb540_0 .net "Write_Data", 31 0, L_0000016cc2458af0;  alias, 1 drivers
v0000016cc23ec6c0_0 .net "Write_Reg_Num", 4 0, v0000016cc2446bc0_0;  alias, 1 drivers
v0000016cc23ec8a0_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc23ed2a0_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
E_0000016cc23d8740 .event posedge, v0000016cc23ec8a0_0;
E_0000016cc23d8c40 .event negedge, v0000016cc23ec8a0_0;
E_0000016cc23d88c0 .event anyedge, v0000016cc23ed2a0_0;
S_0000016cc23056d0 .scope module, "a3" "RegFile" 2 505, 2 60 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "WriteEn";
    .port_info 3 /INPUT 5 "Read_Reg_Num_1";
    .port_info 4 /INPUT 5 "Write_Reg_Num";
    .port_info 5 /INPUT 32 "Write_Data";
    .port_info 6 /OUTPUT 32 "Read_Data1";
v0000016cc23ecbc0_0 .var "Read_Data1", 31 0;
v0000016cc23eb7c0_0 .net "Read_Reg_Num_1", 4 0, v0000016cc243e5f0_0;  alias, 1 drivers
v0000016cc23ec760 .array "RegFileContent", 0 31, 7 0;
v0000016cc23ec080_0 .net "WriteEn", 0 0, v0000016cc2447410_0;  alias, 1 drivers
v0000016cc23ec800_0 .net "Write_Data", 31 0, L_0000016cc2458af0;  alias, 1 drivers
v0000016cc23ebd60_0 .net "Write_Reg_Num", 4 0, v0000016cc2446bc0_0;  alias, 1 drivers
v0000016cc23eb720_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc23ec940_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
S_0000016cc2305860 .scope module, "a5" "ALU" 2 511, 2 223 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 3 "ALUop";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zeroflag";
v0000016cc23ebb80_0 .net "ALUop", 2 0, v0000016cc24437e0_0;  alias, 1 drivers
v0000016cc23ecd00_0 .net "a", 31 0, L_0000016cc24582d0;  alias, 1 drivers
v0000016cc23ebc20_0 .net "b", 31 0, L_0000016cc2458f50;  alias, 1 drivers
v0000016cc23ecc60_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc23ec120_0 .var "result", 31 0;
v0000016cc23ec9e0_0 .var "zeroflag", 0 0;
E_0000016cc23d9780 .event anyedge, v0000016cc23ec120_0;
S_0000016cc23059f0 .scope module, "a6" "jumpblock" 2 510, 2 250 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "instCode";
    .port_info 4 /INPUT 32 "offset";
    .port_info 5 /OUTPUT 32 "jumpPC";
v0000016cc23ed160_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc23eca80_0 .net "instCode", 31 0, L_0000016cc24585f0;  alias, 1 drivers
v0000016cc23ece40_0 .var "jumpPC", 31 0;
v0000016cc23ec1c0_0 .net "offset", 31 0, v0000016cc2442a20_0;  alias, 1 drivers
v0000016cc23eb900_0 .net "pc", 31 0, v0000016cc2443420_0;  alias, 1 drivers
v0000016cc23ec300_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
E_0000016cc23d9800/0 .event negedge, v0000016cc23ed2a0_0;
E_0000016cc23d9800/1 .event posedge, v0000016cc23ec8a0_0;
E_0000016cc23d9800 .event/or E_0000016cc23d9800/0, E_0000016cc23d9800/1;
S_0000016cc2321b60 .scope module, "a7" "DataMem" 2 514, 2 98 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "Write_Data";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /OUTPUT 32 "Read_Data";
v0000016cc23ecf80 .array "DataMem", 0 100, 31 0;
v0000016cc23ec440_0 .net "MemRead", 0 0, v0000016cc2446260_0;  alias, 1 drivers
v0000016cc23ec3a0_0 .net "MemWrite", 0 0, v0000016cc2445f40_0;  alias, 1 drivers
v0000016cc23ed200_0 .var "Read_Data", 31 0;
v0000016cc23ed340_0 .net "Write_Data", 31 0, v0000016cc2448810_0;  alias, 1 drivers
v0000016cc23bdf90_0 .net "address", 31 0, v0000016cc2445ae0_0;  alias, 1 drivers
v0000016cc23bee90_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc23be670_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
S_0000016cc2321cf0 .scope module, "b1" "InstFetch" 2 502, 2 37 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "newpc";
    .port_info 3 /OUTPUT 32 "instCode";
    .port_info 4 /OUTPUT 32 "pcout";
v0000016cc243fd10_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc243e230_0 .net "instCode", 31 0, L_0000016cc24585f0;  alias, 1 drivers
v0000016cc243fa90_0 .net "newpc", 31 0, L_0000016cc24580f0;  alias, 1 drivers
v0000016cc243e370_0 .var "pc", 31 0;
v0000016cc243f590_0 .net "pco", 31 0, v0000016cc243fbd0_0;  1 drivers
v0000016cc243dfb0_0 .var "pcout", 31 0;
v0000016cc243f950_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
S_0000016cc2321e80 .scope module, "M0" "InstMem" 2 43, 2 12 0, S_0000016cc2321cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instCode";
    .port_info 3 /OUTPUT 32 "pcout";
v0000016cc23be2b0_0 .net *"_ivl_0", 7 0, L_0000016cc2458eb0;  1 drivers
v0000016cc23bea30_0 .net *"_ivl_10", 32 0, L_0000016cc2458870;  1 drivers
v0000016cc23be5d0_0 .net *"_ivl_12", 7 0, L_0000016cc2458410;  1 drivers
v0000016cc23be710_0 .net *"_ivl_14", 32 0, L_0000016cc2458910;  1 drivers
L_0000016cc2459118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016cc23be990_0 .net *"_ivl_17", 0 0, L_0000016cc2459118;  1 drivers
L_0000016cc2459160 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000016cc23be350_0 .net/2u *"_ivl_18", 32 0, L_0000016cc2459160;  1 drivers
v0000016cc23bed50_0 .net *"_ivl_2", 7 0, L_0000016cc2457f10;  1 drivers
v0000016cc23bec10_0 .net *"_ivl_20", 32 0, L_0000016cc2457ab0;  1 drivers
v0000016cc23be7b0_0 .net *"_ivl_22", 7 0, L_0000016cc2458550;  1 drivers
v0000016cc23bedf0_0 .net *"_ivl_24", 32 0, L_0000016cc24589b0;  1 drivers
L_0000016cc24591a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016cc23be850_0 .net *"_ivl_27", 0 0, L_0000016cc24591a8;  1 drivers
L_0000016cc24591f0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000016cc23be530_0 .net/2u *"_ivl_28", 32 0, L_0000016cc24591f0;  1 drivers
v0000016cc23beb70_0 .net *"_ivl_30", 32 0, L_0000016cc2458a50;  1 drivers
v0000016cc23be8f0_0 .net *"_ivl_4", 32 0, L_0000016cc2458190;  1 drivers
L_0000016cc2459088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016cc23bead0_0 .net *"_ivl_7", 0 0, L_0000016cc2459088;  1 drivers
L_0000016cc24590d0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016cc243f6d0_0 .net/2u *"_ivl_8", 32 0, L_0000016cc24590d0;  1 drivers
v0000016cc243fb30_0 .net "instCode", 31 0, L_0000016cc24585f0;  alias, 1 drivers
v0000016cc243f810 .array "mem", 0 100, 7 0;
v0000016cc243f8b0_0 .net "pc", 31 0, v0000016cc243e370_0;  1 drivers
v0000016cc243fbd0_0 .var "pcout", 31 0;
v0000016cc243fc70_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
E_0000016cc23d8c00 .event anyedge, v0000016cc243f8b0_0;
L_0000016cc2458eb0 .array/port v0000016cc243f810, v0000016cc243e370_0;
L_0000016cc2457f10 .array/port v0000016cc243f810, L_0000016cc2458870;
L_0000016cc2458190 .concat [ 32 1 0 0], v0000016cc243e370_0, L_0000016cc2459088;
L_0000016cc2458870 .arith/sum 33, L_0000016cc2458190, L_0000016cc24590d0;
L_0000016cc2458410 .array/port v0000016cc243f810, L_0000016cc2457ab0;
L_0000016cc2458910 .concat [ 32 1 0 0], v0000016cc243e370_0, L_0000016cc2459118;
L_0000016cc2457ab0 .arith/sum 33, L_0000016cc2458910, L_0000016cc2459160;
L_0000016cc2458550 .array/port v0000016cc243f810, L_0000016cc2458a50;
L_0000016cc24589b0 .concat [ 32 1 0 0], v0000016cc243e370_0, L_0000016cc24591a8;
L_0000016cc2458a50 .arith/sum 33, L_0000016cc24589b0, L_0000016cc24591f0;
L_0000016cc24585f0 .concat [ 8 8 8 8], L_0000016cc2458550, L_0000016cc2458410, L_0000016cc2457f10, L_0000016cc2458eb0;
S_0000016cc236b9b0 .scope module, "b2" "fetch_decode" 2 503, 2 264 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instCode";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /OUTPUT 5 "Read_Reg_Num_1";
    .port_info 5 /OUTPUT 5 "Read_Reg_Num_2";
    .port_info 6 /OUTPUT 5 "Write_Reg_Num";
    .port_info 7 /OUTPUT 5 "rdFD";
    .port_info 8 /OUTPUT 32 "offset";
    .port_info 9 /OUTPUT 32 "pcFDstage";
    .port_info 10 /OUTPUT 32 "instCodeFD";
    .port_info 11 /OUTPUT 1 "RegdstFDD";
    .port_info 12 /OUTPUT 1 "RegWriteFDD";
    .port_info 13 /OUTPUT 1 "ALUsrcFDD";
    .port_info 14 /OUTPUT 1 "MemReadFDD";
    .port_info 15 /OUTPUT 1 "MemWriteFDD";
    .port_info 16 /OUTPUT 1 "PCsrcFDD";
    .port_info 17 /OUTPUT 1 "MemtoRegFDD";
    .port_info 18 /OUTPUT 3 "ALUopFDD";
v0000016cc243ef50_0 .net "ALUopFDD", 2 0, v0000016cc243df10_0;  alias, 1 drivers
v0000016cc243e4b0_0 .net "ALUsrcFDD", 0 0, v0000016cc243f9f0_0;  alias, 1 drivers
v0000016cc243e2d0_0 .net "MemReadFDD", 0 0, v0000016cc243e0f0_0;  alias, 1 drivers
v0000016cc243eff0_0 .net "MemWriteFDD", 0 0, v0000016cc243eeb0_0;  alias, 1 drivers
v0000016cc243e410_0 .net "MemtoRegFDD", 0 0, v0000016cc243e050_0;  alias, 1 drivers
v0000016cc243e550_0 .net "PCsrcFDD", 0 0, v0000016cc243e190_0;  alias, 1 drivers
v0000016cc243e730_0 .var "Read_Reg_Num_1", 4 0;
v0000016cc243e5f0_0 .var "Read_Reg_Num_2", 4 0;
v0000016cc243e690_0 .net "RegWriteFDD", 0 0, v0000016cc243f270_0;  alias, 1 drivers
v0000016cc243f630_0 .net "RegdstFDD", 0 0, v0000016cc243f310_0;  alias, 1 drivers
v0000016cc243f770_0 .var "Write_Reg_Num", 4 0;
v0000016cc243f090_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc243e7d0_0 .net "instCode", 31 0, L_0000016cc24585f0;  alias, 1 drivers
v0000016cc243e910_0 .var "instCodeFD", 31 0;
v0000016cc243eaf0_0 .var "offset", 31 0;
v0000016cc243f130_0 .net "pc", 31 0, v0000016cc243dfb0_0;  alias, 1 drivers
v0000016cc243ea50_0 .var "pcFDstage", 31 0;
v0000016cc243f3b0_0 .var "rdFD", 4 0;
v0000016cc243f1d0_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
S_0000016cc236bc80 .scope module, "c1" "mainControlUnit" 2 271, 2 128 0, S_0000016cc236b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instCode";
    .port_info 3 /INPUT 32 "instCodeFD";
    .port_info 4 /OUTPUT 1 "Regdst";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "ALUsrc";
    .port_info 7 /OUTPUT 1 "MemRead";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "PCsrc";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 3 "ALUop";
v0000016cc243df10_0 .var "ALUop", 2 0;
v0000016cc243f9f0_0 .var "ALUsrc", 0 0;
v0000016cc243e0f0_0 .var "MemRead", 0 0;
v0000016cc243eeb0_0 .var "MemWrite", 0 0;
v0000016cc243e050_0 .var "MemtoReg", 0 0;
v0000016cc243e190_0 .var "PCsrc", 0 0;
v0000016cc243f270_0 .var "RegWrite", 0 0;
v0000016cc243f310_0 .var "Regdst", 0 0;
v0000016cc243e870_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc243f4f0_0 .net "instCode", 31 0, L_0000016cc24585f0;  alias, 1 drivers
v0000016cc243e9b0_0 .net "instCodeFD", 31 0, v0000016cc243e910_0;  alias, 1 drivers
v0000016cc243eb90_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
E_0000016cc23da400 .event anyedge, v0000016cc23eca80_0, v0000016cc243e9b0_0;
E_0000016cc23d9680 .event anyedge, v0000016cc23eca80_0;
S_0000016cc2441e40 .scope module, "b3" "decode_regread" 2 506, 2 298 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "Read_Reg_Num_1";
    .port_info 3 /INPUT 5 "Read_Reg_Num_2";
    .port_info 4 /INPUT 5 "rdFD";
    .port_info 5 /INPUT 32 "pc";
    .port_info 6 /INPUT 32 "offset";
    .port_info 7 /INPUT 5 "Write_Reg_Num";
    .port_info 8 /INPUT 1 "RegdstFDD";
    .port_info 9 /INPUT 1 "RegWriteFDD";
    .port_info 10 /INPUT 1 "ALUsrcFDD";
    .port_info 11 /INPUT 1 "MemReadFDD";
    .port_info 12 /INPUT 1 "MemWriteFDD";
    .port_info 13 /INPUT 1 "PCsrcFDD";
    .port_info 14 /INPUT 1 "MemtoRegFDD";
    .port_info 15 /INPUT 3 "ALUopFDD";
    .port_info 16 /OUTPUT 32 "pcDRRstage";
    .port_info 17 /OUTPUT 32 "Read_Data1DRR";
    .port_info 18 /OUTPUT 32 "Read_Data2DRR";
    .port_info 19 /OUTPUT 32 "offsetDRR";
    .port_info 20 /OUTPUT 5 "Write_Reg_Num_DRR";
    .port_info 21 /OUTPUT 5 "rdDRR";
    .port_info 22 /OUTPUT 5 "Read_Reg_Num_1DRR";
    .port_info 23 /OUTPUT 5 "Read_Reg_Num_2DRR";
    .port_info 24 /OUTPUT 1 "RegdstDRR";
    .port_info 25 /OUTPUT 1 "RegWriteDRR";
    .port_info 26 /OUTPUT 1 "ALUsrcDRR";
    .port_info 27 /OUTPUT 1 "MemReadDRR";
    .port_info 28 /OUTPUT 1 "MemWriteDRR";
    .port_info 29 /OUTPUT 1 "PCsrcDRR";
    .port_info 30 /OUTPUT 1 "MemtoRegDRR";
    .port_info 31 /OUTPUT 3 "ALUopDRR";
v0000016cc243de70_0 .var "ALUopDRR", 2 0;
v0000016cc243ecd0_0 .net "ALUopFDD", 2 0, v0000016cc243df10_0;  alias, 1 drivers
v0000016cc243ec30_0 .var "ALUsrcDRR", 0 0;
v0000016cc243ed70_0 .net "ALUsrcFDD", 0 0, v0000016cc243f9f0_0;  alias, 1 drivers
v0000016cc243ee10_0 .var "MemReadDRR", 0 0;
v0000016cc24425c0_0 .net "MemReadFDD", 0 0, v0000016cc243e0f0_0;  alias, 1 drivers
v0000016cc24434c0_0 .var "MemWriteDRR", 0 0;
v0000016cc2442840_0 .net "MemWriteFDD", 0 0, v0000016cc243eeb0_0;  alias, 1 drivers
v0000016cc24428e0_0 .var "MemtoRegDRR", 0 0;
v0000016cc2442020_0 .net "MemtoRegFDD", 0 0, v0000016cc243e050_0;  alias, 1 drivers
v0000016cc2442660_0 .var "PCsrcDRR", 0 0;
v0000016cc2442e80_0 .net "PCsrcFDD", 0 0, v0000016cc243e190_0;  alias, 1 drivers
v0000016cc2442160_0 .net "Read_Data1DRR", 31 0, v0000016cc23ebcc0_0;  alias, 1 drivers
v0000016cc2443c40_0 .net "Read_Data2DRR", 31 0, v0000016cc23ecbc0_0;  alias, 1 drivers
v0000016cc2442f20_0 .net "Read_Reg_Num_1", 4 0, v0000016cc243e730_0;  alias, 1 drivers
v0000016cc2443ce0_0 .var "Read_Reg_Num_1DRR", 4 0;
v0000016cc24432e0_0 .net "Read_Reg_Num_2", 4 0, v0000016cc243e5f0_0;  alias, 1 drivers
v0000016cc2442200_0 .var "Read_Reg_Num_2DRR", 4 0;
v0000016cc2442d40_0 .var "RegWriteDRR", 0 0;
v0000016cc2443b00_0 .net "RegWriteFDD", 0 0, v0000016cc243f270_0;  alias, 1 drivers
v0000016cc2443380_0 .var "RegdstDRR", 0 0;
v0000016cc2442de0_0 .net "RegdstFDD", 0 0, v0000016cc243f310_0;  alias, 1 drivers
v0000016cc2443d80_0 .net "Write_Reg_Num", 4 0, v0000016cc243f770_0;  alias, 1 drivers
v0000016cc2443ba0_0 .var "Write_Reg_Num_DRR", 4 0;
v0000016cc2443240_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc2442980_0 .net "offset", 31 0, v0000016cc243eaf0_0;  alias, 1 drivers
v0000016cc2442a20_0 .var "offsetDRR", 31 0;
v0000016cc2442700_0 .net "pc", 31 0, v0000016cc243ea50_0;  alias, 1 drivers
v0000016cc2443420_0 .var "pcDRRstage", 31 0;
v0000016cc2443880_0 .var "rdDRR", 4 0;
v0000016cc24423e0_0 .net "rdFD", 4 0, v0000016cc243f3b0_0;  alias, 1 drivers
v0000016cc24427a0_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
S_0000016cc23602e0 .scope module, "b4" "regread_execute" 2 508, 2 334 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "Read_Data1DRR";
    .port_info 3 /INPUT 32 "Read_Data2DRR";
    .port_info 4 /INPUT 32 "pcDRRstage";
    .port_info 5 /INPUT 32 "offsetDRR";
    .port_info 6 /INPUT 5 "Write_Reg_Num_DRR";
    .port_info 7 /INPUT 5 "rdDRR";
    .port_info 8 /INPUT 5 "Read_Reg_Num_1DRR";
    .port_info 9 /INPUT 5 "Read_Reg_Num_2DRR";
    .port_info 10 /INPUT 1 "RegdstDRR";
    .port_info 11 /INPUT 1 "RegWriteDRR";
    .port_info 12 /INPUT 1 "ALUsrcDRR";
    .port_info 13 /INPUT 1 "MemReadDRR";
    .port_info 14 /INPUT 1 "MemWriteDRR";
    .port_info 15 /INPUT 1 "PCsrcDRR";
    .port_info 16 /INPUT 1 "MemtoRegDRR";
    .port_info 17 /INPUT 3 "ALUopDRR";
    .port_info 18 /OUTPUT 32 "Write_DataRRE";
    .port_info 19 /OUTPUT 32 "pcRREstage";
    .port_info 20 /OUTPUT 32 "offsetRRE";
    .port_info 21 /OUTPUT 1 "zeroflag";
    .port_info 22 /OUTPUT 5 "Write_Reg_Num_RRE";
    .port_info 23 /OUTPUT 5 "rdRRE";
    .port_info 24 /OUTPUT 5 "Read_Reg_Num_1RRE";
    .port_info 25 /OUTPUT 5 "Read_Reg_Num_2RRE";
    .port_info 26 /OUTPUT 1 "RegdstRRE";
    .port_info 27 /OUTPUT 1 "RegWriteRRE";
    .port_info 28 /OUTPUT 1 "ALUsrcRRE";
    .port_info 29 /OUTPUT 1 "MemReadRRE";
    .port_info 30 /OUTPUT 1 "MemWriteRRE";
    .port_info 31 /OUTPUT 1 "PCsrcRRE";
    .port_info 32 /OUTPUT 1 "MemtoRegRRE";
    .port_info 33 /OUTPUT 3 "ALUopRRE";
v0000016cc2443920_0 .net "ALUopDRR", 2 0, v0000016cc243de70_0;  alias, 1 drivers
v0000016cc24437e0_0 .var "ALUopRRE", 2 0;
v0000016cc24422a0_0 .net "ALUsrcDRR", 0 0, v0000016cc243ec30_0;  alias, 1 drivers
v0000016cc2443a60_0 .var "ALUsrcRRE", 0 0;
v0000016cc2443560_0 .net "MemReadDRR", 0 0, v0000016cc243ee10_0;  alias, 1 drivers
v0000016cc2443100_0 .var "MemReadRRE", 0 0;
v0000016cc2442ac0_0 .net "MemWriteDRR", 0 0, v0000016cc24434c0_0;  alias, 1 drivers
v0000016cc2442b60_0 .var "MemWriteRRE", 0 0;
v0000016cc2442c00_0 .net "MemtoRegDRR", 0 0, v0000016cc24428e0_0;  alias, 1 drivers
v0000016cc2442ca0_0 .var "MemtoRegRRE", 0 0;
v0000016cc2443600_0 .net "PCsrcDRR", 0 0, v0000016cc2442660_0;  alias, 1 drivers
v0000016cc2442fc0_0 .var "PCsrcRRE", 0 0;
v0000016cc2443060_0 .net "Read_Data1DRR", 31 0, L_0000016cc24582d0;  alias, 1 drivers
v0000016cc24431a0_0 .net "Read_Data2DRR", 31 0, L_0000016cc2458f50;  alias, 1 drivers
v0000016cc24436a0_0 .net "Read_Reg_Num_1DRR", 4 0, v0000016cc2443ce0_0;  alias, 1 drivers
v0000016cc24439c0_0 .var "Read_Reg_Num_1RRE", 4 0;
v0000016cc2442480_0 .net "Read_Reg_Num_2DRR", 4 0, v0000016cc2442200_0;  alias, 1 drivers
v0000016cc2442520_0 .var "Read_Reg_Num_2RRE", 4 0;
v0000016cc2443740_0 .net "RegWriteDRR", 0 0, v0000016cc2442d40_0;  alias, 1 drivers
v0000016cc2443e20_0 .var "RegWriteRRE", 0 0;
v0000016cc2442340_0 .net "RegdstDRR", 0 0, v0000016cc2443380_0;  alias, 1 drivers
v0000016cc2443ec0_0 .var "RegdstRRE", 0 0;
v0000016cc24420c0_0 .var "Write_DataRRE", 31 0;
v0000016cc2445860_0 .net "Write_Reg_Num_DRR", 4 0, v0000016cc2443ba0_0;  alias, 1 drivers
v0000016cc2445e00_0 .var "Write_Reg_Num_RRE", 4 0;
v0000016cc24461c0_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc2446e40_0 .net "offsetDRR", 31 0, v0000016cc2442a20_0;  alias, 1 drivers
v0000016cc2446760_0 .var "offsetRRE", 31 0;
v0000016cc24455e0_0 .net "pcDRRstage", 31 0, v0000016cc2443420_0;  alias, 1 drivers
v0000016cc2445400_0 .var "pcRREstage", 31 0;
v0000016cc2445680_0 .net "rdDRR", 4 0, v0000016cc2443880_0;  alias, 1 drivers
v0000016cc2445040_0 .var "rdRRE", 4 0;
v0000016cc2445540_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
v0000016cc2445900_0 .net "zeroflag", 0 0, o0000016cc23fa0b8;  alias, 0 drivers
S_0000016cc2343430 .scope module, "b5" "execute_mem" 2 513, 2 394 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "zeroflag";
    .port_info 3 /INPUT 32 "jumpPCRRE";
    .port_info 4 /INPUT 32 "aluresultRRE";
    .port_info 5 /INPUT 32 "Write_DataRRE";
    .port_info 6 /INPUT 5 "Write_Reg_Num_RRE";
    .port_info 7 /INPUT 5 "rdRRE";
    .port_info 8 /INPUT 5 "Read_Reg_Num_1RRE";
    .port_info 9 /INPUT 5 "Read_Reg_Num_2RRE";
    .port_info 10 /INPUT 1 "RegdstRRE";
    .port_info 11 /INPUT 1 "RegWriteRRE";
    .port_info 12 /INPUT 1 "ALUsrcRRE";
    .port_info 13 /INPUT 1 "MemReadRRE";
    .port_info 14 /INPUT 1 "MemWriteRRE";
    .port_info 15 /INPUT 1 "PCsrcRRE";
    .port_info 16 /INPUT 1 "MemtoRegRRE";
    .port_info 17 /INPUT 3 "ALUopRRE";
    .port_info 18 /OUTPUT 32 "jumpPCEM";
    .port_info 19 /OUTPUT 32 "address";
    .port_info 20 /OUTPUT 5 "Write_Reg_Num_EM";
    .port_info 21 /OUTPUT 5 "rdEM";
    .port_info 22 /OUTPUT 5 "Read_Reg_Num_1EM";
    .port_info 23 /OUTPUT 5 "Read_Reg_Num_2EM";
    .port_info 24 /OUTPUT 1 "RegdstEM";
    .port_info 25 /OUTPUT 1 "RegWriteEM";
    .port_info 26 /OUTPUT 1 "ALUsrcEM";
    .port_info 27 /OUTPUT 1 "MemReadEM";
    .port_info 28 /OUTPUT 1 "MemWriteEM";
    .port_info 29 /OUTPUT 1 "PCsrcEM";
    .port_info 30 /OUTPUT 1 "MemtoRegEM";
    .port_info 31 /OUTPUT 3 "ALUopEM";
v0000016cc2446300_0 .var "ALUopEM", 2 0;
v0000016cc2445ea0_0 .net "ALUopRRE", 2 0, v0000016cc24474b0_0;  alias, 1 drivers
v0000016cc2445720_0 .var "ALUsrcEM", 0 0;
v0000016cc24450e0_0 .net "ALUsrcRRE", 0 0, v0000016cc24479b0_0;  alias, 1 drivers
v0000016cc2446260_0 .var "MemReadEM", 0 0;
v0000016cc2446d00_0 .net "MemReadRRE", 0 0, v0000016cc2448ef0_0;  alias, 1 drivers
v0000016cc2445f40_0 .var "MemWriteEM", 0 0;
v0000016cc24459a0_0 .net "MemWriteRRE", 0 0, v0000016cc2447a50_0;  alias, 1 drivers
v0000016cc24466c0_0 .var "MemtoRegEM", 0 0;
v0000016cc2446120_0 .net "MemtoRegRRE", 0 0, v0000016cc2447050_0;  alias, 1 drivers
v0000016cc24454a0_0 .var "PCsrcEM", 0 0;
v0000016cc2445c20_0 .net "PCsrcRRE", 0 0, v0000016cc24472d0_0;  alias, 1 drivers
v0000016cc2445180_0 .var "Read_Reg_Num_1EM", 4 0;
v0000016cc2446620_0 .net "Read_Reg_Num_1RRE", 4 0, v0000016cc2447b90_0;  alias, 1 drivers
v0000016cc24457c0_0 .var "Read_Reg_Num_2EM", 4 0;
v0000016cc2446580_0 .net "Read_Reg_Num_2RRE", 4 0, v0000016cc2447e10_0;  alias, 1 drivers
v0000016cc2445a40_0 .var "RegWriteEM", 0 0;
v0000016cc2445fe0_0 .net "RegWriteRRE", 0 0, v0000016cc2448270_0;  alias, 1 drivers
v0000016cc2446080_0 .var "RegdstEM", 0 0;
v0000016cc24463a0_0 .net "RegdstRRE", 0 0, v0000016cc24484f0_0;  alias, 1 drivers
v0000016cc2446440_0 .net "Write_DataRRE", 31 0, v0000016cc2448810_0;  alias, 1 drivers
v0000016cc2446bc0_0 .var "Write_Reg_Num_EM", 4 0;
v0000016cc24452c0_0 .net "Write_Reg_Num_RRE", 4 0, v0000016cc2449420_0;  alias, 1 drivers
v0000016cc2445ae0_0 .var "address", 31 0;
v0000016cc2446940_0 .net "aluresultRRE", 31 0, v0000016cc2449e20_0;  alias, 1 drivers
v0000016cc2445b80_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc24469e0_0 .var "jumpPCEM", 31 0;
v0000016cc2445cc0_0 .net "jumpPCRRE", 31 0, v0000016cc23ece40_0;  alias, 1 drivers
v0000016cc2445d60_0 .var "rdEM", 4 0;
v0000016cc24464e0_0 .net "rdRRE", 4 0, v0000016cc244a140_0;  alias, 1 drivers
v0000016cc2446800_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
v0000016cc24468a0_0 .net "zeroflag", 0 0, v0000016cc23ec9e0_0;  alias, 1 drivers
S_0000016cc236b2e0 .scope module, "b6" "mem_writeback" 2 515, 2 425 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "Read_DataEM";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 5 "Write_Reg_Num_EM";
    .port_info 5 /INPUT 5 "rdEM";
    .port_info 6 /INPUT 1 "RegdstEM";
    .port_info 7 /INPUT 1 "RegWriteEM";
    .port_info 8 /INPUT 1 "ALUsrcEM";
    .port_info 9 /INPUT 1 "MemReadEM";
    .port_info 10 /INPUT 1 "MemWriteEM";
    .port_info 11 /INPUT 1 "PCsrcEM";
    .port_info 12 /INPUT 1 "MemtoRegEM";
    .port_info 13 /INPUT 3 "ALUopEM";
    .port_info 14 /OUTPUT 32 "Read_Data1MWB";
    .port_info 15 /OUTPUT 32 "addressMWB";
    .port_info 16 /OUTPUT 5 "Write_Reg_Num_MWB";
    .port_info 17 /OUTPUT 5 "rdMWB";
    .port_info 18 /OUTPUT 1 "RegdstMWB";
    .port_info 19 /OUTPUT 1 "RegWriteMWB";
    .port_info 20 /OUTPUT 1 "ALUsrcMWB";
    .port_info 21 /OUTPUT 1 "MemReadMWB";
    .port_info 22 /OUTPUT 1 "MemWriteMWB";
    .port_info 23 /OUTPUT 1 "PCsrcMWB";
    .port_info 24 /OUTPUT 1 "MemtoRegMWB";
    .port_info 25 /OUTPUT 3 "ALUopMWB";
v0000016cc2445220_0 .net "ALUopEM", 2 0, v0000016cc2446300_0;  alias, 1 drivers
v0000016cc2446a80_0 .var "ALUopMWB", 2 0;
v0000016cc2446b20_0 .net "ALUsrcEM", 0 0, v0000016cc2445720_0;  alias, 1 drivers
v0000016cc2446ee0_0 .var "ALUsrcMWB", 0 0;
v0000016cc2446c60_0 .net "MemReadEM", 0 0, v0000016cc2446260_0;  alias, 1 drivers
v0000016cc2445360_0 .var "MemReadMWB", 0 0;
v0000016cc2446da0_0 .net "MemWriteEM", 0 0, v0000016cc2445f40_0;  alias, 1 drivers
v0000016cc2448090_0 .var "MemWriteMWB", 0 0;
v0000016cc24475f0_0 .net "MemtoRegEM", 0 0, v0000016cc24466c0_0;  alias, 1 drivers
v0000016cc2448a90_0 .var "MemtoRegMWB", 0 0;
v0000016cc2447690_0 .net "PCsrcEM", 0 0, v0000016cc24454a0_0;  alias, 1 drivers
v0000016cc2447730_0 .var "PCsrcMWB", 0 0;
v0000016cc2448d10_0 .var "Read_Data1MWB", 31 0;
v0000016cc2448bd0_0 .net "Read_DataEM", 31 0, v0000016cc23ed200_0;  alias, 1 drivers
v0000016cc2447550_0 .net "RegWriteEM", 0 0, v0000016cc2445a40_0;  alias, 1 drivers
v0000016cc2447410_0 .var "RegWriteMWB", 0 0;
v0000016cc2448950_0 .net "RegdstEM", 0 0, v0000016cc2446080_0;  alias, 1 drivers
v0000016cc2448130_0 .var "RegdstMWB", 0 0;
v0000016cc2447f50_0 .net "Write_Reg_Num_EM", 4 0, v0000016cc2446bc0_0;  alias, 1 drivers
v0000016cc2447af0_0 .var "Write_Reg_Num_MWB", 4 0;
v0000016cc24470f0_0 .net "address", 31 0, v0000016cc2445ae0_0;  alias, 1 drivers
v0000016cc2448c70_0 .var "addressMWB", 31 0;
v0000016cc2448590_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc2447190_0 .net "rdEM", 4 0, v0000016cc2445d60_0;  alias, 1 drivers
v0000016cc2448770_0 .var "rdMWB", 4 0;
v0000016cc24477d0_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
S_0000016cc2311310 .scope module, "b7" "RegFile" 2 517, 2 60 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "WriteEn";
    .port_info 3 /INPUT 5 "Read_Reg_Num_1";
    .port_info 4 /INPUT 5 "Write_Reg_Num";
    .port_info 5 /INPUT 32 "Write_Data";
    .port_info 6 /OUTPUT 32 "Read_Data1";
v0000016cc2447c30_0 .var "Read_Data1", 31 0;
v0000016cc2448b30_0 .net "Read_Reg_Num_1", 4 0, v0000016cc2445180_0;  alias, 1 drivers
v0000016cc2447d70 .array "RegFileContent", 0 31, 7 0;
v0000016cc2447870_0 .net "WriteEn", 0 0, v0000016cc2447410_0;  alias, 1 drivers
v0000016cc2448db0_0 .net "Write_Data", 31 0, L_0000016cc2458af0;  alias, 1 drivers
v0000016cc24481d0_0 .net "Write_Reg_Num", 4 0, v0000016cc2446bc0_0;  alias, 1 drivers
v0000016cc24483b0_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc2447910_0 .net "reset", 0 0, v0000016cc2458c30_0;  alias, 1 drivers
S_0000016cc23114a0 .scope module, "c4" "regread_execute2" 2 509, 2 363 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Write_DataRRE";
    .port_info 2 /INPUT 32 "pcRREstage";
    .port_info 3 /INPUT 32 "offsetRRE";
    .port_info 4 /INPUT 1 "zeroflag";
    .port_info 5 /INPUT 5 "Write_Reg_Num_RRE";
    .port_info 6 /INPUT 5 "rdRRE";
    .port_info 7 /INPUT 5 "Read_Reg_Num_1RRE";
    .port_info 8 /INPUT 5 "Read_Reg_Num_2RRE";
    .port_info 9 /INPUT 1 "RegdstRRE";
    .port_info 10 /INPUT 1 "RegWriteRRE";
    .port_info 11 /INPUT 1 "ALUsrcRRE";
    .port_info 12 /INPUT 1 "MemReadRRE";
    .port_info 13 /INPUT 1 "MemWriteRRE";
    .port_info 14 /INPUT 1 "PCsrcRRE";
    .port_info 15 /INPUT 1 "MemtoRegRRE";
    .port_info 16 /INPUT 3 "ALUopRRE";
    .port_info 17 /OUTPUT 32 "Write_DataRRE2";
    .port_info 18 /OUTPUT 32 "pcRREstage2";
    .port_info 19 /OUTPUT 32 "offsetRRE2";
    .port_info 20 /OUTPUT 1 "zeroflag2";
    .port_info 21 /OUTPUT 5 "Write_Reg_Num_RRE2";
    .port_info 22 /OUTPUT 5 "rdRRE2";
    .port_info 23 /OUTPUT 5 "Read_Reg_Num_1RRE2";
    .port_info 24 /OUTPUT 5 "Read_Reg_Num_2RRE2";
    .port_info 25 /OUTPUT 1 "RegdstRRE2";
    .port_info 26 /OUTPUT 1 "RegWriteRRE2";
    .port_info 27 /OUTPUT 1 "ALUsrcRRE2";
    .port_info 28 /OUTPUT 1 "MemReadRRE2";
    .port_info 29 /OUTPUT 1 "MemWriteRRE2";
    .port_info 30 /OUTPUT 1 "PCsrcRRE2";
    .port_info 31 /OUTPUT 1 "MemtoRegRRE2";
    .port_info 32 /OUTPUT 3 "ALUopRRE2";
v0000016cc2448e50_0 .net "ALUopRRE", 2 0, v0000016cc24437e0_0;  alias, 1 drivers
v0000016cc24474b0_0 .var "ALUopRRE2", 2 0;
v0000016cc2448630_0 .net "ALUsrcRRE", 0 0, v0000016cc2443a60_0;  alias, 1 drivers
v0000016cc24479b0_0 .var "ALUsrcRRE2", 0 0;
v0000016cc24488b0_0 .net "MemReadRRE", 0 0, v0000016cc2443100_0;  alias, 1 drivers
v0000016cc2448ef0_0 .var "MemReadRRE2", 0 0;
v0000016cc2447ff0_0 .net "MemWriteRRE", 0 0, v0000016cc2442b60_0;  alias, 1 drivers
v0000016cc2447a50_0 .var "MemWriteRRE2", 0 0;
v0000016cc2448450_0 .net "MemtoRegRRE", 0 0, v0000016cc2442ca0_0;  alias, 1 drivers
v0000016cc2447050_0 .var "MemtoRegRRE2", 0 0;
v0000016cc2447230_0 .net "PCsrcRRE", 0 0, v0000016cc2442fc0_0;  alias, 1 drivers
v0000016cc24472d0_0 .var "PCsrcRRE2", 0 0;
v0000016cc2447370_0 .net "Read_Reg_Num_1RRE", 4 0, v0000016cc24439c0_0;  alias, 1 drivers
v0000016cc2447b90_0 .var "Read_Reg_Num_1RRE2", 4 0;
v0000016cc2447cd0_0 .net "Read_Reg_Num_2RRE", 4 0, v0000016cc2442520_0;  alias, 1 drivers
v0000016cc2447e10_0 .var "Read_Reg_Num_2RRE2", 4 0;
v0000016cc2447eb0_0 .net "RegWriteRRE", 0 0, v0000016cc2443e20_0;  alias, 1 drivers
v0000016cc2448270_0 .var "RegWriteRRE2", 0 0;
v0000016cc2448310_0 .net "RegdstRRE", 0 0, v0000016cc2443ec0_0;  alias, 1 drivers
v0000016cc24484f0_0 .var "RegdstRRE2", 0 0;
v0000016cc24486d0_0 .net "Write_DataRRE", 31 0, v0000016cc24420c0_0;  alias, 1 drivers
v0000016cc2448810_0 .var "Write_DataRRE2", 31 0;
v0000016cc24489f0_0 .net "Write_Reg_Num_RRE", 4 0, v0000016cc2445e00_0;  alias, 1 drivers
v0000016cc2449420_0 .var "Write_Reg_Num_RRE2", 4 0;
v0000016cc244a0a0_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc244a8c0_0 .net "offsetRRE", 31 0, v0000016cc2446760_0;  alias, 1 drivers
v0000016cc2449100_0 .var "offsetRRE2", 31 0;
v0000016cc2449ec0_0 .net "pcRREstage", 31 0, v0000016cc2445400_0;  alias, 1 drivers
v0000016cc244ae60_0 .var "pcRREstage2", 31 0;
v0000016cc24492e0_0 .net "rdRRE", 4 0, v0000016cc2445040_0;  alias, 1 drivers
v0000016cc244a140_0 .var "rdRRE2", 4 0;
v0000016cc2449f60_0 .net "zeroflag", 0 0, o0000016cc23fa0b8;  alias, 0 drivers
v0000016cc244aa00_0 .net "zeroflag2", 0 0, v0000016cc23ec9e0_0;  alias, 1 drivers
S_0000016cc244b390 .scope module, "c6" "alu_stage2" 2 512, 2 452 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "result";
    .port_info 2 /INPUT 1 "zeroflag";
    .port_info 3 /OUTPUT 32 "result_stage2";
    .port_info 4 /OUTPUT 1 "zeroflag_stage2";
v0000016cc244abe0_0 .net "clk", 0 0, v0000016cc24578d0_0;  alias, 1 drivers
v0000016cc244af00_0 .net "result", 31 0, v0000016cc23ec120_0;  alias, 1 drivers
v0000016cc2449e20_0 .var "result_stage2", 31 0;
v0000016cc244a1e0_0 .net "zeroflag", 0 0, v0000016cc23ec9e0_0;  alias, 1 drivers
v0000016cc244a280_0 .var "zeroflag_stage2", 0 0;
S_0000016cc244b520 .scope module, "f1" "forwarding_unit" 2 520, 2 465 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "DEXrs";
    .port_info 1 /INPUT 5 "DEXrt";
    .port_info 2 /INPUT 5 "EMrd";
    .port_info 3 /INPUT 5 "MWBrd";
    .port_info 4 /INPUT 1 "EMRegWrite";
    .port_info 5 /INPUT 1 "RegWriteMWB";
    .port_info 6 /OUTPUT 2 "Forwardrs";
    .port_info 7 /OUTPUT 2 "Forwardrt";
v0000016cc244a320_0 .net "DEXrs", 4 0, v0000016cc2443ce0_0;  alias, 1 drivers
v0000016cc244a780_0 .net "DEXrt", 4 0, v0000016cc2442200_0;  alias, 1 drivers
v0000016cc244ad20_0 .net "EMRegWrite", 0 0, v0000016cc2445a40_0;  alias, 1 drivers
v0000016cc244a640_0 .net "EMrd", 4 0, v0000016cc2445d60_0;  alias, 1 drivers
v0000016cc244a960_0 .var "Forwardrs", 1 0;
v0000016cc24497e0_0 .var "Forwardrt", 1 0;
v0000016cc244aaa0_0 .net "MWBrd", 4 0, v0000016cc2448770_0;  alias, 1 drivers
v0000016cc244a3c0_0 .net "RegWriteMWB", 0 0, v0000016cc2447410_0;  alias, 1 drivers
E_0000016cc23d97c0/0 .event anyedge, v0000016cc2445a40_0, v0000016cc2445d60_0, v0000016cc2443ce0_0, v0000016cc23ebae0_0;
E_0000016cc23d97c0/1 .event anyedge, v0000016cc2448770_0, v0000016cc2442200_0;
E_0000016cc23d97c0 .event/or E_0000016cc23d97c0/0, E_0000016cc23d97c0/1;
S_0000016cc244b6b0 .scope module, "m1" "mux1" 2 516, 2 2 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0000016cc244a460_0 .net "in1", 31 0, v0000016cc2448c70_0;  alias, 1 drivers
v0000016cc244a500_0 .net "in2", 31 0, v0000016cc23ed200_0;  alias, 1 drivers
v0000016cc244a5a0_0 .net "out", 31 0, L_0000016cc2458af0;  alias, 1 drivers
v0000016cc24494c0_0 .net "select", 0 0, v0000016cc2448a90_0;  alias, 1 drivers
L_0000016cc2458af0 .functor MUXZ 32, v0000016cc2448c70_0, v0000016cc23ed200_0, v0000016cc2448a90_0, C4<>;
S_0000016cc244be80 .scope module, "m2" "mux1" 2 501, 2 2 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0000016cc244a000_0 .net "in1", 31 0, v0000016cc243dfb0_0;  alias, 1 drivers
v0000016cc2449600_0 .net "in2", 31 0, v0000016cc23ece40_0;  alias, 1 drivers
v0000016cc2449740_0 .net "out", 31 0, L_0000016cc24580f0;  alias, 1 drivers
v0000016cc2449380_0 .net "select", 0 0, v0000016cc2442660_0;  alias, 1 drivers
L_0000016cc24580f0 .functor MUXZ 32, v0000016cc243dfb0_0, v0000016cc23ece40_0, v0000016cc2442660_0, C4<>;
S_0000016cc244b840 .scope module, "m3" "mux1" 2 507, 2 2 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0000016cc244a6e0_0 .net "in1", 31 0, L_0000016cc2457fb0;  alias, 1 drivers
v0000016cc24496a0_0 .net "in2", 31 0, v0000016cc2442a20_0;  alias, 1 drivers
v0000016cc244a820_0 .net "out", 31 0, L_0000016cc2458f50;  alias, 1 drivers
v0000016cc2449880_0 .net "select", 0 0, v0000016cc2443a60_0;  alias, 1 drivers
L_0000016cc2458f50 .functor MUXZ 32, L_0000016cc2457fb0, v0000016cc2442a20_0, v0000016cc2443a60_0, C4<>;
S_0000016cc244b9d0 .scope module, "m4" "mux2" 2 518, 2 6 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 1 "s0";
    .port_info 5 /INPUT 1 "s1";
    .port_info 6 /OUTPUT 32 "out";
v0000016cc244ab40_0 .net *"_ivl_0", 31 0, L_0000016cc2458b90;  1 drivers
v0000016cc244ac80_0 .net *"_ivl_2", 31 0, L_0000016cc2457b50;  1 drivers
v0000016cc24491a0_0 .net "a", 31 0, v0000016cc23ebcc0_0;  alias, 1 drivers
v0000016cc2449920_0 .net "b", 31 0, L_0000016cc2458af0;  alias, 1 drivers
v0000016cc244adc0_0 .net "c", 31 0, v0000016cc2448c70_0;  alias, 1 drivers
L_0000016cc2459238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016cc2449240_0 .net "d", 31 0, L_0000016cc2459238;  1 drivers
v0000016cc2449560_0 .net "out", 31 0, L_0000016cc24582d0;  alias, 1 drivers
v0000016cc2449060_0 .net "s0", 0 0, L_0000016cc2458cd0;  1 drivers
v0000016cc2449a60_0 .net "s1", 0 0, L_0000016cc2457c90;  1 drivers
L_0000016cc2458b90 .functor MUXZ 32, v0000016cc2448c70_0, L_0000016cc2459238, L_0000016cc2458cd0, C4<>;
L_0000016cc2457b50 .functor MUXZ 32, v0000016cc23ebcc0_0, L_0000016cc2458af0, L_0000016cc2458cd0, C4<>;
L_0000016cc24582d0 .functor MUXZ 32, L_0000016cc2457b50, L_0000016cc2458b90, L_0000016cc2457c90, C4<>;
S_0000016cc244bb60 .scope module, "m5" "mux2" 2 519, 2 6 0, S_0000016cc2356e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 1 "s0";
    .port_info 5 /INPUT 1 "s1";
    .port_info 6 /OUTPUT 32 "out";
v0000016cc24499c0_0 .net *"_ivl_0", 31 0, L_0000016cc2458730;  1 drivers
v0000016cc2449b00_0 .net *"_ivl_2", 31 0, L_0000016cc2457d30;  1 drivers
v0000016cc2449ba0_0 .net "a", 31 0, v0000016cc23ecbc0_0;  alias, 1 drivers
v0000016cc2449c40_0 .net "b", 31 0, L_0000016cc2458af0;  alias, 1 drivers
v0000016cc2449ce0_0 .net "c", 31 0, v0000016cc2448c70_0;  alias, 1 drivers
L_0000016cc2459280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016cc2449d80_0 .net "d", 31 0, L_0000016cc2459280;  1 drivers
v0000016cc244c440_0 .net "out", 31 0, L_0000016cc2457fb0;  alias, 1 drivers
v0000016cc244dca0_0 .net "s0", 0 0, L_0000016cc2458690;  1 drivers
v0000016cc244d480_0 .net "s1", 0 0, L_0000016cc24587d0;  1 drivers
L_0000016cc2458730 .functor MUXZ 32, v0000016cc2448c70_0, L_0000016cc2459280, L_0000016cc2458690, C4<>;
L_0000016cc2457d30 .functor MUXZ 32, v0000016cc23ecbc0_0, L_0000016cc2458af0, L_0000016cc2458690, C4<>;
L_0000016cc2457fb0 .functor MUXZ 32, L_0000016cc2457d30, L_0000016cc2458730, L_0000016cc24587d0, C4<>;
    .scope S_0000016cc2321e80;
T_0 ;
    %wait E_0000016cc23d88c0;
    %load/vec4 v0000016cc243fc70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 140, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 172, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 97, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc243f810, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000016cc2321e80;
T_1 ;
    %wait E_0000016cc23d8c00;
    %load/vec4 v0000016cc243f8b0_0;
    %assign/vec4 v0000016cc243fbd0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000016cc2321cf0;
T_2 ;
    %wait E_0000016cc23d9800;
    %load/vec4 v0000016cc243f950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cc243e370_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000016cc243fa90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000016cc243e370_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000016cc2321cf0;
T_3 ;
    %wait E_0000016cc23d8c00;
    %load/vec4 v0000016cc243e370_0;
    %assign/vec4 v0000016cc243dfb0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000016cc236bc80;
T_4 ;
    %wait E_0000016cc23d9680;
    %load/vec4 v0000016cc243f4f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc243f9f0_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc243f9f0_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243f9f0_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc243f9f0_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243f9f0_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000016cc236bc80;
T_5 ;
    %wait E_0000016cc23d9680;
    %load/vec4 v0000016cc243f4f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243f310_0, 0, 1;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000016cc243f310_0, 0, 1;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc243f310_0, 0, 1;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc243f310_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000016cc243f310_0, 0, 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000016cc236bc80;
T_6 ;
    %wait E_0000016cc23d9680;
    %load/vec4 v0000016cc243f4f0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000016cc243f4f0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2815, 63, 12;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 12;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 959, 63, 12;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 191, 63, 12;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016cc243df10_0, 0, 3;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016cc243df10_0, 0, 3;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000016cc243df10_0, 0, 3;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000016cc243df10_0, 0, 3;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000016cc243df10_0, 0, 3;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000016cc243df10_0, 0, 3;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000016cc236bc80;
T_7 ;
    %wait E_0000016cc23d9680;
    %load/vec4 v0000016cc243f4f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc243e0f0_0, 0, 1;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e0f0_0, 0, 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e0f0_0, 0, 1;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e0f0_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e0f0_0, 0, 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000016cc236bc80;
T_8 ;
    %wait E_0000016cc23d9680;
    %load/vec4 v0000016cc243f4f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243eeb0_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc243eeb0_0, 0, 1;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243eeb0_0, 0, 1;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243eeb0_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243eeb0_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000016cc236bc80;
T_9 ;
    %wait E_0000016cc23d9680;
    %load/vec4 v0000016cc243f4f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc243e050_0, 0, 1;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e050_0, 0, 1;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e050_0, 0, 1;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e050_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e050_0, 0, 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000016cc236bc80;
T_10 ;
    %wait E_0000016cc23d9680;
    %load/vec4 v0000016cc243f4f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 63, 63, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e190_0, 0, 1;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e190_0, 0, 1;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e190_0, 0, 1;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e190_0, 0, 1;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc243e190_0, 0, 1;
    %jmp T_10.6;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243e190_0, 0, 1;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000016cc236bc80;
T_11 ;
    %wait E_0000016cc23da400;
    %load/vec4 v0000016cc243f4f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0000016cc243e9b0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243f270_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000016cc243f4f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc243f270_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc243f270_0, 0, 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000016cc236b9b0;
T_12 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000016cc243e5f0_0, 0;
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000016cc243eaf0_0, 0;
    %load/vec4 v0000016cc243f130_0;
    %assign/vec4 v0000016cc243ea50_0, 0;
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 5, 11, 5;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 5, 16, 6;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0000016cc243f3b0_0, 0;
    %load/vec4 v0000016cc243e7d0_0;
    %assign/vec4 v0000016cc243e910_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000016cc236b9b0;
T_13 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 6, 20, 6;
    %pad/u 5;
    %assign/vec4 v0000016cc243e730_0, 0;
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000016cc243f770_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000016cc243e730_0, 0;
    %load/vec4 v0000016cc243e7d0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000016cc243f770_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000016cc2356fe0;
T_14 ;
    %wait E_0000016cc23d88c0;
    %load/vec4 v0000016cc23ed2a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
T_14.0 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ebfe0, 4, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000016cc2356fe0;
T_15 ;
    %wait E_0000016cc23d8c40;
    %load/vec4 v0000016cc23eb4a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000016cc23ebfe0, 4;
    %pad/u 32;
    %assign/vec4 v0000016cc23ebcc0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0000016cc2356fe0;
T_16 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc23ebae0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000016cc23ec6c0_0;
    %pad/u 32;
    %pushi/vec4 30, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000016cc23ec6c0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000016cc23eb540_0;
    %pad/u 8;
    %load/vec4 v0000016cc23ec6c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016cc23ebfe0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000016cc23056d0;
T_17 ;
    %wait E_0000016cc23d88c0;
    %load/vec4 v0000016cc23ec940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
T_17.0 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ec760, 4, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000016cc23056d0;
T_18 ;
    %wait E_0000016cc23d8c40;
    %load/vec4 v0000016cc23eb7c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000016cc23ec760, 4;
    %pad/u 32;
    %assign/vec4 v0000016cc23ecbc0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0000016cc23056d0;
T_19 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc23ec080_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000016cc23ebd60_0;
    %pad/u 32;
    %pushi/vec4 30, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000016cc23ebd60_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000016cc23ec800_0;
    %pad/u 8;
    %load/vec4 v0000016cc23ebd60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016cc23ec760, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000016cc2441e40;
T_20 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc2443d80_0;
    %assign/vec4 v0000016cc2443ba0_0, 0;
    %load/vec4 v0000016cc2442980_0;
    %assign/vec4 v0000016cc2442a20_0, 0;
    %load/vec4 v0000016cc2442700_0;
    %assign/vec4 v0000016cc2443420_0, 0;
    %load/vec4 v0000016cc24423e0_0;
    %assign/vec4 v0000016cc2443880_0, 0;
    %load/vec4 v0000016cc2442f20_0;
    %assign/vec4 v0000016cc2443ce0_0, 0;
    %load/vec4 v0000016cc24432e0_0;
    %assign/vec4 v0000016cc2442200_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0000016cc2441e40;
T_21 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc2442de0_0;
    %assign/vec4 v0000016cc2443380_0, 0;
    %load/vec4 v0000016cc2443b00_0;
    %assign/vec4 v0000016cc2442d40_0, 0;
    %load/vec4 v0000016cc243ed70_0;
    %assign/vec4 v0000016cc243ec30_0, 0;
    %load/vec4 v0000016cc24425c0_0;
    %assign/vec4 v0000016cc243ee10_0, 0;
    %load/vec4 v0000016cc2442840_0;
    %assign/vec4 v0000016cc24434c0_0, 0;
    %load/vec4 v0000016cc2442e80_0;
    %assign/vec4 v0000016cc2442660_0, 0;
    %load/vec4 v0000016cc2442020_0;
    %assign/vec4 v0000016cc24428e0_0, 0;
    %load/vec4 v0000016cc243ecd0_0;
    %assign/vec4 v0000016cc243de70_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0000016cc23602e0;
T_22 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc2446e40_0;
    %assign/vec4 v0000016cc2446760_0, 0;
    %load/vec4 v0000016cc24455e0_0;
    %assign/vec4 v0000016cc2445400_0, 0;
    %load/vec4 v0000016cc24431a0_0;
    %assign/vec4 v0000016cc24420c0_0, 0;
    %load/vec4 v0000016cc2445860_0;
    %assign/vec4 v0000016cc2445e00_0, 0;
    %load/vec4 v0000016cc2445680_0;
    %assign/vec4 v0000016cc2445040_0, 0;
    %load/vec4 v0000016cc24436a0_0;
    %assign/vec4 v0000016cc24439c0_0, 0;
    %load/vec4 v0000016cc2442480_0;
    %assign/vec4 v0000016cc2442520_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0000016cc23602e0;
T_23 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc2442340_0;
    %assign/vec4 v0000016cc2443ec0_0, 0;
    %load/vec4 v0000016cc2443740_0;
    %assign/vec4 v0000016cc2443e20_0, 0;
    %load/vec4 v0000016cc24422a0_0;
    %assign/vec4 v0000016cc2443a60_0, 0;
    %load/vec4 v0000016cc2443560_0;
    %assign/vec4 v0000016cc2443100_0, 0;
    %load/vec4 v0000016cc2442ac0_0;
    %assign/vec4 v0000016cc2442b60_0, 0;
    %load/vec4 v0000016cc2443600_0;
    %assign/vec4 v0000016cc2442fc0_0, 0;
    %load/vec4 v0000016cc2442c00_0;
    %assign/vec4 v0000016cc2442ca0_0, 0;
    %load/vec4 v0000016cc2443920_0;
    %assign/vec4 v0000016cc24437e0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000016cc23114a0;
T_24 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc244a8c0_0;
    %assign/vec4 v0000016cc2449100_0, 0;
    %load/vec4 v0000016cc2449ec0_0;
    %assign/vec4 v0000016cc244ae60_0, 0;
    %load/vec4 v0000016cc24486d0_0;
    %assign/vec4 v0000016cc2448810_0, 0;
    %load/vec4 v0000016cc24489f0_0;
    %assign/vec4 v0000016cc2449420_0, 0;
    %load/vec4 v0000016cc24492e0_0;
    %assign/vec4 v0000016cc244a140_0, 0;
    %load/vec4 v0000016cc2447370_0;
    %assign/vec4 v0000016cc2447b90_0, 0;
    %load/vec4 v0000016cc2447cd0_0;
    %assign/vec4 v0000016cc2447e10_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0000016cc23114a0;
T_25 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc2448310_0;
    %assign/vec4 v0000016cc24484f0_0, 0;
    %load/vec4 v0000016cc2447eb0_0;
    %assign/vec4 v0000016cc2448270_0, 0;
    %load/vec4 v0000016cc2448630_0;
    %assign/vec4 v0000016cc24479b0_0, 0;
    %load/vec4 v0000016cc24488b0_0;
    %assign/vec4 v0000016cc2448ef0_0, 0;
    %load/vec4 v0000016cc2447ff0_0;
    %assign/vec4 v0000016cc2447a50_0, 0;
    %load/vec4 v0000016cc2447230_0;
    %assign/vec4 v0000016cc24472d0_0, 0;
    %load/vec4 v0000016cc2448450_0;
    %assign/vec4 v0000016cc2447050_0, 0;
    %load/vec4 v0000016cc2448e50_0;
    %assign/vec4 v0000016cc24474b0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0000016cc23059f0;
T_26 ;
    %wait E_0000016cc23d9800;
    %load/vec4 v0000016cc23ec300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016cc23ece40_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000016cc23eb900_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0000016cc23eca80_0;
    %parti/s 27, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %subi 4, 0, 33;
    %pad/u 32;
    %assign/vec4 v0000016cc23ece40_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000016cc2305860;
T_27 ;
    %wait E_0000016cc23d8c40;
    %load/vec4 v0000016cc23ebb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.0 ;
    %load/vec4 v0000016cc23ecd00_0;
    %load/vec4 v0000016cc23ebc20_0;
    %add;
    %store/vec4 v0000016cc23ec120_0, 0, 32;
    %jmp T_27.6;
T_27.1 ;
    %load/vec4 v0000016cc23ecd00_0;
    %load/vec4 v0000016cc23ebc20_0;
    %add;
    %store/vec4 v0000016cc23ec120_0, 0, 32;
    %jmp T_27.6;
T_27.2 ;
    %load/vec4 v0000016cc23ecd00_0;
    %load/vec4 v0000016cc23ebc20_0;
    %sub;
    %store/vec4 v0000016cc23ec120_0, 0, 32;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0000016cc23ecd00_0;
    %load/vec4 v0000016cc23ebc20_0;
    %xor;
    %store/vec4 v0000016cc23ec120_0, 0, 32;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0000016cc23ecd00_0;
    %load/vec4 v0000016cc23ebc20_0;
    %mul;
    %load/vec4 v0000016cc23ebc20_0;
    %add;
    %store/vec4 v0000016cc23ec120_0, 0, 32;
    %jmp T_27.6;
T_27.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016cc23ec120_0, 0, 32;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0000016cc2305860;
T_28 ;
    %wait E_0000016cc23d9780;
    %load/vec4 v0000016cc23ec120_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016cc23ec9e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016cc23ec9e0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000016cc244b390;
T_29 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc244af00_0;
    %assign/vec4 v0000016cc2449e20_0, 0;
    %load/vec4 v0000016cc244a1e0_0;
    %assign/vec4 v0000016cc244a280_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0000016cc2343430;
T_30 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc24452c0_0;
    %assign/vec4 v0000016cc2446bc0_0, 0;
    %load/vec4 v0000016cc2446940_0;
    %assign/vec4 v0000016cc2445ae0_0, 0;
    %load/vec4 v0000016cc2445cc0_0;
    %assign/vec4 v0000016cc24469e0_0, 0;
    %load/vec4 v0000016cc24464e0_0;
    %assign/vec4 v0000016cc2445d60_0, 0;
    %load/vec4 v0000016cc2446620_0;
    %assign/vec4 v0000016cc2445180_0, 0;
    %load/vec4 v0000016cc2446580_0;
    %assign/vec4 v0000016cc24457c0_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0000016cc2343430;
T_31 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc24463a0_0;
    %assign/vec4 v0000016cc2446080_0, 0;
    %load/vec4 v0000016cc2445fe0_0;
    %assign/vec4 v0000016cc2445a40_0, 0;
    %load/vec4 v0000016cc24450e0_0;
    %assign/vec4 v0000016cc2445720_0, 0;
    %load/vec4 v0000016cc2446d00_0;
    %assign/vec4 v0000016cc2446260_0, 0;
    %load/vec4 v0000016cc24459a0_0;
    %assign/vec4 v0000016cc2445f40_0, 0;
    %load/vec4 v0000016cc2445c20_0;
    %assign/vec4 v0000016cc24454a0_0, 0;
    %load/vec4 v0000016cc2446120_0;
    %assign/vec4 v0000016cc24466c0_0, 0;
    %load/vec4 v0000016cc2445ea0_0;
    %assign/vec4 v0000016cc2446300_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0000016cc2321b60;
T_32 ;
    %wait E_0000016cc23d88c0;
    %load/vec4 v0000016cc23be670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 2526451350, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
T_32.0 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc23ecf80, 4, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000016cc2321b60;
T_33 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc23ec3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000016cc23ed340_0;
    %ix/getv 3, v0000016cc23bdf90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016cc23ecf80, 0, 4;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000016cc2321b60;
T_34 ;
    %wait E_0000016cc23d8c40;
    %load/vec4 v0000016cc23ec440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %ix/getv 4, v0000016cc23bdf90_0;
    %load/vec4a v0000016cc23ecf80, 4;
    %assign/vec4 v0000016cc23ed200_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000016cc236b2e0;
T_35 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc2448bd0_0;
    %assign/vec4 v0000016cc2448d10_0, 0;
    %load/vec4 v0000016cc2447f50_0;
    %assign/vec4 v0000016cc2447af0_0, 0;
    %load/vec4 v0000016cc24470f0_0;
    %assign/vec4 v0000016cc2448c70_0, 0;
    %load/vec4 v0000016cc2447190_0;
    %assign/vec4 v0000016cc2448770_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0000016cc236b2e0;
T_36 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc2448950_0;
    %assign/vec4 v0000016cc2448130_0, 0;
    %load/vec4 v0000016cc2447550_0;
    %assign/vec4 v0000016cc2447410_0, 0;
    %load/vec4 v0000016cc2446b20_0;
    %assign/vec4 v0000016cc2446ee0_0, 0;
    %load/vec4 v0000016cc2446c60_0;
    %assign/vec4 v0000016cc2445360_0, 0;
    %load/vec4 v0000016cc2446da0_0;
    %assign/vec4 v0000016cc2448090_0, 0;
    %load/vec4 v0000016cc2447690_0;
    %assign/vec4 v0000016cc2447730_0, 0;
    %load/vec4 v0000016cc24475f0_0;
    %assign/vec4 v0000016cc2448a90_0, 0;
    %load/vec4 v0000016cc2445220_0;
    %assign/vec4 v0000016cc2446a80_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0000016cc2311310;
T_37 ;
    %wait E_0000016cc23d88c0;
    %load/vec4 v0000016cc2447910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
T_37.0 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016cc2447d70, 4, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000016cc2311310;
T_38 ;
    %wait E_0000016cc23d8c40;
    %load/vec4 v0000016cc2448b30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000016cc2447d70, 4;
    %pad/u 32;
    %assign/vec4 v0000016cc2447c30_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0000016cc2311310;
T_39 ;
    %wait E_0000016cc23d8740;
    %load/vec4 v0000016cc2447870_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000016cc24481d0_0;
    %pad/u 32;
    %pushi/vec4 30, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000016cc24481d0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0000016cc2448db0_0;
    %pad/u 8;
    %load/vec4 v0000016cc24481d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016cc2447d70, 0, 4;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000016cc244b520;
T_40 ;
    %wait E_0000016cc23d97c0;
    %load/vec4 v0000016cc244ad20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000016cc244a640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000016cc244a640_0;
    %load/vec4 v0000016cc244a320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000016cc244a960_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000016cc244a3c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000016cc244aaa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000016cc244aaa0_0;
    %load/vec4 v0000016cc244a320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000016cc244a960_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000016cc244a960_0, 0;
T_40.3 ;
T_40.1 ;
    %load/vec4 v0000016cc244ad20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000016cc244a640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000016cc244a640_0;
    %load/vec4 v0000016cc244a780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000016cc24497e0_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0000016cc244a3c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000016cc244aaa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000016cc244aaa0_0;
    %load/vec4 v0000016cc244a780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000016cc24497e0_0, 0;
    %jmp T_40.7;
T_40.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000016cc24497e0_0, 0;
T_40.7 ;
T_40.5 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000016cc2356cc0;
T_41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc24578d0_0, 0, 1;
T_41.0 ;
    %delay 50, 0;
    %load/vec4 v0000016cc24578d0_0;
    %inv;
    %store/vec4 v0000016cc24578d0_0, 0, 1;
    %jmp T_41.0;
    %end;
    .thread T_41;
    .scope S_0000016cc2356cc0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016cc2458c30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016cc2458c30_0, 0, 1;
    %end;
    .thread T_42;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\4.v";
