// Seed: 203422431
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_5 = 1'h0;
  assign id_4 = -1;
  wire id_6, id_7;
endmodule
module module_1;
  logic [7:0] id_1, id_2 = id_2[-1'b0];
  assign id_1 = id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
module module_2;
  wire id_1;
  id_2(
      -1
  );
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1
  );
  uwire id_4, id_5;
  wire id_6 = id_5;
  for (id_7 = id_5; 1; id_3 = id_7) wire id_8;
endmodule
