<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\stanr\Documents\16bitComputer\CPU\ArithmeticLogicUnit\ALU.sv<br>
C:\Users\stanr\Documents\16bitComputer\CPU\CPU16.sv<br>
C:\Users\stanr\Documents\16bitComputer\CPU\ClockPrescaler\ClockPrescaler.sv<br>
C:\Users\stanr\Documents\16bitComputer\CPU\ClockPrescaler\gowin_rom16\rom16_clk.v<br>
C:\Users\stanr\Documents\16bitComputer\CPU\DoubleDabbler\DoubleDabbler.sv<br>
C:\Users\stanr\Documents\16bitComputer\CPU\FrameTimingUnit\FrameTimingUnit.sv<br>
C:\Users\stanr\Documents\16bitComputer\CPU\Memory\RAM.sv<br>
C:\Users\stanr\Documents\16bitComputer\CPU\Memory\gowin_dpb\dp_bsram8.v<br>
C:\Users\stanr\Documents\16bitComputer\CPU\MillisecondTimer\TimerMS.sv<br>
C:\Users\stanr\Documents\16bitComputer\CPU\Opcodes&Microcode\Microcode.sv<br>
C:\Users\stanr\Documents\16bitComputer\CPU\Opcodes&Microcode\MicrocodePackage.sv<br>
C:\Users\stanr\Documents\16bitComputer\CPU\Opcodes&Microcode\OpcodePackage.sv<br>
C:\Users\stanr\Documents\16bitComputer\CPU\Opcodes&Microcode\Opcodes.sv<br>
C:\Users\stanr\Documents\16bitComputer\CPU\ProgramCounter\PC.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\DisplayTransmissionControlUnit\DTCU.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\FloatingPoint\FP_FP2int\FP_FP2int.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\FloatingPoint\FP_FP2int\gowin_rom16\rom16_fp2i.v<br>
C:\Users\stanr\Documents\16bitComputer\GPU\FloatingPoint\FP_Input_Pipe.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\FloatingPoint\FP_Int2fp\FP_Int2fp.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\FloatingPoint\FP_Int2fp\gowin_rom16\rom16_i2fp.v<br>
C:\Users\stanr\Documents\16bitComputer\GPU\FloatingPoint\FP_Output_Pipe.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\FrameBuffer\FrameBuffer.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\FrameBuffer\gowin_dpb\dp_bsram.v<br>
C:\Users\stanr\Documents\16bitComputer\GPU\GPU16.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\I2C\I2C_Controller.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\IntegerMaths\IM_Log16.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\IntegerMaths\IM_Log18.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\LineDrawerUnit\LDU.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\MatrixAccelerationUnit\MAU.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\MatrixAccelerationUnit\MAU4.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\MatrixAccelerationUnit\MAU_Adder.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\MatrixAccelerationUnit\MAU_Multiplier.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\MatrixAccelerationUnit\MatRAM_Lane_Controller.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\MatrixAccelerationUnit\gowin_dpb\dp_bsram16.v<br>
C:\Users\stanr\Documents\16bitComputer\GPU\MatrixAccelerationUnit\gowin_mult\mult18.v<br>
C:\Users\stanr\Documents\16bitComputer\GPU\Opcodes&Microcode\GPU_Microcode.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\Opcodes&Microcode\GPU_MicrocodePackage.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\Opcodes&Microcode\GPU_OpcodePackage.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\Opcodes&Microcode\GPU_Opcodes.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\PC\GPU_PC.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\VRAM\VRAM.sv<br>
C:\Users\stanr\Documents\16bitComputer\GPU\VRAM\gowin_dpb\dp_bsram16v.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr  3 11:31:26 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>CPU16</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.508s, Peak memory usage = 459.598MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.365s, Peak memory usage = 459.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.23s, Peak memory usage = 459.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.828s, Elapsed time = 0h 0m 0.844s, Peak memory usage = 459.598MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.098s, Peak memory usage = 459.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 459.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 459.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 459.598MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.526s, Peak memory usage = 459.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.192s, Peak memory usage = 459.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.169s, Peak memory usage = 459.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 29s, Elapsed time = 0h 0m 29s, Peak memory usage = 459.598MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.546s, Elapsed time = 0h 0m 0.57s, Peak memory usage = 459.598MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.671s, Elapsed time = 0h 0m 0.775s, Peak memory usage = 459.598MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 33s, Elapsed time = 0h 0m 33s, Peak memory usage = 459.598MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>50</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1708</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>81</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>163</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>287</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1135</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4887</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>436</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1243</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3208</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>646</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>646</td>
</tr>
<tr>
<td class="label"><b>ROM16 </b></td>
<td>72</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspROM16</td>
<td>72</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>41</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>41</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5694(4976 LUT, 646 ALU, 72 ROM16) / 8640</td>
<td>66%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1708 / 6693</td>
<td>26%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1708 / 6693</td>
<td>26%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>26 / 26</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clkpre/clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clkpre/clk_s/F </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>27.000(MHz)</td>
<td>36.643(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clkpre/clk</td>
<td>27.000(MHz)</td>
<td>16.613(MHz)</td>
<td>32</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flag_carry_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkpre/clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkpre/clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkpre/clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>micro_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>micro_addr_3_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s104/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>9.353</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s101/I3</td>
</tr>
<tr>
<td>10.939</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s101/F</td>
</tr>
<tr>
<td>11.899</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s95/I2</td>
</tr>
<tr>
<td>12.721</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s95/F</td>
</tr>
<tr>
<td>13.681</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s105/I1</td>
</tr>
<tr>
<td>14.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s105/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s83/I0</td>
</tr>
<tr>
<td>15.889</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s83/O</td>
</tr>
<tr>
<td>16.849</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/current_microcode_4_s1/I1</td>
</tr>
<tr>
<td>17.948</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>opcode/current_microcode_4_s1/F</td>
</tr>
<tr>
<td>18.908</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ram0/addr_b_3_s3/I0</td>
</tr>
<tr>
<td>19.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>ram0/addr_b_3_s3/F</td>
</tr>
<tr>
<td>20.900</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s71/I0</td>
</tr>
<tr>
<td>21.932</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>data_bus_8_s71/F</td>
</tr>
<tr>
<td>22.892</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s49/I0</td>
</tr>
<tr>
<td>23.924</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s49/F</td>
</tr>
<tr>
<td>24.884</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s20/I1</td>
</tr>
<tr>
<td>25.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s20/F</td>
</tr>
<tr>
<td>26.943</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s6/I1</td>
</tr>
<tr>
<td>28.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s6/F</td>
</tr>
<tr>
<td>29.002</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s1/I1</td>
</tr>
<tr>
<td>30.101</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s1/F</td>
</tr>
<tr>
<td>31.061</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s0/I0</td>
</tr>
<tr>
<td>32.093</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>data_bus_8_s0/F</td>
</tr>
<tr>
<td>33.053</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_15_s4/I1</td>
</tr>
<tr>
<td>34.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>alu/b_internal_15_s4/F</td>
</tr>
<tr>
<td>35.112</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_15_s1/I1</td>
</tr>
<tr>
<td>36.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>37.171</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.953</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.998</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>40.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n201_s/COUT</td>
</tr>
<tr>
<td>40.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>40.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n200_s/COUT</td>
</tr>
<tr>
<td>40.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>40.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n199_s/COUT</td>
</tr>
<tr>
<td>40.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n198_s/CIN</td>
</tr>
<tr>
<td>40.226</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n198_s/COUT</td>
</tr>
<tr>
<td>40.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n197_s/CIN</td>
</tr>
<tr>
<td>40.789</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n197_s/SUM</td>
</tr>
<tr>
<td>41.749</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s12/I0</td>
</tr>
<tr>
<td>42.781</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s12/F</td>
</tr>
<tr>
<td>43.741</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s11/I0</td>
</tr>
<tr>
<td>44.773</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s11/F</td>
</tr>
<tr>
<td>45.733</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s10/I0</td>
</tr>
<tr>
<td>46.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s10/F</td>
</tr>
<tr>
<td>47.725</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s15/I3</td>
</tr>
<tr>
<td>48.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s15/F</td>
</tr>
<tr>
<td>49.311</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s5/I3</td>
</tr>
<tr>
<td>49.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s5/F</td>
</tr>
<tr>
<td>50.897</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s2/I3</td>
</tr>
<tr>
<td>51.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s2/F</td>
</tr>
<tr>
<td>52.483</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s1/I1</td>
</tr>
<tr>
<td>53.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n85_s1/F</td>
</tr>
<tr>
<td>54.542</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/alu_carry_f_s3/I0</td>
</tr>
<tr>
<td>55.574</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/alu_carry_f_s3/F</td>
</tr>
<tr>
<td>56.534</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/alu_carry_f_s0/I0</td>
</tr>
<tr>
<td>57.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>alu/alu_carry_f_s0/F</td>
</tr>
<tr>
<td>58.526</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/alu_zero_f_s/I0</td>
</tr>
<tr>
<td>59.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/alu_zero_f_s/F</td>
</tr>
<tr>
<td>60.518</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flag_carry_s8/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkpre/clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>flag_carry_s8/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>flag_carry_s8</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 29.574, 49.461%; route: 29.760, 49.772%; tC2Q: 0.458, 0.767%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flag_carry_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkpre/clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkpre/clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkpre/clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>micro_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>micro_addr_3_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s104/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>9.353</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s101/I3</td>
</tr>
<tr>
<td>10.939</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s101/F</td>
</tr>
<tr>
<td>11.899</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s95/I2</td>
</tr>
<tr>
<td>12.721</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s95/F</td>
</tr>
<tr>
<td>13.681</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s105/I1</td>
</tr>
<tr>
<td>14.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s105/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s83/I0</td>
</tr>
<tr>
<td>15.889</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s83/O</td>
</tr>
<tr>
<td>16.849</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/current_microcode_4_s1/I1</td>
</tr>
<tr>
<td>17.948</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>opcode/current_microcode_4_s1/F</td>
</tr>
<tr>
<td>18.908</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ram0/addr_b_3_s3/I0</td>
</tr>
<tr>
<td>19.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>ram0/addr_b_3_s3/F</td>
</tr>
<tr>
<td>20.900</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s71/I0</td>
</tr>
<tr>
<td>21.932</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>data_bus_8_s71/F</td>
</tr>
<tr>
<td>22.892</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s49/I0</td>
</tr>
<tr>
<td>23.924</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s49/F</td>
</tr>
<tr>
<td>24.884</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s20/I1</td>
</tr>
<tr>
<td>25.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s20/F</td>
</tr>
<tr>
<td>26.943</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s6/I1</td>
</tr>
<tr>
<td>28.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s6/F</td>
</tr>
<tr>
<td>29.002</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s1/I1</td>
</tr>
<tr>
<td>30.101</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s1/F</td>
</tr>
<tr>
<td>31.061</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s0/I0</td>
</tr>
<tr>
<td>32.093</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>data_bus_8_s0/F</td>
</tr>
<tr>
<td>33.053</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_15_s4/I1</td>
</tr>
<tr>
<td>34.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>alu/b_internal_15_s4/F</td>
</tr>
<tr>
<td>35.112</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_15_s1/I1</td>
</tr>
<tr>
<td>36.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>37.171</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.953</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.998</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>40.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n201_s/COUT</td>
</tr>
<tr>
<td>40.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>40.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n200_s/COUT</td>
</tr>
<tr>
<td>40.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>40.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n199_s/COUT</td>
</tr>
<tr>
<td>40.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n198_s/CIN</td>
</tr>
<tr>
<td>40.226</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n198_s/COUT</td>
</tr>
<tr>
<td>40.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n197_s/CIN</td>
</tr>
<tr>
<td>40.789</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n197_s/SUM</td>
</tr>
<tr>
<td>41.749</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s12/I0</td>
</tr>
<tr>
<td>42.781</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s12/F</td>
</tr>
<tr>
<td>43.741</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s11/I0</td>
</tr>
<tr>
<td>44.773</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s11/F</td>
</tr>
<tr>
<td>45.733</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s10/I0</td>
</tr>
<tr>
<td>46.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s10/F</td>
</tr>
<tr>
<td>47.725</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s15/I3</td>
</tr>
<tr>
<td>48.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s15/F</td>
</tr>
<tr>
<td>49.311</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s5/I3</td>
</tr>
<tr>
<td>49.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s5/F</td>
</tr>
<tr>
<td>50.897</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s2/I3</td>
</tr>
<tr>
<td>51.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s2/F</td>
</tr>
<tr>
<td>52.483</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s1/I1</td>
</tr>
<tr>
<td>53.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n85_s1/F</td>
</tr>
<tr>
<td>54.542</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/alu_carry_f_s3/I0</td>
</tr>
<tr>
<td>55.574</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/alu_carry_f_s3/F</td>
</tr>
<tr>
<td>56.534</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/alu_carry_f_s0/I0</td>
</tr>
<tr>
<td>57.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>alu/alu_carry_f_s0/F</td>
</tr>
<tr>
<td>58.526</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/alu_carry_f_s/I0</td>
</tr>
<tr>
<td>59.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/alu_carry_f_s/F</td>
</tr>
<tr>
<td>60.518</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flag_carry_s6/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkpre/clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>flag_carry_s6/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>flag_carry_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 29.574, 49.461%; route: 29.760, 49.772%; tC2Q: 0.458, 0.767%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkpre/clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkpre/clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkpre/clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>micro_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>micro_addr_3_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s104/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>9.353</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s101/I3</td>
</tr>
<tr>
<td>10.939</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s101/F</td>
</tr>
<tr>
<td>11.899</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s95/I2</td>
</tr>
<tr>
<td>12.721</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s95/F</td>
</tr>
<tr>
<td>13.681</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s105/I1</td>
</tr>
<tr>
<td>14.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s105/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s83/I0</td>
</tr>
<tr>
<td>15.889</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s83/O</td>
</tr>
<tr>
<td>16.849</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/current_microcode_4_s1/I1</td>
</tr>
<tr>
<td>17.948</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>opcode/current_microcode_4_s1/F</td>
</tr>
<tr>
<td>18.908</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ram0/addr_b_3_s3/I0</td>
</tr>
<tr>
<td>19.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>ram0/addr_b_3_s3/F</td>
</tr>
<tr>
<td>20.900</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s71/I0</td>
</tr>
<tr>
<td>21.932</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>data_bus_8_s71/F</td>
</tr>
<tr>
<td>22.892</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s49/I0</td>
</tr>
<tr>
<td>23.924</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s49/F</td>
</tr>
<tr>
<td>24.884</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s20/I1</td>
</tr>
<tr>
<td>25.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s20/F</td>
</tr>
<tr>
<td>26.943</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s6/I1</td>
</tr>
<tr>
<td>28.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s6/F</td>
</tr>
<tr>
<td>29.002</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s1/I1</td>
</tr>
<tr>
<td>30.101</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s1/F</td>
</tr>
<tr>
<td>31.061</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s0/I0</td>
</tr>
<tr>
<td>32.093</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>data_bus_8_s0/F</td>
</tr>
<tr>
<td>33.053</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_15_s4/I1</td>
</tr>
<tr>
<td>34.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>alu/b_internal_15_s4/F</td>
</tr>
<tr>
<td>35.112</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_15_s1/I1</td>
</tr>
<tr>
<td>36.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>37.171</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.953</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.998</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>40.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n201_s/COUT</td>
</tr>
<tr>
<td>40.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>40.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n200_s/COUT</td>
</tr>
<tr>
<td>40.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>40.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n199_s/COUT</td>
</tr>
<tr>
<td>40.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n198_s/CIN</td>
</tr>
<tr>
<td>40.226</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n198_s/COUT</td>
</tr>
<tr>
<td>40.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n197_s/CIN</td>
</tr>
<tr>
<td>40.789</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n197_s/SUM</td>
</tr>
<tr>
<td>41.749</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s12/I0</td>
</tr>
<tr>
<td>42.781</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s12/F</td>
</tr>
<tr>
<td>43.741</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s11/I0</td>
</tr>
<tr>
<td>44.773</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s11/F</td>
</tr>
<tr>
<td>45.733</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s10/I0</td>
</tr>
<tr>
<td>46.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s10/F</td>
</tr>
<tr>
<td>47.725</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s15/I3</td>
</tr>
<tr>
<td>48.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s15/F</td>
</tr>
<tr>
<td>49.311</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s5/I3</td>
</tr>
<tr>
<td>49.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s5/F</td>
</tr>
<tr>
<td>50.897</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s2/I3</td>
</tr>
<tr>
<td>51.523</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s2/F</td>
</tr>
<tr>
<td>52.483</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s1/I1</td>
</tr>
<tr>
<td>53.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n85_s1/F</td>
</tr>
<tr>
<td>54.542</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n85_s0/I1</td>
</tr>
<tr>
<td>55.641</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n85_s0/F</td>
</tr>
<tr>
<td>56.601</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>reg_a_8_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkpre/clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>reg_a_8_s1/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>reg_a_8_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 27.577, 49.355%; route: 27.840, 49.825%; tC2Q: 0.458, 0.820%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkpre/clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkpre/clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkpre/clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>micro_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>micro_addr_3_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s104/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>9.353</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s101/I3</td>
</tr>
<tr>
<td>10.939</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s101/F</td>
</tr>
<tr>
<td>11.899</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s95/I2</td>
</tr>
<tr>
<td>12.721</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s95/F</td>
</tr>
<tr>
<td>13.681</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s105/I1</td>
</tr>
<tr>
<td>14.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s105/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s83/I0</td>
</tr>
<tr>
<td>15.889</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s83/O</td>
</tr>
<tr>
<td>16.849</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/current_microcode_4_s1/I1</td>
</tr>
<tr>
<td>17.948</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>opcode/current_microcode_4_s1/F</td>
</tr>
<tr>
<td>18.908</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ram0/addr_b_3_s3/I0</td>
</tr>
<tr>
<td>19.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>ram0/addr_b_3_s3/F</td>
</tr>
<tr>
<td>20.900</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s71/I0</td>
</tr>
<tr>
<td>21.932</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>data_bus_8_s71/F</td>
</tr>
<tr>
<td>22.892</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s49/I0</td>
</tr>
<tr>
<td>23.924</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s49/F</td>
</tr>
<tr>
<td>24.884</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s20/I1</td>
</tr>
<tr>
<td>25.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s20/F</td>
</tr>
<tr>
<td>26.943</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s6/I1</td>
</tr>
<tr>
<td>28.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s6/F</td>
</tr>
<tr>
<td>29.002</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s1/I1</td>
</tr>
<tr>
<td>30.101</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s1/F</td>
</tr>
<tr>
<td>31.061</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s0/I0</td>
</tr>
<tr>
<td>32.093</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>data_bus_8_s0/F</td>
</tr>
<tr>
<td>33.053</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_15_s4/I1</td>
</tr>
<tr>
<td>34.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>alu/b_internal_15_s4/F</td>
</tr>
<tr>
<td>35.112</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_15_s1/I1</td>
</tr>
<tr>
<td>36.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>37.171</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.953</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.998</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>40.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n201_s/COUT</td>
</tr>
<tr>
<td>40.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n200_s/CIN</td>
</tr>
<tr>
<td>40.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n200_s/COUT</td>
</tr>
<tr>
<td>40.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n199_s/CIN</td>
</tr>
<tr>
<td>40.675</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n199_s/SUM</td>
</tr>
<tr>
<td>41.635</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n87_s10/I0</td>
</tr>
<tr>
<td>42.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n87_s10/F</td>
</tr>
<tr>
<td>43.627</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n87_s9/I1</td>
</tr>
<tr>
<td>44.726</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n87_s9/F</td>
</tr>
<tr>
<td>45.686</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n87_s8/I0</td>
</tr>
<tr>
<td>46.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n87_s8/F</td>
</tr>
<tr>
<td>47.678</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n87_s6/I0</td>
</tr>
<tr>
<td>48.710</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n87_s6/F</td>
</tr>
<tr>
<td>49.670</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n87_s2/I1</td>
</tr>
<tr>
<td>50.769</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n87_s2/F</td>
</tr>
<tr>
<td>51.729</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n87_s1/I0</td>
</tr>
<tr>
<td>52.761</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n87_s1/F</td>
</tr>
<tr>
<td>53.721</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n87_s0/I0</td>
</tr>
<tr>
<td>54.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n87_s0/F</td>
</tr>
<tr>
<td>55.713</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>reg_a_6_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkpre/clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>reg_a_6_s1/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>reg_a_6_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 27.649, 50.282%; route: 26.880, 48.884%; tC2Q: 0.458, 0.834%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>micro_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_a_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkpre/clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkpre/clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkpre/clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>micro_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>micro_addr_3_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s104/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>opcode/ucode_4_s104/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_5_s89/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>opcode/ucode_5_s89/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_1_s109/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>opcode/ucode_1_s109/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s103/I0</td>
</tr>
<tr>
<td>9.353</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>opcode/ucode_4_s103/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s101/I3</td>
</tr>
<tr>
<td>10.939</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s101/F</td>
</tr>
<tr>
<td>11.899</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s95/I2</td>
</tr>
<tr>
<td>12.721</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s95/F</td>
</tr>
<tr>
<td>13.681</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s105/I1</td>
</tr>
<tr>
<td>14.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s105/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s83/I0</td>
</tr>
<tr>
<td>15.889</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>opcode/ucode_4_s83/O</td>
</tr>
<tr>
<td>16.849</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>opcode/current_microcode_4_s1/I1</td>
</tr>
<tr>
<td>17.948</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>opcode/current_microcode_4_s1/F</td>
</tr>
<tr>
<td>18.908</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ram0/addr_b_3_s3/I0</td>
</tr>
<tr>
<td>19.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>ram0/addr_b_3_s3/F</td>
</tr>
<tr>
<td>20.900</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s71/I0</td>
</tr>
<tr>
<td>21.932</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>data_bus_8_s71/F</td>
</tr>
<tr>
<td>22.892</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s49/I0</td>
</tr>
<tr>
<td>23.924</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s49/F</td>
</tr>
<tr>
<td>24.884</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s20/I1</td>
</tr>
<tr>
<td>25.983</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s20/F</td>
</tr>
<tr>
<td>26.943</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s6/I1</td>
</tr>
<tr>
<td>28.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s6/F</td>
</tr>
<tr>
<td>29.002</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s1/I1</td>
</tr>
<tr>
<td>30.101</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s1/F</td>
</tr>
<tr>
<td>31.061</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_bus_8_s0/I0</td>
</tr>
<tr>
<td>32.093</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>data_bus_8_s0/F</td>
</tr>
<tr>
<td>33.053</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_15_s4/I1</td>
</tr>
<tr>
<td>34.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>alu/b_internal_15_s4/F</td>
</tr>
<tr>
<td>35.112</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_15_s1/I1</td>
</tr>
<tr>
<td>36.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>alu/b_internal_15_s1/F</td>
</tr>
<tr>
<td>37.171</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu/b_internal_3_s0/I2</td>
</tr>
<tr>
<td>37.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>alu/b_internal_3_s0/F</td>
</tr>
<tr>
<td>38.953</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n202_s/I1</td>
</tr>
<tr>
<td>39.998</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n202_s/COUT</td>
</tr>
<tr>
<td>39.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>alu/n201_s/CIN</td>
</tr>
<tr>
<td>40.561</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>alu/n201_s/SUM</td>
</tr>
<tr>
<td>41.521</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n89_s8/I0</td>
</tr>
<tr>
<td>42.553</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n89_s8/F</td>
</tr>
<tr>
<td>43.513</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n89_s7/I1</td>
</tr>
<tr>
<td>44.612</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n89_s7/F</td>
</tr>
<tr>
<td>45.572</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n89_s5/I0</td>
</tr>
<tr>
<td>46.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n89_s5/F</td>
</tr>
<tr>
<td>47.564</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n89_s3/I1</td>
</tr>
<tr>
<td>48.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n89_s3/F</td>
</tr>
<tr>
<td>49.623</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n89_s2/I0</td>
</tr>
<tr>
<td>50.655</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n89_s2/F</td>
</tr>
<tr>
<td>51.615</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n89_s1/I1</td>
</tr>
<tr>
<td>52.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n89_s1/F</td>
</tr>
<tr>
<td>53.674</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n89_s0/I0</td>
</tr>
<tr>
<td>54.706</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n89_s0/F</td>
</tr>
<tr>
<td>55.666</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>reg_a_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkpre/clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1514</td>
<td>clkpre/clk_s/F</td>
</tr>
<tr>
<td>37.763</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>reg_a_4_s1/CLK</td>
</tr>
<tr>
<td>37.363</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>reg_a_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 27.602, 50.240%; route: 26.880, 48.926%; tC2Q: 0.458, 0.834%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
