

================================================================
== Vivado HLS Report for 'hls_macc'
================================================================
* Date:           Fri Feb 19 19:11:29 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_macc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.742 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4| 40.000 ns | 40.000 ns |    4|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     42|       0|    745|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        -|      -|     674|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     42|     674|    778|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     19|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add13_fu_215_p2       |     *    |      3|  0|  20|          32|          32|
    |add2_fu_199_p2        |     *    |      3|  0|  20|          32|          32|
    |add3_fu_125_p2        |     *    |      3|  0|  20|          32|          32|
    |add5_fu_131_p2        |     *    |      3|  0|  20|          32|          32|
    |add6_fu_203_p2        |     *    |      3|  0|  20|          32|          32|
    |mul_ln24_fu_172_p2    |     *    |      3|  0|  20|          32|          32|
    |mult10_fu_143_p2      |     *    |      3|  0|  20|          32|          32|
    |mult11_fu_162_p2      |     *    |      3|  0|  20|          32|          32|
    |mult13_fu_167_p2      |     *    |      3|  0|  20|          32|          32|
    |mult2_fu_137_p2       |     *    |      3|  0|  20|          32|          32|
    |mult7_fu_158_p2       |     *    |      3|  0|  20|          32|          32|
    |tmp3_fu_181_p2        |     *    |      3|  0|  20|          32|          32|
    |tmp5_fu_211_p2        |     *    |      3|  0|  20|          32|          32|
    |tmp7_fu_195_p2        |     *    |      3|  0|  20|          32|          32|
    |add14_fu_219_p2       |     +    |      0|  0|  39|          32|          32|
    |add9_fu_207_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln30_fu_177_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln40_1_fu_238_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln40_fu_243_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln42_fu_190_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln49_1_fu_252_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln49_fu_257_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln51_fu_263_p2    |     +    |      0|  0|  32|          32|          32|
    |ap_return             |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_186_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp6_fu_154_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_149_p2         |     +    |      0|  0|  39|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     42|  0| 745|         864|         864|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |add13_reg_412     |  32|   0|   32|          0|
    |add2_reg_391      |  32|   0|   32|          0|
    |add3_reg_288      |  32|   0|   32|          0|
    |add5_reg_293      |  32|   0|   32|          0|
    |add6_reg_396      |  32|   0|   32|          0|
    |add9_reg_402      |  32|   0|   32|          0|
    |add_ln30_reg_366  |  32|   0|   32|          0|
    |add_ln42_reg_381  |  32|   0|   32|          0|
    |ap_CS_fsm         |   5|   0|    5|          0|
    |mul_ln24_reg_361  |  32|   0|   32|          0|
    |mult10_reg_331    |  32|   0|   32|          0|
    |mult11_reg_351    |  32|   0|   32|          0|
    |mult13_reg_356    |  32|   0|   32|          0|
    |mult2_reg_326     |  32|   0|   32|          0|
    |mult7_reg_346     |  32|   0|   32|          0|
    |tmp3_reg_371      |  32|   0|   32|          0|
    |tmp4_reg_376      |  32|   0|   32|          0|
    |tmp5_reg_407      |  32|   0|   32|          0|
    |tmp6_reg_341      |  32|   0|   32|          0|
    |tmp7_reg_386      |  32|   0|   32|          0|
    |tmp_reg_336       |  32|   0|   32|          0|
    |trunc_ln_reg_417  |  29|   0|   29|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 674|   0|  674|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_done      | out |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_return    | out |   32| ap_ctrl_hs |   hls_macc   | return value |
|in1          |  in |   32|   ap_none  |      in1     |    scalar    |
|in2          |  in |   32|   ap_none  |      in2     |    scalar    |
|in3          |  in |   32|   ap_none  |      in3     |    scalar    |
|in4          |  in |   32|   ap_none  |      in4     |    scalar    |
|in5          |  in |   32|   ap_none  |      in5     |    scalar    |
|in6          |  in |   32|   ap_none  |      in6     |    scalar    |
|in7          |  in |   32|   ap_none  |      in7     |    scalar    |
|in8          |  in |   32|   ap_none  |      in8     |    scalar    |
|in9          |  in |   32|   ap_none  |      in9     |    scalar    |
|in10         |  in |   32|   ap_none  |     in10     |    scalar    |
|out1         | out |   32|   ap_vld   |     out1     |    pointer   |
|out1_ap_vld  | out |    1|   ap_vld   |     out1     |    pointer   |
|out2         | out |   32|   ap_vld   |     out2     |    pointer   |
|out2_ap_vld  | out |    1|   ap_vld   |     out2     |    pointer   |
|out3         | out |   32|   ap_vld   |     out3     |    pointer   |
|out3_ap_vld  | out |    1|   ap_vld   |     out3     |    pointer   |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in10_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in10) nounwind" [motion_return.c:4]   --->   Operation 6 'read' 'in10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in7_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in7) nounwind" [motion_return.c:4]   --->   Operation 7 'read' 'in7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in4_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in4) nounwind" [motion_return.c:4]   --->   Operation 8 'read' 'in4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (8.51ns)   --->   "%add3 = mul i32 %in7_read, %in4_read" [motion_return.c:25]   --->   Operation 9 'mul' 'add3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (8.51ns)   --->   "%add5 = mul i32 %in10_read, %in10_read" [motion_return.c:27]   --->   Operation 10 'mul' 'add5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%in9_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in9) nounwind" [motion_return.c:4]   --->   Operation 11 'read' 'in9_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%in6_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in6) nounwind" [motion_return.c:4]   --->   Operation 12 'read' 'in6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%in3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in3) nounwind" [motion_return.c:4]   --->   Operation 13 'read' 'in3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%in2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in2) nounwind" [motion_return.c:4]   --->   Operation 14 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%in1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in1) nounwind" [motion_return.c:4]   --->   Operation 15 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (8.51ns)   --->   "%mult2 = mul nsw i32 %in3_read, %in1_read" [motion_return.c:8]   --->   Operation 16 'mul' 'mult2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (8.51ns)   --->   "%mult10 = mul nsw i32 %in9_read, %in6_read" [motion_return.c:17]   --->   Operation 17 'mul' 'mult10' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%tmp = add i32 %in2_read, %add3" [motion_return.c:4]   --->   Operation 18 'add' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%tmp6 = add i32 %in7_read, %add5" [motion_return.c:4]   --->   Operation 19 'add' 'tmp6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%in8_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in8) nounwind" [motion_return.c:4]   --->   Operation 20 'read' 'in8_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%in5_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in5) nounwind" [motion_return.c:4]   --->   Operation 21 'read' 'in5_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (8.51ns)   --->   "%mult7 = mul nsw i32 %in6_read, %in3_read" [motion_return.c:14]   --->   Operation 22 'mul' 'mult7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (8.51ns)   --->   "%mult11 = mul nsw i32 %in8_read, %in6_read" [motion_return.c:18]   --->   Operation 23 'mul' 'mult11' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (8.51ns)   --->   "%mult13 = mul nsw i32 %in8_read, %in7_read" [motion_return.c:20]   --->   Operation 24 'mul' 'mult13' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (8.51ns)   --->   "%mul_ln24 = mul i32 %in5_read, %in4_read" [motion_return.c:24]   --->   Operation 25 'mul' 'mul_ln24' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln30 = add i32 %in2_read, %mult2" [motion_return.c:30]   --->   Operation 26 'add' 'add_ln30' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %in5_read, %tmp" [motion_return.c:4]   --->   Operation 27 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (2.55ns)   --->   "%tmp4 = add i32 %in7_read, %in2_read" [motion_return.c:4]   --->   Operation 28 'add' 'tmp4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %in8_read, %mult10" [motion_return.c:42]   --->   Operation 29 'add' 'add_ln42' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (8.51ns)   --->   "%tmp7 = mul i32 %in9_read, %tmp6" [motion_return.c:4]   --->   Operation 30 'mul' 'tmp7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 31 [1/1] (8.51ns)   --->   "%add2 = mul i32 %in4_read, %mul_ln24" [motion_return.c:24]   --->   Operation 31 'mul' 'add2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (8.51ns)   --->   "%add6 = mul i32 %in1_read, %add_ln30" [motion_return.c:30]   --->   Operation 32 'mul' 'add6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (2.55ns)   --->   "%add9 = add nsw i32 %tmp3, %mult7" [motion_return.c:37]   --->   Operation 33 'add' 'add9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (8.51ns)   --->   "%tmp5 = mul i32 %in3_read, %tmp4" [motion_return.c:4]   --->   Operation 34 'mul' 'tmp5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (8.51ns)   --->   "%add13 = mul i32 %in4_read, %add_ln42" [motion_return.c:42]   --->   Operation 35 'mul' 'add13' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (2.55ns)   --->   "%add14 = add nsw i32 %tmp7, %mult13" [motion_return.c:46]   --->   Operation 36 'add' 'add14' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add14, i32 3, i32 31)" [motion_return.c:48]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.74>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in1) nounwind, !map !7"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in2) nounwind, !map !13"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in3) nounwind, !map !17"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in4) nounwind, !map !21"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in5) nounwind, !map !25"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in6) nounwind, !map !29"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in7) nounwind, !map !33"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in8) nounwind, !map !37"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in9) nounwind, !map !41"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in10) nounwind, !map !45"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out1) nounwind, !map !49"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out2) nounwind, !map !55"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out3) nounwind, !map !59"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !63"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hls_macc_str) nounwind"   --->   Operation 52 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out1, i32 %add6) nounwind" [motion_return.c:31]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%shf1 = shl i32 %add9, 3" [motion_return.c:39]   --->   Operation 54 'shl' 'shf1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_1 = add i32 %shf1, %tmp5" [motion_return.c:40]   --->   Operation 55 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln40 = add i32 %add2, %add_ln40_1" [motion_return.c:40]   --->   Operation 56 'add' 'add_ln40' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out2, i32 %add_ln40) nounwind" [motion_return.c:40]   --->   Operation 57 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%shf2 = sext i29 %trunc_ln to i32" [motion_return.c:48]   --->   Operation 58 'sext' 'shf2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_1 = add i32 %shf2, %add13" [motion_return.c:49]   --->   Operation 59 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49 = add i32 %mult11, %add_ln49_1" [motion_return.c:49]   --->   Operation 60 'add' 'add_ln49' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out3, i32 %add_ln49) nounwind" [motion_return.c:49]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51 = add i32 %add_ln40, %add6" [motion_return.c:51]   --->   Operation 62 'add' 'add_ln51' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln51_1 = add i32 %add_ln49, %add_ln51" [motion_return.c:51]   --->   Operation 63 'add' 'add_ln51_1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "ret i32 %add_ln51_1" [motion_return.c:51]   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in10_read         (read         ) [ 000000]
in7_read          (read         ) [ 001100]
in4_read          (read         ) [ 001110]
add3              (mul          ) [ 001000]
add5              (mul          ) [ 001000]
in9_read          (read         ) [ 000100]
in6_read          (read         ) [ 000100]
in3_read          (read         ) [ 000110]
in2_read          (read         ) [ 000100]
in1_read          (read         ) [ 000110]
mult2             (mul          ) [ 000100]
mult10            (mul          ) [ 000100]
tmp               (add          ) [ 000100]
tmp6              (add          ) [ 000100]
in8_read          (read         ) [ 000000]
in5_read          (read         ) [ 000000]
mult7             (mul          ) [ 000010]
mult11            (mul          ) [ 000011]
mult13            (mul          ) [ 000010]
mul_ln24          (mul          ) [ 000010]
add_ln30          (add          ) [ 000010]
tmp3              (mul          ) [ 000010]
tmp4              (add          ) [ 000010]
add_ln42          (add          ) [ 000010]
tmp7              (mul          ) [ 000010]
add2              (mul          ) [ 000001]
add6              (mul          ) [ 000001]
add9              (add          ) [ 000001]
tmp5              (mul          ) [ 000001]
add13             (mul          ) [ 000001]
add14             (add          ) [ 000000]
trunc_ln          (partselect   ) [ 000001]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
spectopmodule_ln0 (spectopmodule) [ 000000]
write_ln31        (write        ) [ 000000]
shf1              (shl          ) [ 000000]
add_ln40_1        (add          ) [ 000000]
add_ln40          (add          ) [ 000000]
write_ln40        (write        ) [ 000000]
shf2              (sext         ) [ 000000]
add_ln49_1        (add          ) [ 000000]
add_ln49          (add          ) [ 000000]
write_ln49        (write        ) [ 000000]
add_ln51          (add          ) [ 000000]
add_ln51_1        (add          ) [ 000000]
ret_ln51          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_macc_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="in10_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in10_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="in7_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in7_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in4_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in4_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="in9_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in9_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="in6_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in6_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="in3_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in3_read/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="in2_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="in1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in8_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in8_read/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in5_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in5_read/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln31_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="1"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln40_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln49_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add3_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="add3/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add5_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="add5/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="mult2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mult2/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="mult10_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mult10/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp6_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mult7_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mult7/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mult11_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mult11/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="mult13_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mult13/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mul_ln24_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln30_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln42_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp7_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp7/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="3"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="add2/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="add6/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add9_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add9/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp5_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2"/>
<pin id="213" dir="0" index="1" bw="32" slack="1"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add13_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="3"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="add13/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add14_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add14/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="29" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="0" index="3" bw="6" slack="0"/>
<pin id="228" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="shf1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="3" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shf1/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln40_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln40_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="shf2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="29" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="shf2/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln49_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="29" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln49_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln51_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln51_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/5 "/>
</bind>
</comp>

<comp id="274" class="1005" name="in7_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in7_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="in4_read_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2"/>
<pin id="283" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in4_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="add3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="add5_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add5 "/>
</bind>
</comp>

<comp id="298" class="1005" name="in9_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in9_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="in6_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in6_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="in3_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in3_read "/>
</bind>
</comp>

<comp id="315" class="1005" name="in2_read_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="321" class="1005" name="in1_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2"/>
<pin id="323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="mult2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="mult10_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult10 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp6_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="346" class="1005" name="mult7_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult7 "/>
</bind>
</comp>

<comp id="351" class="1005" name="mult11_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2"/>
<pin id="353" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mult11 "/>
</bind>
</comp>

<comp id="356" class="1005" name="mult13_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult13 "/>
</bind>
</comp>

<comp id="361" class="1005" name="mul_ln24_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="366" class="1005" name="add_ln30_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp3_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp4_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln42_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp7_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="391" class="1005" name="add2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="add6_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add6 "/>
</bind>
</comp>

<comp id="402" class="1005" name="add9_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add9 "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp5_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="412" class="1005" name="add13_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add13 "/>
</bind>
</comp>

<comp id="417" class="1005" name="trunc_ln_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="29" slack="1"/>
<pin id="419" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="26" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="18" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="50" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="56" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="44" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="44" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="74" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="86" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="62" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="68" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="80" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="166"><net_src comp="92" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="92" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="98" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="185"><net_src comp="98" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="194"><net_src comp="92" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="233" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="248"><net_src comp="243" pin="2"/><net_sink comp="111" pin=2"/></net>

<net id="256"><net_src comp="249" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="262"><net_src comp="257" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="267"><net_src comp="243" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="257" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="50" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="284"><net_src comp="56" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="291"><net_src comp="125" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="296"><net_src comp="131" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="301"><net_src comp="62" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="306"><net_src comp="68" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="312"><net_src comp="74" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="318"><net_src comp="80" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="324"><net_src comp="86" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="329"><net_src comp="137" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="334"><net_src comp="143" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="339"><net_src comp="149" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="344"><net_src comp="154" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="349"><net_src comp="158" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="354"><net_src comp="162" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="359"><net_src comp="167" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="364"><net_src comp="172" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="369"><net_src comp="177" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="374"><net_src comp="181" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="379"><net_src comp="186" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="384"><net_src comp="190" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="389"><net_src comp="195" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="394"><net_src comp="199" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="399"><net_src comp="203" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="405"><net_src comp="207" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="410"><net_src comp="211" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="415"><net_src comp="215" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="420"><net_src comp="223" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="249" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out1 | {5 }
	Port: out2 | {5 }
	Port: out3 | {5 }
 - Input state : 
	Port: hls_macc : in1 | {2 }
	Port: hls_macc : in2 | {2 }
	Port: hls_macc : in3 | {2 }
	Port: hls_macc : in4 | {1 }
	Port: hls_macc : in5 | {3 }
	Port: hls_macc : in6 | {2 }
	Port: hls_macc : in7 | {1 }
	Port: hls_macc : in8 | {3 }
	Port: hls_macc : in9 | {2 }
	Port: hls_macc : in10 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		trunc_ln : 1
	State 5
		add_ln40 : 1
		write_ln40 : 2
		add_ln49_1 : 1
		add_ln49 : 2
		write_ln49 : 3
		add_ln51 : 2
		add_ln51_1 : 3
		ret_ln51 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_149       |    0    |    0    |    39   |
|          |       tmp6_fu_154       |    0    |    0    |    39   |
|          |     add_ln30_fu_177     |    0    |    0    |    39   |
|          |       tmp4_fu_186       |    0    |    0    |    39   |
|          |     add_ln42_fu_190     |    0    |    0    |    39   |
|          |       add9_fu_207       |    0    |    0    |    39   |
|    add   |       add14_fu_219      |    0    |    0    |    39   |
|          |    add_ln40_1_fu_238    |    0    |    0    |    32   |
|          |     add_ln40_fu_243     |    0    |    0    |    32   |
|          |    add_ln49_1_fu_252    |    0    |    0    |    32   |
|          |     add_ln49_fu_257     |    0    |    0    |    32   |
|          |     add_ln51_fu_263     |    0    |    0    |    32   |
|          |    add_ln51_1_fu_268    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |       add3_fu_125       |    3    |    0    |    20   |
|          |       add5_fu_131       |    3    |    0    |    20   |
|          |       mult2_fu_137      |    3    |    0    |    20   |
|          |      mult10_fu_143      |    3    |    0    |    20   |
|          |       mult7_fu_158      |    3    |    0    |    20   |
|          |      mult11_fu_162      |    3    |    0    |    20   |
|    mul   |      mult13_fu_167      |    3    |    0    |    20   |
|          |     mul_ln24_fu_172     |    3    |    0    |    20   |
|          |       tmp3_fu_181       |    3    |    0    |    20   |
|          |       tmp7_fu_195       |    3    |    0    |    20   |
|          |       add2_fu_199       |    3    |    0    |    20   |
|          |       add6_fu_203       |    3    |    0    |    20   |
|          |       tmp5_fu_211       |    3    |    0    |    20   |
|          |       add13_fu_215      |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |   in10_read_read_fu_44  |    0    |    0    |    0    |
|          |   in7_read_read_fu_50   |    0    |    0    |    0    |
|          |   in4_read_read_fu_56   |    0    |    0    |    0    |
|          |   in9_read_read_fu_62   |    0    |    0    |    0    |
|   read   |   in6_read_read_fu_68   |    0    |    0    |    0    |
|          |   in3_read_read_fu_74   |    0    |    0    |    0    |
|          |   in2_read_read_fu_80   |    0    |    0    |    0    |
|          |   in1_read_read_fu_86   |    0    |    0    |    0    |
|          |   in8_read_read_fu_92   |    0    |    0    |    0    |
|          |   in5_read_read_fu_98   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln31_write_fu_104 |    0    |    0    |    0    |
|   write  | write_ln40_write_fu_111 |    0    |    0    |    0    |
|          | write_ln49_write_fu_118 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_223     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |       shf1_fu_233       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |       shf2_fu_249       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    42   |    0    |   745   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  add13_reg_412 |   32   |
|  add2_reg_391  |   32   |
|  add3_reg_288  |   32   |
|  add5_reg_293  |   32   |
|  add6_reg_396  |   32   |
|  add9_reg_402  |   32   |
|add_ln30_reg_366|   32   |
|add_ln42_reg_381|   32   |
|in1_read_reg_321|   32   |
|in2_read_reg_315|   32   |
|in3_read_reg_309|   32   |
|in4_read_reg_281|   32   |
|in6_read_reg_303|   32   |
|in7_read_reg_274|   32   |
|in9_read_reg_298|   32   |
|mul_ln24_reg_361|   32   |
| mult10_reg_331 |   32   |
| mult11_reg_351 |   32   |
| mult13_reg_356 |   32   |
|  mult2_reg_326 |   32   |
|  mult7_reg_346 |   32   |
|  tmp3_reg_371  |   32   |
|  tmp4_reg_376  |   32   |
|  tmp5_reg_407  |   32   |
|  tmp6_reg_341  |   32   |
|  tmp7_reg_386  |   32   |
|   tmp_reg_336  |   32   |
|trunc_ln_reg_417|   29   |
+----------------+--------+
|      Total     |   893  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   42   |    0   |   745  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   893  |    -   |
+-----------+--------+--------+--------+
|   Total   |   42   |   893  |   745  |
+-----------+--------+--------+--------+
