

================================================================
== Vivado HLS Report for 'cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s'
================================================================
* Date:           Wed Aug 10 16:30:22 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.605 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6745|     6745| 33.725 us | 33.725 us |  6745|  6745|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     5568|     5568|       174|          -|          -|    32|    no    |
        | + Loop 1.1      |      170|      170|        85|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |       80|       80|         5|          -|          -|    16|    no    |
        |- Loop 2         |      784|      784|       392|          -|          -|     2|    no    |
        | + Loop 2.1      |      390|      390|       130|          -|          -|     3|    no    |
        |  ++ Loop 2.1.1  |      128|      128|         4|          -|          -|    32|    no    |
        |- Loop 3         |      390|      390|       130|          -|          -|     3|    no    |
        | + Loop 3.1      |      128|      128|         4|          -|          -|    32|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    444|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    309|    -|
|Register         |        -|      -|     306|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     306|    753|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmpinput_V_U      |cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_tmpinput_V    |        1|  0|   0|    0|    96|   16|     1|         1536|
    |linebuffer_V_3_U  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_linebuffeThq  |        2|  0|   0|    0|  1088|   16|     1|        17408|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                              |        3|  0|   0|    0|  1184|   32|     2|        18944|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln126_1_fu_607_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln126_2_fu_598_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln126_3_fu_612_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln126_4_fu_621_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln126_fu_534_p2    |     +    |      0|  0|  15|           6|           7|
    |add_ln134_fu_708_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln182_fu_337_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln187_1_fu_360_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln187_fu_342_p2    |     +    |      0|  0|  10|           2|           2|
    |add_ln203_1_fu_459_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln203_2_fu_419_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln203_3_fu_477_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_4_fu_436_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln203_5_fu_489_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_6_fu_717_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln203_fu_385_p2    |     +    |      0|  0|  12|          12|          12|
    |i0_1_fu_512_p2         |     +    |      0|  0|  10|           2|           1|
    |i0_fu_285_p2           |     +    |      0|  0|  15|           6|           1|
    |i1_1_fu_648_p2         |     +    |      0|  0|  10|           2|           1|
    |i1_2_fu_546_p2         |     +    |      0|  0|  10|           2|           1|
    |i1_fu_464_p2           |     +    |      0|  0|  10|           2|           1|
    |i2_1_fu_690_p2         |     +    |      0|  0|  15|           6|           1|
    |i2_2_fu_592_p2         |     +    |      0|  0|  15|           6|           1|
    |i2_fu_401_p2           |     +    |      0|  0|  15|           5|           1|
    |sub_ln126_fu_576_p2    |     -    |      0|  0|  14|          10|          10|
    |sub_ln134_fu_674_p2    |     -    |      0|  0|  15|           9|           9|
    |sub_ln195_fu_441_p2    |     -    |      0|  0|  12|           3|           2|
    |icmp_ln122_fu_506_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln124_fu_540_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln125_fu_586_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln131_fu_642_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln133_fu_684_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln177_fu_279_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln180_fu_313_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln189_fu_395_p2   |   icmp   |      0|  0|  11|           5|           6|
    |xor_ln182_fu_319_p2    |    xor   |      0|  0|   2|           2|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 444|         219|         201|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  117|         25|    1|         25|
    |i0_0_i_reg_218           |    9|          2|    2|          4|
    |i0_0_reg_183             |    9|          2|    6|         12|
    |i11_0_i_reg_251          |    9|          2|    2|          4|
    |i1_0_i_reg_229           |    9|          2|    2|          4|
    |i1_0_reg_195             |    9|          2|    2|          4|
    |i22_0_i_reg_262          |    9|          2|    6|         12|
    |i2_0_i_reg_240           |    9|          2|    6|         12|
    |i2_0_reg_207             |    9|          2|    5|         10|
    |linebuffer_V_3_address0  |   27|          5|   11|         55|
    |linebuffer_V_3_d0        |   15|          3|   16|         48|
    |output_V_address0        |   21|          4|    9|         36|
    |output_V_d0              |   15|          3|   16|         48|
    |tmpinput_V_address0      |   27|          5|    7|         35|
    |tmpinput_V_d0            |   15|          3|   16|         48|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  309|         64|  107|        357|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln126_1_reg_895            |  10|   0|   10|          0|
    |add_ln126_4_reg_900            |  10|   0|   10|          0|
    |add_ln126_reg_868              |   2|   0|    7|          5|
    |add_ln134_reg_941              |   9|   0|    9|          0|
    |add_ln182_reg_765              |   8|   0|    8|          0|
    |add_ln187_1_reg_776            |   8|   0|    8|          0|
    |add_ln187_reg_770              |   2|   0|    2|          0|
    |add_ln203_1_reg_825            |   8|   0|    8|          0|
    |add_ln203_2_reg_815            |   7|   0|    7|          0|
    |add_ln203_3_reg_835            |  12|   0|   12|          0|
    |add_ln203_4_reg_820            |   7|   0|    7|          0|
    |add_ln203_5_reg_840            |  12|   0|   12|          0|
    |add_ln203_6_reg_946            |   8|   0|    8|          0|
    |ap_CS_fsm                      |  24|   0|   24|          0|
    |data_V_load_reg_743            |  16|   0|   16|          0|
    |i0_0_i_reg_218                 |   2|   0|    2|          0|
    |i0_0_reg_183                   |   6|   0|    6|          0|
    |i0_1_reg_858                   |   2|   0|    2|          0|
    |i0_reg_733                     |   6|   0|    6|          0|
    |i11_0_i_reg_251                |   2|   0|    2|          0|
    |i1_0_i_reg_229                 |   2|   0|    2|          0|
    |i1_0_reg_195                   |   2|   0|    2|          0|
    |i1_1_reg_918                   |   2|   0|    2|          0|
    |i1_2_reg_876                   |   2|   0|    2|          0|
    |i1_reg_830                     |   2|   0|    2|          0|
    |i22_0_i_reg_262                |   6|   0|    6|          0|
    |i2_0_i_reg_240                 |   6|   0|    6|          0|
    |i2_0_reg_207                   |   5|   0|    5|          0|
    |i2_1_reg_936                   |   6|   0|    6|          0|
    |i2_2_reg_890                   |   6|   0|    6|          0|
    |i2_reg_810                     |   5|   0|    5|          0|
    |linebuffer_V_3_addr_1_reg_797  |  11|   0|   11|          0|
    |linebuffer_V_3_load_reg_850    |  16|   0|   16|          0|
    |output_V_load_reg_910          |  16|   0|   16|          0|
    |reg_273                        |  16|   0|   16|          0|
    |sub_ln126_reg_881              |   5|   0|   10|          5|
    |sub_ln134_reg_923              |   4|   0|    9|          5|
    |tmp_V_reg_802                  |  16|   0|   16|          0|
    |zext_ln126_2_reg_863           |   1|   0|    7|          6|
    |zext_ln133_reg_928             |   2|   0|    8|          6|
    |zext_ln187_reg_791             |   2|   0|    7|          5|
    |zext_ln203_1_reg_755           |   6|   0|    8|          2|
    |zext_ln203_reg_748             |   6|   0|   12|          6|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 306|   0|  346|         40|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|data_V_address0    | out |    5|  ap_memory |                     data_V                     |     array    |
|data_V_ce0         | out |    1|  ap_memory |                     data_V                     |     array    |
|data_V_q0          |  in |   16|  ap_memory |                     data_V                     |     array    |
|output_V_address0  | out |    9|  ap_memory |                    output_V                    |     array    |
|output_V_ce0       | out |    1|  ap_memory |                    output_V                    |     array    |
|output_V_we0       | out |    1|  ap_memory |                    output_V                    |     array    |
|output_V_d0        | out |   16|  ap_memory |                    output_V                    |     array    |
|output_V_q0        |  in |   16|  ap_memory |                    output_V                    |     array    |
+-------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 5 
14 --> 15 20 
15 --> 16 14 
16 --> 17 15 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 20 
22 --> 23 
23 --> 24 
24 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%tmpinput_V = alloca [96 x i16], align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:174]   --->   Operation 25 'alloca' 'tmpinput_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i0_0 = phi i6 [ 0, %.preheader.preheader ], [ %i0, %.preheader.loopexit ]"   --->   Operation 27 'phi' 'i0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.42ns)   --->   "%icmp_ln177 = icmp eq i6 %i0_0, -32" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 28 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%i0 = add i6 %i0_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 30 'add' 'i0' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %.preheader18.preheader, label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %i0_0 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 32 'zext' 'zext_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [32 x i16]* %data_V, i64 0, i64 %zext_ln179" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 33 'getelementptr' 'data_V_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.32ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 34 'load' 'data_V_load' <Predicate = (!icmp_ln177)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader18" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 35 'br' <Predicate = (icmp_ln177)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 36 'load' 'data_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %i0_0 to i12" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 37 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i6 %i0_0 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 38 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %i0_0)" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmpinput_V_addr = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 40 'getelementptr' 'tmpinput_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (3.25ns)   --->   "store i16 %data_V_load, i16* %tmpinput_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 41 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_4 : Operation 42 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.43>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ 1, %0 ], [ %i1, %5 ]"   --->   Operation 43 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.95ns)   --->   "%icmp_ln180 = icmp eq i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 44 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 45 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %.preheader.loopexit, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln182)   --->   "%xor_ln182 = xor i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 47 'xor' 'xor_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln182)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %xor_ln182, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 48 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln182)   --->   "%zext_ln182 = zext i7 %tmp_2 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 49 'zext' 'zext_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.87ns) (out node of the LUT)   --->   "%add_ln182 = add i8 %zext_ln182, %zext_ln203_1" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 50 'add' 'add_ln182' <Predicate = (!icmp_ln180)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.56ns)   --->   "%add_ln187 = add i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 51 'add' 'add_ln187' <Predicate = (!icmp_ln180)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %add_ln187, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 52 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i7 %tmp_3 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 53 'zext' 'zext_ln187_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.87ns)   --->   "%add_ln187_1 = add i8 %zext_ln187_1, %zext_ln203_1" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 54 'add' 'add_ln187_1' <Predicate = (!icmp_ln180)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 55 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln182_1 = zext i8 %add_ln182 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 56 'zext' 'zext_ln182_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_1 = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %zext_ln182_1" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 57 'getelementptr' 'tmpinput_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (3.25ns)   --->   "%tmp1_V = load i16* %tmpinput_V_addr_1, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 58 'load' 'tmp1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln187_2 = zext i8 %add_ln187_1 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 59 'zext' 'zext_ln187_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%linebuffer_V_3_addr = getelementptr [1088 x i16]* @linebuffer_V_3, i64 0, i64 %zext_ln187_2" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 60 'getelementptr' 'linebuffer_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (3.25ns)   --->   "%tmp_V = load i16* %linebuffer_V_3_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 61 'load' 'tmp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 62 [1/2] (3.25ns)   --->   "%tmp1_V = load i16* %tmpinput_V_addr_1, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 62 'load' 'tmp1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %add_ln187 to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 63 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i5.i2.i5(i5 8, i2 %add_ln187, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 64 'bitconcatenate' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %tmp_4_cast, %zext_ln203" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 65 'add' 'add_ln203' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i12 %add_ln203 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 66 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%linebuffer_V_3_addr_1 = getelementptr [1088 x i16]* @linebuffer_V_3, i64 0, i64 %zext_ln203_2" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 67 'getelementptr' 'linebuffer_V_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/2] (3.25ns)   --->   "%tmp_V = load i16* %linebuffer_V_3_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 68 'load' 'tmp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_7 : Operation 69 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.60>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%i2_0 = phi i5 [ 0, %2 ], [ %i2, %4 ]"   --->   Operation 70 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.36ns)   --->   "%icmp_ln189 = icmp eq i5 %i2_0, -16" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 71 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 72 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.78ns)   --->   "%i2 = add i5 %i2_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 73 'add' 'i2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189, label %5, label %4" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i2_0, i1 false)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 75 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i6 %tmp_7 to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 76 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln203_2 = add i7 %zext_ln187, %zext_ln203_5" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 77 'add' 'add_ln203_2' <Predicate = (!icmp_ln189)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_10 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i2, i1 false)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 78 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i6 %tmp_10 to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 79 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln203_4 = add i7 %zext_ln187, %zext_ln203_7" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 80 'add' 'add_ln203_4' <Predicate = (!icmp_ln189)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (3.25ns)   --->   "store i16 %tmp1_V, i16* %linebuffer_V_3_addr_1, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 81 'store' <Predicate = (icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_8 : Operation 82 [1/1] (1.56ns)   --->   "%sub_ln195 = sub i2 -2, %i1_0" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 82 'sub' 'sub_ln195' <Predicate = (icmp_ln189)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %sub_ln195, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 83 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i7 %tmp_6 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 84 'zext' 'zext_ln203_3' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.87ns)   --->   "%add_ln203_1 = add i8 %zext_ln203_1, %zext_ln203_3" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 85 'add' 'add_ln203_1' <Predicate = (icmp_ln189)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (1.56ns)   --->   "%i1 = add i2 %i1_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 86 'add' 'i1' <Predicate = (icmp_ln189)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.54>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_9_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %add_ln203_2, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 87 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.54ns)   --->   "%add_ln203_3 = add i12 %zext_ln203, %tmp_9_cast" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 88 'add' 'add_ln203_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_12_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %add_ln203_4, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 89 'bitconcatenate' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.54ns)   --->   "%add_ln203_5 = add i12 %zext_ln203, %tmp_12_cast" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 90 'add' 'add_ln203_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i12 %add_ln203_5 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 91 'zext' 'zext_ln203_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%linebuffer_V_3_addr_2 = getelementptr [1088 x i16]* @linebuffer_V_3, i64 0, i64 %zext_ln203_8" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 92 'getelementptr' 'linebuffer_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [2/2] (3.25ns)   --->   "%linebuffer_V_3_load = load i16* %linebuffer_V_3_addr_2, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 93 'load' 'linebuffer_V_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 94 [1/2] (3.25ns)   --->   "%linebuffer_V_3_load = load i16* %linebuffer_V_3_addr_2, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 94 'load' 'linebuffer_V_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i12 %add_ln203_3 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 95 'zext' 'zext_ln203_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%linebuffer_V_3_addr_3 = getelementptr [1088 x i16]* @linebuffer_V_3, i64 0, i64 %zext_ln203_6" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 96 'getelementptr' 'linebuffer_V_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (3.25ns)   --->   "store i16 %linebuffer_V_3_load, i16* %linebuffer_V_3_addr_3, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 97 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 3.25>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i8 %add_ln203_1 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 99 'zext' 'zext_ln203_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_2 = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_4" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 100 'getelementptr' 'tmpinput_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (3.25ns)   --->   "store i16 %tmp_V, i16* %tmpinput_V_addr_2, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 101 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 1.87>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%i0_0_i = phi i2 [ %i0_1, %.preheader18.loopexit ], [ 0, %.preheader18.preheader ]"   --->   Operation 103 'phi' 'i0_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.95ns)   --->   "%icmp_ln122 = icmp eq i2 %i0_0_i, -2" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 104 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 105 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (1.56ns)   --->   "%i0_1 = add i2 %i0_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 106 'add' 'i0_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %.preheader17.preheader, label %.preheader5.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i2 %i0_0_i to i1" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 108 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln126, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 109 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i6 %shl_ln to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 110 'zext' 'zext_ln126_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (1.87ns)   --->   "%add_ln126 = add i7 32, %zext_ln126_2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 111 'add' 'add_ln126' <Predicate = (!icmp_ln122)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (1.76ns)   --->   "br label %.preheader5.i" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 112 'br' <Predicate = (!icmp_ln122)> <Delay = 1.76>
ST_14 : Operation 113 [1/1] (1.76ns)   --->   "br label %.preheader17" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 113 'br' <Predicate = (icmp_ln122)> <Delay = 1.76>

State 15 <SV = 3> <Delay = 1.82>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%i1_0_i = phi i2 [ 0, %.preheader5.preheader.i ], [ %i1_2, %.preheader5.i.loopexit ]"   --->   Operation 114 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.95ns)   --->   "%icmp_ln124 = icmp eq i2 %i1_0_i, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 115 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 116 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (1.56ns)   --->   "%i1_2 = add i2 %i1_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 117 'add' 'i1_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader18.loopexit, label %.preheader4.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln126_1 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %i1_0_i, i7 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 119 'bitconcatenate' 'shl_ln126_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i9 %shl_ln126_1 to i10" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 120 'zext' 'zext_ln126_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln126_2 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %i1_0_i, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 121 'bitconcatenate' 'shl_ln126_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i7 %shl_ln126_2 to i10" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 122 'zext' 'zext_ln126_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (1.82ns)   --->   "%sub_ln126 = sub i10 %zext_ln126_3, %zext_ln126_4" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 123 'sub' 'sub_ln126' <Predicate = (!icmp_ln124)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (1.76ns)   --->   "br label %.preheader4.i" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 124 'br' <Predicate = (!icmp_ln124)> <Delay = 1.76>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader18"   --->   Operation 125 'br' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 3.60>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%i2_0_i = phi i6 [ %i2_2, %6 ], [ 0, %.preheader4.preheader.i ]"   --->   Operation 126 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i6 %i2_0_i to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 127 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (1.42ns)   --->   "%icmp_ln125 = icmp eq i6 %i2_0_i, -32" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 128 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 129 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (1.82ns)   --->   "%i2_2 = add i6 %i2_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 130 'add' 'i2_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %.preheader5.i.loopexit, label %6" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (1.82ns)   --->   "%add_ln126_2 = add i7 %zext_ln126_2, %zext_ln125" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 132 'add' 'add_ln126_2' <Predicate = (!icmp_ln125)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i7 %add_ln126_2 to i10" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 133 'zext' 'zext_ln126_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (1.73ns)   --->   "%add_ln126_1 = add i10 %zext_ln126_5, %sub_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 134 'add' 'add_ln126_1' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (1.87ns)   --->   "%add_ln126_3 = add i7 %add_ln126, %zext_ln125" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 135 'add' 'add_ln126_3' <Predicate = (!icmp_ln125)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i7 %add_ln126_3 to i10" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 136 'zext' 'zext_ln126_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (1.73ns)   --->   "%add_ln126_4 = add i10 %zext_ln126_6, %sub_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 137 'add' 'add_ln126_4' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader5.i"   --->   Operation 138 'br' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 3.25>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i10 %add_ln126_4 to i32" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 139 'sext' 'sext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i32 %sext_ln126_1 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 140 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr [288 x i16]* %output_V, i64 0, i64 %zext_ln126_1" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 141 'getelementptr' 'output_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [2/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr_1, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 142 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 18 <SV = 6> <Delay = 3.25>
ST_18 : Operation 143 [1/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr_1, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 143 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 19 <SV = 7> <Delay = 3.25>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i10 %add_ln126_1 to i32" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 144 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i32 %sext_ln126 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 145 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%output_V_addr_2 = getelementptr [288 x i16]* %output_V, i64 0, i64 %zext_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 146 'getelementptr' 'output_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (3.25ns)   --->   "store i16 %output_V_load, i16* %output_V_addr_2, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.82>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%i11_0_i = phi i2 [ %i1_1, %.preheader17.loopexit ], [ 0, %.preheader17.preheader ]"   --->   Operation 149 'phi' 'i11_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.95ns)   --->   "%icmp_ln131 = icmp eq i2 %i11_0_i, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 150 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 151 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (1.56ns)   --->   "%i1_1 = add i2 %i11_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 152 'add' 'i1_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %"shift_right_small<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config9>.exit", label %.preheader.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %i11_0_i, i7 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 154 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln134_1 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %i11_0_i, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 155 'bitconcatenate' 'shl_ln134_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i7 %shl_ln134_1 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 156 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (1.82ns)   --->   "%sub_ln134 = sub i9 %shl_ln1, %zext_ln134_1" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 157 'sub' 'sub_ln134' <Predicate = (!icmp_ln131)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i7 %shl_ln134_1 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 158 'zext' 'zext_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (1.76ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 159 'br' <Predicate = (!icmp_ln131)> <Delay = 1.76>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:199]   --->   Operation 160 'ret' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 21 <SV = 4> <Delay = 1.87>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%i22_0_i = phi i6 [ %i2_1, %7 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 161 'phi' 'i22_0_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (1.42ns)   --->   "%icmp_ln133 = icmp eq i6 %i22_0_i, -32" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 162 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 163 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (1.82ns)   --->   "%i2_1 = add i6 %i22_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 164 'add' 'i2_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %.preheader17.loopexit, label %7" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %i22_0_i)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 166 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i7 %or_ln to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 167 'zext' 'zext_ln134_2' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (1.82ns)   --->   "%add_ln134 = add i9 %sub_ln134, %zext_ln134_2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 168 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i6 %i22_0_i to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 169 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (1.87ns)   --->   "%add_ln203_6 = add i8 %zext_ln133, %zext_ln203_9" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 170 'add' 'add_ln203_6' <Predicate = (!icmp_ln133)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "br label %.preheader17"   --->   Operation 171 'br' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 3.25>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i8 %add_ln203_6 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 172 'zext' 'zext_ln203_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_3 = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_10" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 173 'getelementptr' 'tmpinput_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 174 [2/2] (3.25ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_3, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 174 'load' 'tmpinput_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 23 <SV = 6> <Delay = 3.25>
ST_23 : Operation 175 [1/2] (3.25ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_3, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 175 'load' 'tmpinput_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 24 <SV = 7> <Delay = 3.25>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i9 %add_ln134 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 176 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [288 x i16]* %output_V, i64 0, i64 %zext_ln134" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 177 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (3.25ns)   --->   "store i16 %tmpinput_V_load, i16* %output_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuffer_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmpinput_V            (alloca           ) [ 0011111111111111111111111]
br_ln177              (br               ) [ 0111111111111100000000000]
i0_0                  (phi              ) [ 0011100000000000000000000]
icmp_ln177            (icmp             ) [ 0011111111111100000000000]
empty                 (speclooptripcount) [ 0000000000000000000000000]
i0                    (add              ) [ 0111111111111100000000000]
br_ln177              (br               ) [ 0000000000000000000000000]
zext_ln179            (zext             ) [ 0000000000000000000000000]
data_V_addr           (getelementptr    ) [ 0001000000000000000000000]
br_ln122              (br               ) [ 0011111111111111111100000]
data_V_load           (load             ) [ 0000100000000000000000000]
zext_ln203            (zext             ) [ 0000011111111100000000000]
zext_ln203_1          (zext             ) [ 0000011111111100000000000]
tmp                   (bitconcatenate   ) [ 0000000000000000000000000]
tmpinput_V_addr       (getelementptr    ) [ 0000000000000000000000000]
store_ln179           (store            ) [ 0000000000000000000000000]
br_ln180              (br               ) [ 0011111111111100000000000]
i1_0                  (phi              ) [ 0000011111111000000000000]
icmp_ln180            (icmp             ) [ 0011111111111100000000000]
empty_92              (speclooptripcount) [ 0000000000000000000000000]
br_ln180              (br               ) [ 0000000000000000000000000]
xor_ln182             (xor              ) [ 0000000000000000000000000]
tmp_2                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln182            (zext             ) [ 0000000000000000000000000]
add_ln182             (add              ) [ 0000001000000000000000000]
add_ln187             (add              ) [ 0000001100000000000000000]
tmp_3                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln187_1          (zext             ) [ 0000000000000000000000000]
add_ln187_1           (add              ) [ 0000001000000000000000000]
br_ln0                (br               ) [ 0111111111111100000000000]
zext_ln182_1          (zext             ) [ 0000000000000000000000000]
tmpinput_V_addr_1     (getelementptr    ) [ 0000000100000000000000000]
zext_ln187_2          (zext             ) [ 0000000000000000000000000]
linebuffer_V_3_addr   (getelementptr    ) [ 0000000100000000000000000]
tmp1_V                (load             ) [ 0000000011111000000000000]
zext_ln187            (zext             ) [ 0000000011111000000000000]
tmp_4_cast            (bitconcatenate   ) [ 0000000000000000000000000]
add_ln203             (add              ) [ 0000000000000000000000000]
zext_ln203_2          (zext             ) [ 0000000000000000000000000]
linebuffer_V_3_addr_1 (getelementptr    ) [ 0000000011111000000000000]
tmp_V                 (load             ) [ 0000000011111100000000000]
br_ln189              (br               ) [ 0011111111111100000000000]
i2_0                  (phi              ) [ 0000000010000000000000000]
icmp_ln189            (icmp             ) [ 0011111111111100000000000]
empty_93              (speclooptripcount) [ 0000000000000000000000000]
i2                    (add              ) [ 0011111111111100000000000]
br_ln189              (br               ) [ 0000000000000000000000000]
tmp_7                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln203_5          (zext             ) [ 0000000000000000000000000]
add_ln203_2           (add              ) [ 0000000001000000000000000]
tmp_10                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln203_7          (zext             ) [ 0000000000000000000000000]
add_ln203_4           (add              ) [ 0000000001000000000000000]
store_ln193           (store            ) [ 0000000000000000000000000]
sub_ln195             (sub              ) [ 0000000000000000000000000]
tmp_6                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln203_3          (zext             ) [ 0000000000000000000000000]
add_ln203_1           (add              ) [ 0000000000000100000000000]
i1                    (add              ) [ 0011110000000100000000000]
tmp_9_cast            (bitconcatenate   ) [ 0000000000000000000000000]
add_ln203_3           (add              ) [ 0000000000111000000000000]
tmp_12_cast           (bitconcatenate   ) [ 0000000000000000000000000]
add_ln203_5           (add              ) [ 0000000000100000000000000]
zext_ln203_8          (zext             ) [ 0000000000000000000000000]
linebuffer_V_3_addr_2 (getelementptr    ) [ 0000000000010000000000000]
linebuffer_V_3_load   (load             ) [ 0000000000001000000000000]
zext_ln203_6          (zext             ) [ 0000000000000000000000000]
linebuffer_V_3_addr_3 (getelementptr    ) [ 0000000000000000000000000]
store_ln190           (store            ) [ 0000000000000000000000000]
br_ln189              (br               ) [ 0011111111111100000000000]
zext_ln203_4          (zext             ) [ 0000000000000000000000000]
tmpinput_V_addr_2     (getelementptr    ) [ 0000000000000000000000000]
store_ln195           (store            ) [ 0000000000000000000000000]
br_ln180              (br               ) [ 0011111111111100000000000]
i0_0_i                (phi              ) [ 0000000000000010000000000]
icmp_ln122            (icmp             ) [ 0000000000000011111100000]
empty_94              (speclooptripcount) [ 0000000000000000000000000]
i0_1                  (add              ) [ 0010000000000011111100000]
br_ln122              (br               ) [ 0000000000000000000000000]
trunc_ln126           (trunc            ) [ 0000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln126_2          (zext             ) [ 0000000000000001111100000]
add_ln126             (add              ) [ 0000000000000001111100000]
br_ln124              (br               ) [ 0000000000000011111100000]
br_ln131              (br               ) [ 0000000000000011111111111]
i1_0_i                (phi              ) [ 0000000000000001000000000]
icmp_ln124            (icmp             ) [ 0000000000000011111100000]
empty_95              (speclooptripcount) [ 0000000000000000000000000]
i1_2                  (add              ) [ 0000000000000011111100000]
br_ln124              (br               ) [ 0000000000000000000000000]
shl_ln126_1           (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln126_3          (zext             ) [ 0000000000000000000000000]
shl_ln126_2           (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln126_4          (zext             ) [ 0000000000000000000000000]
sub_ln126             (sub              ) [ 0000000000000000111100000]
br_ln125              (br               ) [ 0000000000000011111100000]
br_ln0                (br               ) [ 0010000000000011111100000]
i2_0_i                (phi              ) [ 0000000000000000100000000]
zext_ln125            (zext             ) [ 0000000000000000000000000]
icmp_ln125            (icmp             ) [ 0000000000000011111100000]
empty_96              (speclooptripcount) [ 0000000000000000000000000]
i2_2                  (add              ) [ 0000000000000011111100000]
br_ln125              (br               ) [ 0000000000000000000000000]
add_ln126_2           (add              ) [ 0000000000000000000000000]
zext_ln126_5          (zext             ) [ 0000000000000000000000000]
add_ln126_1           (add              ) [ 0000000000000000011100000]
add_ln126_3           (add              ) [ 0000000000000000000000000]
zext_ln126_6          (zext             ) [ 0000000000000000000000000]
add_ln126_4           (add              ) [ 0000000000000000010000000]
br_ln0                (br               ) [ 0000000000000011111100000]
sext_ln126_1          (sext             ) [ 0000000000000000000000000]
zext_ln126_1          (zext             ) [ 0000000000000000000000000]
output_V_addr_1       (getelementptr    ) [ 0000000000000000001000000]
output_V_load         (load             ) [ 0000000000000000000100000]
sext_ln126            (sext             ) [ 0000000000000000000000000]
zext_ln126            (zext             ) [ 0000000000000000000000000]
output_V_addr_2       (getelementptr    ) [ 0000000000000000000000000]
store_ln126           (store            ) [ 0000000000000000000000000]
br_ln125              (br               ) [ 0000000000000011111100000]
i11_0_i               (phi              ) [ 0000000000000000000010000]
icmp_ln131            (icmp             ) [ 0000000000000000000011111]
empty_97              (speclooptripcount) [ 0000000000000000000000000]
i1_1                  (add              ) [ 0000000000000010000011111]
br_ln131              (br               ) [ 0000000000000000000000000]
shl_ln1               (bitconcatenate   ) [ 0000000000000000000000000]
shl_ln134_1           (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln134_1          (zext             ) [ 0000000000000000000000000]
sub_ln134             (sub              ) [ 0000000000000000000001111]
zext_ln133            (zext             ) [ 0000000000000000000001111]
br_ln133              (br               ) [ 0000000000000000000011111]
ret_ln199             (ret              ) [ 0000000000000000000000000]
i22_0_i               (phi              ) [ 0000000000000000000001000]
icmp_ln133            (icmp             ) [ 0000000000000000000011111]
empty_98              (speclooptripcount) [ 0000000000000000000000000]
i2_1                  (add              ) [ 0000000000000000000011111]
br_ln133              (br               ) [ 0000000000000000000000000]
or_ln                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln134_2          (zext             ) [ 0000000000000000000000000]
add_ln134             (add              ) [ 0000000000000000000000111]
zext_ln203_9          (zext             ) [ 0000000000000000000000000]
add_ln203_6           (add              ) [ 0000000000000000000000100]
br_ln0                (br               ) [ 0000000000000010000011111]
zext_ln203_10         (zext             ) [ 0000000000000000000000000]
tmpinput_V_addr_3     (getelementptr    ) [ 0000000000000000000000010]
tmpinput_V_load       (load             ) [ 0000000000000000000000001]
zext_ln134            (zext             ) [ 0000000000000000000000000]
output_V_addr         (getelementptr    ) [ 0000000000000000000000000]
store_ln134           (store            ) [ 0000000000000000000000000]
br_ln133              (br               ) [ 0000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="linebuffer_V_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="tmpinput_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpinput_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_V_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmpinput_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="64" slack="0"/>
<pin id="89" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="1"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln179/4 tmp1_V/6 store_ln195/13 tmpinput_V_load/22 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmpinput_V_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_1/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="linebuffer_V_3_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_3_addr/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="1"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_V/6 store_ln193/8 linebuffer_V_3_load/10 store_ln190/12 "/>
</bind>
</comp>

<comp id="117" class="1004" name="linebuffer_V_3_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="12" slack="0"/>
<pin id="121" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_3_addr_1/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="linebuffer_V_3_addr_2_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_3_addr_2/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="linebuffer_V_3_addr_3_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="12" slack="0"/>
<pin id="136" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_3_addr_3/12 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmpinput_V_addr_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_2/13 "/>
</bind>
</comp>

<comp id="147" class="1004" name="output_V_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_1/17 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="1"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_V_load/17 store_ln126/19 store_ln134/24 "/>
</bind>
</comp>

<comp id="160" class="1004" name="output_V_addr_2_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_2/19 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmpinput_V_addr_3_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_3/22 "/>
</bind>
</comp>

<comp id="175" class="1004" name="output_V_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="9" slack="0"/>
<pin id="179" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/24 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i0_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="1"/>
<pin id="185" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i0_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="i0_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i1_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="1"/>
<pin id="197" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i1_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="2" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i2_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="1"/>
<pin id="209" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i2_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/8 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i0_0_i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="1"/>
<pin id="220" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i0_0_i (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i0_0_i_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0_i/14 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i1_0_i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="1"/>
<pin id="231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="i1_0_i_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="2" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/15 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i2_0_i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="1"/>
<pin id="242" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_i (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="i2_0_i_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_i/16 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i11_0_i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="1"/>
<pin id="253" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i11_0_i (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i11_0_i_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i11_0_i/20 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i22_0_i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="1"/>
<pin id="264" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i22_0_i (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="i22_0_i_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i22_0_i/21 "/>
</bind>
</comp>

<comp id="273" class="1005" name="reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="1"/>
<pin id="275" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_V tmpinput_V_load "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln177_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="i0_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln179_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln203_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="2"/>
<pin id="298" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln203_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="2"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="2"/>
<pin id="308" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln180_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="xor_ln182_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="0"/>
<pin id="322" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="2" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln182_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln182_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="1"/>
<pin id="340" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln187_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln187_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_1/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln187_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="1"/>
<pin id="363" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187_1/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln182_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182_1/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln187_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_2/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln187_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="2"/>
<pin id="375" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_4_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="0" index="1" bw="5" slack="0"/>
<pin id="379" dir="0" index="2" bw="2" slack="2"/>
<pin id="380" dir="0" index="3" bw="1" slack="0"/>
<pin id="381" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln203_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="0"/>
<pin id="387" dir="0" index="1" bw="6" slack="3"/>
<pin id="388" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln203_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln189_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="i2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_7_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln203_5_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln203_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="1"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_10_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="5" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln203_7_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_7/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln203_4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="1"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_4/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sub_ln195_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="2" slack="3"/>
<pin id="444" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln195/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_6_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="0" index="1" bw="2" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln203_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln203_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="4"/>
<pin id="461" dir="0" index="1" bw="7" slack="0"/>
<pin id="462" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="i1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="3"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_9_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="0"/>
<pin id="472" dir="0" index="1" bw="7" slack="1"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln203_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="5"/>
<pin id="479" dir="0" index="1" bw="12" slack="0"/>
<pin id="480" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_12_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="12" slack="0"/>
<pin id="484" dir="0" index="1" bw="7" slack="1"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln203_5_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="5"/>
<pin id="491" dir="0" index="1" bw="12" slack="0"/>
<pin id="492" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_5/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln203_8_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="1"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_8/10 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln203_6_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="3"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/12 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln203_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/13 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln122_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/14 "/>
</bind>
</comp>

<comp id="512" class="1004" name="i0_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0_1/14 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln126_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/14 "/>
</bind>
</comp>

<comp id="522" class="1004" name="shl_ln_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/14 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln126_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_2/14 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln126_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="0" index="1" bw="6" slack="0"/>
<pin id="537" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/14 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln124_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/15 "/>
</bind>
</comp>

<comp id="546" class="1004" name="i1_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_2/15 "/>
</bind>
</comp>

<comp id="552" class="1004" name="shl_ln126_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_1/15 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln126_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_3/15 "/>
</bind>
</comp>

<comp id="564" class="1004" name="shl_ln126_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="0"/>
<pin id="566" dir="0" index="1" bw="2" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_2/15 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln126_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="0"/>
<pin id="574" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_4/15 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sub_ln126_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="0"/>
<pin id="578" dir="0" index="1" bw="7" slack="0"/>
<pin id="579" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln126/15 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln125_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="0"/>
<pin id="584" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/16 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln125_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="0" index="1" bw="6" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/16 "/>
</bind>
</comp>

<comp id="592" class="1004" name="i2_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_2/16 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln126_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="2"/>
<pin id="600" dir="0" index="1" bw="6" slack="0"/>
<pin id="601" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_2/16 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln126_5_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_5/16 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln126_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="7" slack="0"/>
<pin id="609" dir="0" index="1" bw="10" slack="1"/>
<pin id="610" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_1/16 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln126_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="7" slack="2"/>
<pin id="614" dir="0" index="1" bw="6" slack="0"/>
<pin id="615" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_3/16 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln126_6_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="0"/>
<pin id="619" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_6/16 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln126_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="7" slack="0"/>
<pin id="623" dir="0" index="1" bw="10" slack="1"/>
<pin id="624" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_4/16 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln126_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126_1/17 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln126_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_1/17 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln126_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="3"/>
<pin id="636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126/19 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln126_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/19 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln131_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="2" slack="0"/>
<pin id="644" dir="0" index="1" bw="2" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/20 "/>
</bind>
</comp>

<comp id="648" class="1004" name="i1_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_1/20 "/>
</bind>
</comp>

<comp id="654" class="1004" name="shl_ln1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="0"/>
<pin id="656" dir="0" index="1" bw="2" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/20 "/>
</bind>
</comp>

<comp id="662" class="1004" name="shl_ln134_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="0"/>
<pin id="664" dir="0" index="1" bw="2" slack="0"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_1/20 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln134_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="0"/>
<pin id="672" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/20 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sub_ln134_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="9" slack="0"/>
<pin id="676" dir="0" index="1" bw="7" slack="0"/>
<pin id="677" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln134/20 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln133_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="7" slack="0"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/20 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln133_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="0" index="1" bw="6" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/21 "/>
</bind>
</comp>

<comp id="690" class="1004" name="i2_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_1/21 "/>
</bind>
</comp>

<comp id="696" class="1004" name="or_ln_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="0" index="2" bw="6" slack="0"/>
<pin id="700" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/21 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln134_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="7" slack="0"/>
<pin id="706" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/21 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln134_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="1"/>
<pin id="710" dir="0" index="1" bw="7" slack="0"/>
<pin id="711" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/21 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln203_9_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="6" slack="0"/>
<pin id="715" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_9/21 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln203_6_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="1"/>
<pin id="719" dir="0" index="1" bw="6" slack="0"/>
<pin id="720" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_6/21 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln203_10_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="1"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_10/22 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln134_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="9" slack="3"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/24 "/>
</bind>
</comp>

<comp id="733" class="1005" name="i0_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="6" slack="0"/>
<pin id="735" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="738" class="1005" name="data_V_addr_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="1"/>
<pin id="740" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="743" class="1005" name="data_V_load_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="1"/>
<pin id="745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load "/>
</bind>
</comp>

<comp id="748" class="1005" name="zext_ln203_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="3"/>
<pin id="750" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln203 "/>
</bind>
</comp>

<comp id="755" class="1005" name="zext_ln203_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="1"/>
<pin id="757" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="add_ln182_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="1"/>
<pin id="767" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln182 "/>
</bind>
</comp>

<comp id="770" class="1005" name="add_ln187_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="2" slack="2"/>
<pin id="772" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

<comp id="776" class="1005" name="add_ln187_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="1"/>
<pin id="778" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln187_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmpinput_V_addr_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="7" slack="1"/>
<pin id="783" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmpinput_V_addr_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="linebuffer_V_3_addr_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="11" slack="1"/>
<pin id="788" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_3_addr "/>
</bind>
</comp>

<comp id="791" class="1005" name="zext_ln187_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="1"/>
<pin id="793" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln187 "/>
</bind>
</comp>

<comp id="797" class="1005" name="linebuffer_V_3_addr_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="11" slack="1"/>
<pin id="799" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_3_addr_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_V_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="2"/>
<pin id="804" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="810" class="1005" name="i2_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="5" slack="0"/>
<pin id="812" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="815" class="1005" name="add_ln203_2_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="7" slack="1"/>
<pin id="817" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="add_ln203_4_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="7" slack="1"/>
<pin id="822" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_4 "/>
</bind>
</comp>

<comp id="825" class="1005" name="add_ln203_1_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="1"/>
<pin id="827" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_1 "/>
</bind>
</comp>

<comp id="830" class="1005" name="i1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="2" slack="1"/>
<pin id="832" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="add_ln203_3_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="3"/>
<pin id="837" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203_3 "/>
</bind>
</comp>

<comp id="840" class="1005" name="add_ln203_5_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="12" slack="1"/>
<pin id="842" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_5 "/>
</bind>
</comp>

<comp id="845" class="1005" name="linebuffer_V_3_addr_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="11" slack="1"/>
<pin id="847" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_3_addr_2 "/>
</bind>
</comp>

<comp id="850" class="1005" name="linebuffer_V_3_load_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="1"/>
<pin id="852" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_3_load "/>
</bind>
</comp>

<comp id="858" class="1005" name="i0_1_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="2" slack="0"/>
<pin id="860" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i0_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="zext_ln126_2_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="7" slack="2"/>
<pin id="865" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln126_2 "/>
</bind>
</comp>

<comp id="868" class="1005" name="add_ln126_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="7" slack="2"/>
<pin id="870" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln126 "/>
</bind>
</comp>

<comp id="876" class="1005" name="i1_2_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="2" slack="0"/>
<pin id="878" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i1_2 "/>
</bind>
</comp>

<comp id="881" class="1005" name="sub_ln126_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="10" slack="1"/>
<pin id="883" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln126 "/>
</bind>
</comp>

<comp id="890" class="1005" name="i2_2_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="6" slack="0"/>
<pin id="892" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i2_2 "/>
</bind>
</comp>

<comp id="895" class="1005" name="add_ln126_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="10" slack="3"/>
<pin id="897" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln126_1 "/>
</bind>
</comp>

<comp id="900" class="1005" name="add_ln126_4_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="10" slack="1"/>
<pin id="902" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln126_4 "/>
</bind>
</comp>

<comp id="905" class="1005" name="output_V_addr_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="9" slack="1"/>
<pin id="907" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="output_V_load_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="1"/>
<pin id="912" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_V_load "/>
</bind>
</comp>

<comp id="918" class="1005" name="i1_1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="2" slack="0"/>
<pin id="920" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i1_1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="sub_ln134_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="9" slack="1"/>
<pin id="925" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln134 "/>
</bind>
</comp>

<comp id="928" class="1005" name="zext_ln133_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="1"/>
<pin id="930" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="936" class="1005" name="i2_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="6" slack="0"/>
<pin id="938" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i2_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="add_ln134_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="9" slack="3"/>
<pin id="943" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="946" class="1005" name="add_ln203_6_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="1"/>
<pin id="948" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_6 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmpinput_V_addr_3_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="7" slack="1"/>
<pin id="953" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmpinput_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="97" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="168" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="91" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="283"><net_src comp="187" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="187" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="16" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="187" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="299"><net_src comp="183" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="183" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="20" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="183" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="304" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="317"><net_src comp="199" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="199" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="199" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="30" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="365" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="372"><net_src comp="369" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="32" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="389"><net_src comp="376" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="399"><net_src comp="211" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="211" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="44" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="211" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="401" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="195" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="30" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="32" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="195" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="24" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="50" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="32" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="32" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="494" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="510"><net_src comp="222" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="48" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="222" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="24" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="222" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="54" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="32" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="233" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="26" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="233" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="24" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="60" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="233" pin="4"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="62" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="30" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="233" pin="4"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="32" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="564" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="560" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="572" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="244" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="244" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="10" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="244" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="16" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="582" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="582" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="612" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="646"><net_src comp="255" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="26" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="255" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="24" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="60" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="255" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="62" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="667"><net_src comp="30" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="255" pin="4"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="32" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="662" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="654" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="670" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="662" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="266" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="10" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="266" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="16" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="64" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="66" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="266" pin="4"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="266" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="722" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="729"><net_src comp="726" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="736"><net_src comp="285" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="741"><net_src comp="72" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="746"><net_src comp="79" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="751"><net_src comp="296" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="758"><net_src comp="300" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="768"><net_src comp="337" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="773"><net_src comp="342" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="779"><net_src comp="360" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="784"><net_src comp="97" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="789"><net_src comp="104" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="794"><net_src comp="373" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="800"><net_src comp="117" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="805"><net_src comp="111" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="813"><net_src comp="401" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="818"><net_src comp="419" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="823"><net_src comp="436" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="828"><net_src comp="459" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="833"><net_src comp="464" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="838"><net_src comp="477" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="843"><net_src comp="489" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="848"><net_src comp="124" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="853"><net_src comp="111" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="861"><net_src comp="512" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="866"><net_src comp="530" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="871"><net_src comp="534" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="879"><net_src comp="546" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="884"><net_src comp="576" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="893"><net_src comp="592" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="898"><net_src comp="607" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="903"><net_src comp="621" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="908"><net_src comp="147" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="913"><net_src comp="154" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="921"><net_src comp="648" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="926"><net_src comp="674" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="931"><net_src comp="680" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="939"><net_src comp="690" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="944"><net_src comp="708" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="949"><net_src comp="717" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="954"><net_src comp="168" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {19 24 }
	Port: linebuffer_V_3 | {8 12 }
 - Input state : 
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> : data_V | {2 3 }
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> : output_V | {17 18 }
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> : linebuffer_V_3 | {6 7 10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln177 : 1
		i0 : 1
		br_ln177 : 2
		zext_ln179 : 1
		data_V_addr : 2
		data_V_load : 3
	State 3
	State 4
		tmpinput_V_addr : 1
		store_ln179 : 2
	State 5
		icmp_ln180 : 1
		br_ln180 : 2
		xor_ln182 : 1
		tmp_2 : 1
		zext_ln182 : 2
		add_ln182 : 3
		add_ln187 : 1
		tmp_3 : 2
		zext_ln187_1 : 3
		add_ln187_1 : 4
	State 6
		tmpinput_V_addr_1 : 1
		tmp1_V : 2
		linebuffer_V_3_addr : 1
		tmp_V : 2
	State 7
		add_ln203 : 1
		zext_ln203_2 : 2
		linebuffer_V_3_addr_1 : 3
	State 8
		icmp_ln189 : 1
		i2 : 1
		br_ln189 : 2
		tmp_7 : 1
		zext_ln203_5 : 2
		add_ln203_2 : 3
		tmp_10 : 2
		zext_ln203_7 : 3
		add_ln203_4 : 4
		tmp_6 : 1
		zext_ln203_3 : 2
		add_ln203_1 : 3
	State 9
		add_ln203_3 : 1
		add_ln203_5 : 1
	State 10
		linebuffer_V_3_addr_2 : 1
		linebuffer_V_3_load : 2
	State 11
	State 12
		linebuffer_V_3_addr_3 : 1
		store_ln190 : 2
	State 13
		tmpinput_V_addr_2 : 1
		store_ln195 : 2
	State 14
		icmp_ln122 : 1
		i0_1 : 1
		br_ln122 : 2
		trunc_ln126 : 1
		shl_ln : 2
		zext_ln126_2 : 3
		add_ln126 : 4
	State 15
		icmp_ln124 : 1
		i1_2 : 1
		br_ln124 : 2
		shl_ln126_1 : 1
		zext_ln126_3 : 2
		shl_ln126_2 : 1
		zext_ln126_4 : 2
		sub_ln126 : 3
	State 16
		zext_ln125 : 1
		icmp_ln125 : 1
		i2_2 : 1
		br_ln125 : 2
		add_ln126_2 : 2
		zext_ln126_5 : 3
		add_ln126_1 : 4
		add_ln126_3 : 2
		zext_ln126_6 : 3
		add_ln126_4 : 4
	State 17
		zext_ln126_1 : 1
		output_V_addr_1 : 2
		output_V_load : 3
	State 18
	State 19
		zext_ln126 : 1
		output_V_addr_2 : 2
		store_ln126 : 3
	State 20
		icmp_ln131 : 1
		i1_1 : 1
		br_ln131 : 2
		shl_ln1 : 1
		shl_ln134_1 : 1
		zext_ln134_1 : 2
		sub_ln134 : 3
		zext_ln133 : 2
	State 21
		icmp_ln133 : 1
		i2_1 : 1
		br_ln133 : 2
		or_ln : 1
		zext_ln134_2 : 2
		add_ln134 : 3
		zext_ln203_9 : 1
		add_ln203_6 : 2
	State 22
		tmpinput_V_addr_3 : 1
		tmpinput_V_load : 2
	State 23
	State 24
		output_V_addr : 1
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i0_fu_285      |    0    |    15   |
|          |   add_ln182_fu_337   |    0    |    15   |
|          |   add_ln187_fu_342   |    0    |    10   |
|          |  add_ln187_1_fu_360  |    0    |    15   |
|          |   add_ln203_fu_385   |    0    |    12   |
|          |       i2_fu_401      |    0    |    15   |
|          |  add_ln203_2_fu_419  |    0    |    15   |
|          |  add_ln203_4_fu_436  |    0    |    15   |
|          |  add_ln203_1_fu_459  |    0    |    15   |
|          |       i1_fu_464      |    0    |    10   |
|          |  add_ln203_3_fu_477  |    0    |    12   |
|    add   |  add_ln203_5_fu_489  |    0    |    12   |
|          |      i0_1_fu_512     |    0    |    10   |
|          |   add_ln126_fu_534   |    0    |    15   |
|          |      i1_2_fu_546     |    0    |    10   |
|          |      i2_2_fu_592     |    0    |    15   |
|          |  add_ln126_2_fu_598  |    0    |    15   |
|          |  add_ln126_1_fu_607  |    0    |    14   |
|          |  add_ln126_3_fu_612  |    0    |    15   |
|          |  add_ln126_4_fu_621  |    0    |    14   |
|          |      i1_1_fu_648     |    0    |    10   |
|          |      i2_1_fu_690     |    0    |    15   |
|          |   add_ln134_fu_708   |    0    |    15   |
|          |  add_ln203_6_fu_717  |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   icmp_ln177_fu_279  |    0    |    11   |
|          |   icmp_ln180_fu_313  |    0    |    8    |
|          |   icmp_ln189_fu_395  |    0    |    11   |
|   icmp   |   icmp_ln122_fu_506  |    0    |    8    |
|          |   icmp_ln124_fu_540  |    0    |    8    |
|          |   icmp_ln125_fu_586  |    0    |    11   |
|          |   icmp_ln131_fu_642  |    0    |    8    |
|          |   icmp_ln133_fu_684  |    0    |    11   |
|----------|----------------------|---------|---------|
|          |   sub_ln195_fu_441   |    0    |    10   |
|    sub   |   sub_ln126_fu_576   |    0    |    15   |
|          |   sub_ln134_fu_674   |    0    |    15   |
|----------|----------------------|---------|---------|
|    xor   |   xor_ln182_fu_319   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   zext_ln179_fu_291  |    0    |    0    |
|          |   zext_ln203_fu_296  |    0    |    0    |
|          |  zext_ln203_1_fu_300 |    0    |    0    |
|          |   zext_ln182_fu_333  |    0    |    0    |
|          |  zext_ln187_1_fu_356 |    0    |    0    |
|          |  zext_ln182_1_fu_365 |    0    |    0    |
|          |  zext_ln187_2_fu_369 |    0    |    0    |
|          |   zext_ln187_fu_373  |    0    |    0    |
|          |  zext_ln203_2_fu_390 |    0    |    0    |
|          |  zext_ln203_5_fu_415 |    0    |    0    |
|          |  zext_ln203_7_fu_432 |    0    |    0    |
|          |  zext_ln203_3_fu_455 |    0    |    0    |
|          |  zext_ln203_8_fu_494 |    0    |    0    |
|          |  zext_ln203_6_fu_498 |    0    |    0    |
|   zext   |  zext_ln203_4_fu_502 |    0    |    0    |
|          |  zext_ln126_2_fu_530 |    0    |    0    |
|          |  zext_ln126_3_fu_560 |    0    |    0    |
|          |  zext_ln126_4_fu_572 |    0    |    0    |
|          |   zext_ln125_fu_582  |    0    |    0    |
|          |  zext_ln126_5_fu_603 |    0    |    0    |
|          |  zext_ln126_6_fu_617 |    0    |    0    |
|          |  zext_ln126_1_fu_629 |    0    |    0    |
|          |   zext_ln126_fu_637  |    0    |    0    |
|          |  zext_ln134_1_fu_670 |    0    |    0    |
|          |   zext_ln133_fu_680  |    0    |    0    |
|          |  zext_ln134_2_fu_704 |    0    |    0    |
|          |  zext_ln203_9_fu_713 |    0    |    0    |
|          | zext_ln203_10_fu_722 |    0    |    0    |
|          |   zext_ln134_fu_726  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_304      |    0    |    0    |
|          |     tmp_2_fu_325     |    0    |    0    |
|          |     tmp_3_fu_348     |    0    |    0    |
|          |   tmp_4_cast_fu_376  |    0    |    0    |
|          |     tmp_7_fu_407     |    0    |    0    |
|          |     tmp_10_fu_424    |    0    |    0    |
|          |     tmp_6_fu_447     |    0    |    0    |
|bitconcatenate|   tmp_9_cast_fu_470  |    0    |    0    |
|          |  tmp_12_cast_fu_482  |    0    |    0    |
|          |     shl_ln_fu_522    |    0    |    0    |
|          |  shl_ln126_1_fu_552  |    0    |    0    |
|          |  shl_ln126_2_fu_564  |    0    |    0    |
|          |    shl_ln1_fu_654    |    0    |    0    |
|          |  shl_ln134_1_fu_662  |    0    |    0    |
|          |     or_ln_fu_696     |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln126_fu_518  |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |  sext_ln126_1_fu_626 |    0    |    0    |
|          |   sext_ln126_fu_634  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   442   |
|----------|----------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|tmpinput_V|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln126_1_reg_895     |   10   |
|     add_ln126_4_reg_900     |   10   |
|      add_ln126_reg_868      |    7   |
|      add_ln134_reg_941      |    9   |
|      add_ln182_reg_765      |    8   |
|     add_ln187_1_reg_776     |    8   |
|      add_ln187_reg_770      |    2   |
|     add_ln203_1_reg_825     |    8   |
|     add_ln203_2_reg_815     |    7   |
|     add_ln203_3_reg_835     |   12   |
|     add_ln203_4_reg_820     |    7   |
|     add_ln203_5_reg_840     |   12   |
|     add_ln203_6_reg_946     |    8   |
|     data_V_addr_reg_738     |    5   |
|     data_V_load_reg_743     |   16   |
|        i0_0_i_reg_218       |    2   |
|         i0_0_reg_183        |    6   |
|         i0_1_reg_858        |    2   |
|          i0_reg_733         |    6   |
|       i11_0_i_reg_251       |    2   |
|        i1_0_i_reg_229       |    2   |
|         i1_0_reg_195        |    2   |
|         i1_1_reg_918        |    2   |
|         i1_2_reg_876        |    2   |
|          i1_reg_830         |    2   |
|       i22_0_i_reg_262       |    6   |
|        i2_0_i_reg_240       |    6   |
|         i2_0_reg_207        |    5   |
|         i2_1_reg_936        |    6   |
|         i2_2_reg_890        |    6   |
|          i2_reg_810         |    5   |
|linebuffer_V_3_addr_1_reg_797|   11   |
|linebuffer_V_3_addr_2_reg_845|   11   |
| linebuffer_V_3_addr_reg_786 |   11   |
| linebuffer_V_3_load_reg_850 |   16   |
|   output_V_addr_1_reg_905   |    9   |
|    output_V_load_reg_910    |   16   |
|           reg_273           |   16   |
|      sub_ln126_reg_881      |   10   |
|      sub_ln134_reg_923      |    9   |
|        tmp_V_reg_802        |   16   |
|  tmpinput_V_addr_1_reg_781  |    7   |
|  tmpinput_V_addr_3_reg_951  |    7   |
|     zext_ln126_2_reg_863    |    7   |
|      zext_ln133_reg_928     |    8   |
|      zext_ln187_reg_791     |    7   |
|     zext_ln203_1_reg_755    |    8   |
|      zext_ln203_reg_748     |   12   |
+-----------------------------+--------+
|            Total            |   372  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_91 |  p0  |   6  |   7  |   42   ||    33   |
|  grp_access_fu_91 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_111 |  p0  |   6  |  11  |   66   ||    33   |
| grp_access_fu_111 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_154 |  p0  |   4  |   9  |   36   ||    21   |
| grp_access_fu_154 |  p1  |   2  |  16  |   32   ||    9    |
|    i0_0_reg_183   |  p0  |   2  |   6  |   12   ||    9    |
|    i1_0_reg_195   |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   266  || 16.3785 ||   141   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   442  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   16   |    -   |   141  |    -   |
|  Register |    -   |    -   |   372  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   16   |   372  |   583  |    0   |
+-----------+--------+--------+--------+--------+--------+
