=====
SETUP
2.968
14.682
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
2.639
3.738
spi_pwm_1/regs_data_s5817
3.744
4.843
spi_pwm_1/regs_data_s5839
5.988
7.020
spi_pwm_1/regs_data_s5826
8.661
9.693
spi_slave_ctrl/io_apb_PRDATA_4_s258
11.813
12.874
spi_pwm_1/regs_data_regs_data_RAMREG_7_G[6]_s15
14.682
=====
SETUP
2.968
14.682
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
2.639
3.738
spi_pwm_1/regs_data_s5817
3.744
4.843
spi_pwm_1/regs_data_s5839
5.988
7.020
spi_pwm_1/regs_data_s5826
8.661
9.693
spi_slave_ctrl/io_apb_PRDATA_4_s258
11.813
12.874
spi_pwm_1/regs_data_regs_data_RAMREG_7_G[5]_s15
14.682
=====
SETUP
3.911
13.739
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.023
spi_slave_ctrl/io_apb_PRDATA_4_s241
10.452
11.478
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15
13.739
=====
SETUP
3.911
13.739
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.023
spi_slave_ctrl/io_apb_PRDATA_4_s241
10.452
11.478
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15
13.739
=====
SETUP
3.925
13.725
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.029
spi_slave_ctrl/io_apb_PRDATA_4_s242
11.174
12.235
spi_pwm_1/regs_data_regs_data_RAMREG_1_G[7]_s15
13.725
=====
SETUP
3.925
13.725
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.029
spi_slave_ctrl/io_apb_PRDATA_4_s242
11.174
12.235
spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15
13.725
=====
SETUP
4.070
13.580
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
2.639
3.738
spi_pwm_1/regs_data_s5817
3.744
4.843
spi_pwm_1/regs_data_s5839
5.988
7.020
spi_pwm_1/regs_data_s5826
8.661
9.693
spi_slave_ctrl/io_apb_PRDATA_4_s258
11.813
12.874
spi_pwm_1/regs_data_regs_data_RAMREG_7_G[7]_s15
13.580
=====
SETUP
4.070
13.580
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
2.639
3.738
spi_pwm_1/regs_data_s5817
3.744
4.843
spi_pwm_1/regs_data_s5839
5.988
7.020
spi_pwm_1/regs_data_s5826
8.661
9.693
spi_slave_ctrl/io_apb_PRDATA_4_s258
11.813
12.874
spi_pwm_1/regs_data_regs_data_RAMREG_7_G[4]_s15
13.580
=====
SETUP
4.231
13.419
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.023
spi_slave_ctrl/io_apb_PRDATA_4_s250
10.452
11.478
spi_pwm_1/regs_data_regs_data_RAMREG_9_G[5]_s15
13.419
=====
SETUP
4.231
13.419
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.023
spi_slave_ctrl/io_apb_PRDATA_4_s250
10.452
11.478
spi_pwm_1/regs_data_regs_data_RAMREG_9_G[4]_s15
13.419
=====
SETUP
4.266
13.384
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.023
spi_slave_ctrl/io_apb_PRDATA_4_s241
10.452
11.478
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15
13.384
=====
SETUP
4.328
13.322
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.023
spi_slave_ctrl/io_apb_PRDATA_4_s241
10.452
11.478
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15
13.322
=====
SETUP
4.330
12.963
17.293
spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0
1.027
1.485
spi_pwm_1/n1959_s2
3.613
4.712
spi_pwm_1/n1956_s2
5.218
6.040
spi_pwm_1/n1955_s2
6.057
6.879
spi_pwm_1/n1952_s2
8.822
9.854
spi_pwm_1/n1950_s2
11.313
12.135
spi_pwm_1/n1950_s3
12.141
12.963
spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_13_s0
12.963
=====
SETUP
4.391
12.902
17.293
spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1
1.027
1.485
spi_pwm_1/n1843_s2
2.296
3.395
spi_pwm_1/n1840_s2
4.215
4.841
spi_pwm_1/n1837_s2
5.346
5.971
spi_pwm_1/n1834_s2
6.399
7.221
spi_pwm_1/n1828_s2
8.532
9.354
spi_pwm_1/n1827_s1
11.803
12.902
spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1
12.902
=====
SETUP
4.563
12.731
17.293
spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0
1.027
1.485
spi_pwm_1/n1959_s2
3.613
4.712
spi_pwm_1/n1956_s2
5.218
6.040
spi_pwm_1/n1955_s2
6.057
6.879
spi_pwm_1/n1952_s2
8.822
9.854
spi_pwm_1/n1949_s2
10.669
11.295
spi_pwm_1/n1948_s1
12.105
12.731
spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_15_s0
12.731
=====
SETUP
4.598
13.051
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.023
spi_slave_ctrl/io_apb_PRDATA_4_s250
10.452
11.478
spi_pwm_1/regs_data_regs_data_RAMREG_9_G[7]_s15
13.051
=====
SETUP
4.598
13.051
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.023
spi_slave_ctrl/io_apb_PRDATA_4_s250
10.452
11.478
spi_pwm_1/regs_data_regs_data_RAMREG_9_G[6]_s15
13.051
=====
SETUP
4.668
12.625
17.293
spi_pwm_1/pwm_pwm_area_timeout_area_counter_3_s1
1.027
1.485
spi_pwm_1/n1843_s2
2.296
3.395
spi_pwm_1/n1840_s2
4.215
4.841
spi_pwm_1/n1837_s2
5.346
5.971
spi_pwm_1/n1834_s2
6.399
7.221
spi_pwm_1/n1828_s2
8.532
9.354
spi_pwm_1/n1828_s3
11.803
12.625
spi_pwm_1/pwm_pwm_area_timeout_area_counter_19_s1
12.625
=====
SETUP
4.709
12.941
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.029
spi_slave_ctrl/io_apb_PRDATA_4_s242
11.174
12.235
spi_pwm_1/regs_data_regs_data_RAMREG_1_G[6]_s15
12.941
=====
SETUP
4.709
12.941
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.029
spi_slave_ctrl/io_apb_PRDATA_4_s242
11.174
12.235
spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15
12.941
=====
SETUP
4.710
12.583
17.293
spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0
1.027
1.485
spi_pwm_1/n1959_s2
3.613
4.712
spi_pwm_1/n1956_s2
5.218
6.040
spi_pwm_1/n1955_s2
6.057
6.879
spi_pwm_1/n1952_s2
8.822
9.854
spi_pwm_1/n1952_s3
11.484
12.583
spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_11_s0
12.583
=====
SETUP
4.953
12.341
17.293
spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_3_s0
1.027
1.485
spi_pwm_1/n1959_s2
3.613
4.712
spi_pwm_1/n1956_s2
5.218
6.040
spi_pwm_1/n1955_s2
6.057
6.879
spi_pwm_1/n1952_s2
8.822
9.854
spi_pwm_1/n1949_s2
10.669
11.294
spi_pwm_1/n1949_s3
11.715
12.341
spi_pwm_1/_zz_pwm_pwm_area_channels_0_counter_map_14_s0
12.341
=====
SETUP
5.009
12.641
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.029
spi_slave_ctrl/io_apb_PRDATA_4_s249
10.862
11.487
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[7]_s15
12.641
=====
SETUP
5.009
12.641
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.029
spi_slave_ctrl/io_apb_PRDATA_4_s249
10.862
11.487
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[6]_s15
12.641
=====
SETUP
5.009
12.641
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.027
1.485
spi_pwm_1/regs_data_s5821
1.832
2.931
spi_pwm_1/regs_data_s5816
2.937
3.969
spi_pwm_1/regs_data_s5825
4.788
5.820
spi_pwm_1/regs_data_s5820
5.826
6.858
spi_pwm_1/regs_data_s5810
8.997
10.029
spi_slave_ctrl/io_apb_PRDATA_4_s249
10.862
11.487
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15
12.641
=====
HOLD
0.570
1.300
0.731
spi_pwm_1/sclk_buffercc/buffers_0_s0
0.731
1.064
spi_slave_ctrl/spiCtrl/io_spi_sclk_buffercc/buffers_1_s0
1.300
=====
HOLD
0.574
1.305
0.731
spi_pwm_1/spi_fsm_being_written_fsm_data_2_s0
0.731
1.064
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[10]_s15
1.305
=====
HOLD
0.574
1.305
0.731
spi_pwm_1/spi_fsm_being_written_fsm_data_2_s0
0.731
1.064
spi_pwm_1/regs_data_regs_data_RAMREG_4_G[10]_s15
1.305
=====
HOLD
0.577
1.308
0.731
spi_pwm_1/spi_fsm_being_written_fsm_data_0_s0
0.731
1.064
spi_pwm_1/regs_data_regs_data_RAMREG_4_G[8]_s15
1.308
=====
HOLD
0.582
1.313
0.731
spi_pwm_1/spi_fsm_being_written_fsm_data_3_s0
0.731
1.064
spi_pwm_1/regs_data_regs_data_RAMREG_4_G[11]_s15
1.313
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1
0.731
1.064
spi_pwm_1/n1827_s1
1.066
1.438
spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1
0.731
1.064
spi_pwm_1/n1826_s1
1.066
1.438
spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1
0.731
1.064
spi_pwm_1/n1824_s3
1.066
1.438
spi_pwm_1/pwm_pwm_area_timeout_area_counter_23_s1
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/apb_operation_phase_0_s0
0.731
1.064
spi_pwm_1/n2021_s6
1.066
1.438
spi_pwm_1/apb_operation_phase_0_s0
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/spi_fsm_sclk_count_value_2_s0
0.731
1.064
spi_pwm_1/spi_fsm_sclk_count_valueNext_2_s1
1.066
1.438
spi_pwm_1/spi_fsm_sclk_count_value_2_s0
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/pwm_pre_divicder_counter_0_s0
0.731
1.064
spi_pwm_1/n1782_s1
1.066
1.438
spi_pwm_1/pwm_pre_divicder_counter_0_s0
1.438
=====
HOLD
0.709
1.440
0.731
spi_slave_ctrl/spiCtrl/counter_value_0_s0
0.731
1.064
spi_slave_ctrl/spiCtrl/counter_valueNext_0_s1
1.068
1.440
spi_slave_ctrl/spiCtrl/counter_value_0_s0
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1
0.731
1.064
spi_pwm_1/n2068_s5
1.068
1.440
spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1
0.731
1.064
spi_pwm_1/n1842_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_8_s1
0.731
1.064
spi_pwm_1/n1839_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_8_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1
0.731
1.064
spi_pwm_1/n1838_s3
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_14_s1
0.731
1.064
spi_pwm_1/n1833_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_14_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1
0.731
1.064
spi_pwm_1/n1832_s3
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1
0.731
1.064
spi_pwm_1/n1830_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_24_s1
0.731
1.064
spi_pwm_1/n1823_s4
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_24_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1
0.731
1.064
spi_pwm_1/n1820_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1
1.440
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1
0.731
1.064
spi_pwm_1/n2067_s5
1.069
1.441
spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
0.731
1.064
spi_pwm_1/n2063_s5
1.069
1.441
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1
0.731
1.064
spi_pwm_1/n1845_s1
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1
0.731
1.064
spi_pwm_1/n1843_s3
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1
1.441
