#include "isim/work/stopwatch_tb_vhd/behavior.h"
#include "isim/work/glbl/glbl.h"
static const char * HSimCopyRightNotice = "Copyright 2004-2005, Xilinx Inc. All rights reserved.";
#include "C:/Xilinx/vhdl/hdp/nt/ieee/std_logic_1164/std_logic_1164.h"
#include "C:/Xilinx/vhdl/hdp/nt/std/textio/textio.h"
#include "C:/Xilinx/vhdl/hdp/nt/ieee/vital_timing/vital_timing.h"
#include "C:/Xilinx/vhdl/hdp/nt/ieee/vital_primitives/vital_primitives.h"
#include "C:/Xilinx/vhdl/hdp/nt/ieee/std_logic_arith/std_logic_arith.h"
#include "isim/unisim.auxlib/vpkg/vpkg.h"
#include "C:/Xilinx/vhdl/hdp/nt/ieee/numeric_std/numeric_std.h"
#include "C:/Xilinx/vhdl/hdp/nt/ieee/std_logic_unsigned/std_logic_unsigned.h"
#include "isim/unisim.auxlib/vcomponents/vcomponents.h"


#include "unisim_ver.auxlib/_f_d_c_e/_f_d_c_e.h"
static HSim__s6* IF0(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_f_d_c_e(label); 
    return blk;
}


#include "unisim_ver.auxlib/_g_n_d/_g_n_d.h"
static HSim__s6* IF1(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_g_n_d(label); 
    return blk;
}


#include "unisim_ver.auxlib/_i_n_v/_i_n_v.h"
static HSim__s6* IF2(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_i_n_v(label); 
    return blk;
}


#include "unisim_ver.auxlib/_l_u_t1/_l_u_t1.h"
static HSim__s6* IF3(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_l_u_t1(label); 
    return blk;
}


#include "unisim_ver.auxlib/_l_u_t3/_l_u_t3.h"
static HSim__s6* IF4(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_l_u_t3(label); 
    return blk;
}


#include "unisim_ver.auxlib/_l_u_t4/_l_u_t4.h"
static HSim__s6* IF5(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_l_u_t4(label); 
    return blk;
}


#include "unisim_ver.auxlib/_m_u_x_c_y/_m_u_x_c_y.h"
static HSim__s6* IF6(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_m_u_x_c_y(label); 
    return blk;
}


#include "unisim_ver.auxlib/_v_c_c/_v_c_c.h"
static HSim__s6* IF7(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_v_c_c(label); 
    return blk;
}


#include "unisim_ver.auxlib/_x_o_r_c_y/_x_o_r_c_y.h"
static HSim__s6* IF8(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_x_o_r_c_y(label); 
    return blk;
}


#include "unisim_ver.auxlib/_x_o_r_c_y/_x_o_r_c_y.h"
static HSim__s6* IF9(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_x_o_r_c_y(label); 
    return blk;
}


#include "unisim_ver.auxlib/_v_c_c/_v_c_c.h"
static HSim__s6* IF10(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_v_c_c(label); 
    return blk;
}


#include "unisim_ver.auxlib/_m_u_x_c_y/_m_u_x_c_y.h"
static HSim__s6* IF11(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_m_u_x_c_y(label); 
    return blk;
}


#include "unisim_ver.auxlib/_l_u_t4/_l_u_t4.h"
static HSim__s6* IF12(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_l_u_t4(label); 
    return blk;
}


#include "unisim_ver.auxlib/_l_u_t3/_l_u_t3.h"
static HSim__s6* IF13(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_l_u_t3(label); 
    return blk;
}


#include "unisim_ver.auxlib/_l_u_t1/_l_u_t1.h"
static HSim__s6* IF14(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_l_u_t1(label); 
    return blk;
}


#include "unisim_ver.auxlib/_i_n_v/_i_n_v.h"
static HSim__s6* IF15(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_i_n_v(label); 
    return blk;
}


#include "unisim_ver.auxlib/_g_n_d/_g_n_d.h"
static HSim__s6* IF16(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_g_n_d(label); 
    return blk;
}


#include "unisim_ver.auxlib/_f_d_c_e/_f_d_c_e.h"
static HSim__s6* IF17(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new unisim_ver_auxlibM_f_d_c_e(label); 
    return blk;
}


#include "work/ten__cnt/ten__cnt.h"
static HSim__s6* IF18(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new workMten__cnt(label); 
    return blk;
}


#include "work/glbl/glbl.h"
static HSim__s6* IF19(HSim__s6 *Arch,const char* label,int nGenerics, 
va_list vap)
{
    HSim__s6 *blk = new workMglbl(label); 
    return blk;
}

class _top : public HSim__s6 {
public:
    _top() : HSim__s6(false, "_top", "_top", 0, 0, HSim::VerilogModule) {}
    HSimConfigDecl * topModuleInstantiate() {
        HSimConfigDecl * cfgvh = 0;
        cfgvh = new HSimConfigDecl("default");
        (*cfgvh).addVlogModule("FDCE", (HSimInstFactoryPtr)IF0);
        (*cfgvh).addVlogModule("GND", (HSimInstFactoryPtr)IF1);
        (*cfgvh).addVlogModule("INV", (HSimInstFactoryPtr)IF2);
        (*cfgvh).addVlogModule("LUT1", (HSimInstFactoryPtr)IF3);
        (*cfgvh).addVlogModule("LUT3", (HSimInstFactoryPtr)IF4);
        (*cfgvh).addVlogModule("LUT4", (HSimInstFactoryPtr)IF5);
        (*cfgvh).addVlogModule("MUXCY", (HSimInstFactoryPtr)IF6);
        (*cfgvh).addVlogModule("VCC", (HSimInstFactoryPtr)IF7);
        (*cfgvh).addVlogModule("XORCY", (HSimInstFactoryPtr)IF8);
        (*cfgvh).addVlogModule("XORCY", (HSimInstFactoryPtr)IF9);
        (*cfgvh).addVlogModule("VCC", (HSimInstFactoryPtr)IF10);
        (*cfgvh).addVlogModule("MUXCY", (HSimInstFactoryPtr)IF11);
        (*cfgvh).addVlogModule("LUT4", (HSimInstFactoryPtr)IF12);
        (*cfgvh).addVlogModule("LUT3", (HSimInstFactoryPtr)IF13);
        (*cfgvh).addVlogModule("LUT1", (HSimInstFactoryPtr)IF14);
        (*cfgvh).addVlogModule("INV", (HSimInstFactoryPtr)IF15);
        (*cfgvh).addVlogModule("GND", (HSimInstFactoryPtr)IF16);
        (*cfgvh).addVlogModule("FDCE", (HSimInstFactoryPtr)IF17);
        (*cfgvh).addVlogModule("ten_cnt", (HSimInstFactoryPtr)IF18);
        (*cfgvh).addVlogModule("glbl", (HSimInstFactoryPtr)IF19);
        HSim__s6 * topvh = 0;
        topvh = new Work_stopwatch_tb_vhd_behavior("stopwatch_tb_vhd");
        addChild(topvh);
        HSim__s5 * topvl = 0;
        topvl = new workMglbl("glbl");
        topvl->moduleInstantiate(cfgvh);
        addChild(topvl);
        return cfgvh;
}
};

main(int argc, char **argv) {
  HSimDesign::initDesign();
  globalKernel->getOptions(argc,argv);
  HSim__s6 * _top_i = 0;
  try {
    IeeeStd_logic_1164=new Ieee_std_logic_1164("Std_logic_1164");
    StdTextio=new Std_textio("Textio");
    IeeeVital_timing=new Ieee_vital_timing("Vital_timing");
    IeeeVital_primitives=new Ieee_vital_primitives("Vital_primitives");
    IeeeStd_logic_arith=new Ieee_std_logic_arith("Std_logic_arith");
    UnisimVpkg=new Unisim_vpkg("Vpkg");
    IeeeNumeric_std=new Ieee_numeric_std("Numeric_std");
    IeeeStd_logic_unsigned=new Ieee_std_logic_unsigned("Std_logic_unsigned");
    UnisimVcomponents=new Unisim_vcomponents("Vcomponents");
    HSimConfigDecl *cfg;
 _top_i = new _top();
  cfg =  _top_i->topModuleInstantiate();
    return globalKernel->runTcl(cfg, _top_i, "_top", argc, argv);
  }
  catch (HSimError& msg){
    try {
      globalKernel->error(msg.ErrMsg);
      return 1;
    }
    catch(...) {}
      return 1;
  }
  catch (...){
    globalKernel->fatalError();
    return 1;
  }
}
