#include "../cmucal.h"
#include "cmucal-sfr.h"

unsigned int cmucal_sfr_block_size = 15;
struct sfr_block cmucal_sfr_block_list[] __initdata = {
	SFR_BLOCK(CMU_TOP, 0x15410000, 0x7000),
	SFR_BLOCK(CMU_MIF, 0x15800000, 0x8000),
	SFR_BLOCK(CMU_S2D, 0x13030000, 0x8000),
	SFR_BLOCK(CMU_APM, 0x12800000, 0x8000),
	SFR_BLOCK(CMU_CHUB, 0x10c00000, 0x8000),
	SFR_BLOCK(CMU_CMGP, 0x12b00000, 0x8000),
	SFR_BLOCK(CMU_CORE, 0x15400000, 0x8000),
	SFR_BLOCK(CMU_CPUCL0, 0x15c00000, 0x8000),
	SFR_BLOCK(CMU_DPU, 0x13800000, 0x8000),
	SFR_BLOCK(CMU_PERI, 0x10030000, 0x8000),
	SFR_BLOCK(CMU_VTS, 0x11100000, 0x8000),
	SFR_BLOCK(CMU_FSYS, 0x10400000, 0x8000),
	SFR_BLOCK(CMU_G3D, 0x14000000, 0x8000),
	SFR_BLOCK(CMU_MFC, 0x13c00000, 0x8000),
	SFR_BLOCK(CMU_MODEM, 0x0, 0x7000),
};

unsigned int dbg_offset = 0x4000;
unsigned int cmucal_sfr_size = 1022;
struct sfr cmucal_sfr_list[] __initdata = {
	SFR(OSC_LOCKTIME_RCO_400, 0x0, CMU_APM),
	SFR(OSC_CON0_RCO_400, 0x100, CMU_APM),
	SFR(OSC_CON1_RCO_400, 0x104, CMU_APM),
	SFR(OSC_CON2_RCO_400, 0x108, CMU_APM),
	SFR(OSC_CON3_RCO_400, 0x10c, CMU_APM),
	SFR(OSC_CON4_RCO_400, 0x110, CMU_APM),
	SFR(PLL_LOCKTIME_PLL_SHARED0, 0x4, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED0, 0x14c, CMU_TOP),
	SFR(PLL_CON9_PLL_SHARED0, 0x164, CMU_TOP),
	SFR(PLL_CON8_PLL_SHARED0, 0x160, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED1, 0x8, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED1, 0x18c, CMU_TOP),
	SFR(PLL_CON9_PLL_SHARED1, 0x1a4, CMU_TOP),
	SFR(PLL_CON8_PLL_SHARED1, 0x1a0, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_AUD, 0x0, CMU_TOP),
	SFR(PLL_CON3_PLL_AUD, 0x10c, CMU_TOP),
	SFR(PLL_CON9_PLL_AUD, 0x124, CMU_TOP),
	SFR(PLL_CON8_PLL_AUD, 0x120, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_MIF, 0x0, CMU_MIF),
	SFR(PLL_CON3_PLL_MIF, 0x10c, CMU_MIF),
	SFR(PLL_LOCKTIME_PLL_MIF_S2D, 0x4, CMU_S2D),
	SFR(PLL_CON3_PLL_MIF_S2D, 0x10c, CMU_S2D),
	SFR(CLK_CON_MUX_MUX_CLK_APM_BUS, 0x100c, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS, 0x1000, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS, 0x1008, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CMGP_PERI, 0x1004, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_APM_UART_DBGCORE, 0x1018, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC, 0x1010, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_APM_TIMER, 0x1014, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_CHUB_BUS, 0x1000, CMU_CHUB),
	SFR(CLK_CON_MUX_MUX_CLK_CHUB_TIMER, 0x100c, CMU_CHUB),
	SFR(CLK_CON_MUX_MUX_CLK_CHUB_USI0, 0x1010, CMU_CHUB),
	SFR(CLK_CON_MUX_MUX_CLK_CHUB_I2C0, 0x1004, CMU_CHUB),
	SFR(CLK_CON_MUX_MUX_CLK_CHUB_I2C1, 0x1008, CMU_CHUB),
	SFR(CLK_CON_MUX_CLK_CMGP_ADC, 0x1000, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_I2C0, 0x1004, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_USI0, 0x1020, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_USI1, 0x1024, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_USI2, 0x1028, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_USI3, 0x102c, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_I2C1, 0x1008, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_I2C2, 0x100c, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_I2C3, 0x1010, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_I2C4, 0x1014, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_I2C5, 0x1018, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_I2C6, 0x101c, CMU_CMGP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS, 0x1024, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS, 0x1028, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD, 0x1030, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERI_BUS, 0x104c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERI_IP, 0x1050, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD, 0x102c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CMU_CMUREF, 0x1058, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_APM_BUS, 0x1000, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP, 0x1040, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD, 0x1034, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU, 0x1010, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D_BUS, 0x1038, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_CPU, 0x1020, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH, 0x1044, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG, 0x1014, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MFC_BUS, 0x103c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERI_UART, 0x1054, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS, 0x1004, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CORE_SSS, 0x1008, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BUSP, 0x100c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_BUS, 0x101c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPU_AUDIF, 0x1018, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MODEM_SHARED1, 0x1048, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLK_CORE_GIC, 0x1000, CMU_CORE),
	SFR(CLK_CON_MUX_MUX_CORE_CMUREF, 0x1004, CMU_CORE),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL0_CPU, 0x1000, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CPUCL0_CMUREF, 0x1004, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF0, 0x1000, CMU_DPU),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF1, 0x1004, CMU_DPU),
	SFR(CLK_CON_MUX_MUX_CLK_DPU_AUD_CPU_HCH, 0x100c, CMU_DPU),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF2, 0x1008, CMU_DPU),
	SFR(CLK_CON_MUX_MUX_MIF_CMUREF, 0x1000, CMU_MIF),
	SFR(CLK_CON_MUX_MUX_CLK_PERI_USI00_USI, 0x1004, CMU_PERI),
	SFR(CLK_CON_MUX_MUX_CLK_PERI_SPI, 0x1000, CMU_PERI),
	SFR(CLK_CON_MUX_MUX_CLK_S2D_CORE, 0x1000, CMU_S2D),
	SFR(CLK_CON_MUX_MUX_CLK_VTS_BUS, 0x1000, CMU_VTS),
	SFR(PLL_CON0_MUX_CLKCMU_APM_BUS_USER, 0x600, CMU_APM),
	SFR(PLL_CON1_MUX_CLKCMU_APM_BUS_USER, 0x604, CMU_APM),
	SFR(PLL_CON0_MUX_CLK_RCO_APM_USER, 0x630, CMU_APM),
	SFR(PLL_CON1_MUX_CLK_RCO_APM_USER, 0x634, CMU_APM),
	SFR(PLL_CON0_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER, 0x610, CMU_APM),
	SFR(PLL_CON1_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER, 0x614, CMU_APM),
	SFR(PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER, 0x600, CMU_CHUB),
	SFR(PLL_CON1_MUX_CLKCMU_CHUB_BUS_USER, 0x604, CMU_CHUB),
	SFR(PLL_CON0_MUX_CLK_RCO_CHUB_USER, 0x610, CMU_CHUB),
	SFR(PLL_CON1_MUX_CLK_RCO_CHUB_USER, 0x614, CMU_CHUB),
	SFR(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER, 0x600, CMU_CORE),
	SFR(PLL_CON1_MUX_CLKCMU_CORE_BUS_USER, 0x604, CMU_CORE),
	SFR(PLL_CON0_MUX_CLKCMU_CORE_SSS_USER, 0x610, CMU_CORE),
	SFR(PLL_CON1_MUX_CLKCMU_CORE_SSS_USER, 0x614, CMU_CORE),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_USER, 0x610, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_CPU_USER, 0x614, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER, 0x620, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER, 0x624, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_BUSP_USER, 0x600, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_BUSP_USER, 0x604, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_DPU_AUD_CPU_USER, 0x620, CMU_DPU),
	SFR(PLL_CON1_MUX_CLKCMU_DPU_AUD_CPU_USER, 0x624, CMU_DPU),
	SFR(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER, 0x630, CMU_DPU),
	SFR(PLL_CON1_MUX_CLKCMU_DPU_BUS_USER, 0x634, CMU_DPU),
	SFR(PLL_CON0_MUX_CLKCMU_DPU_AUD_BUS_USER, 0x610, CMU_DPU),
	SFR(PLL_CON1_MUX_CLKCMU_DPU_AUD_BUS_USER, 0x614, CMU_DPU),
	SFR(PLL_CON0_MUX_CLKCMU_DPU_AUDIF_USER, 0x600, CMU_DPU),
	SFR(PLL_CON1_MUX_CLKCMU_DPU_AUDIF_USER, 0x604, CMU_DPU),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER, 0x600, CMU_FSYS),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS_BUS_USER, 0x604, CMU_FSYS),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER, 0x610, CMU_FSYS),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS_MMC_CARD_USER, 0x614, CMU_FSYS),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER, 0x620, CMU_FSYS),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS_MMC_EMBD_USER, 0x624, CMU_FSYS),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER, 0x630, CMU_FSYS),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS_USB20DRD_USER, 0x634, CMU_FSYS),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER, 0x600, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_G3D_BUS_USER, 0x604, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_MFC_BUSD_USER, 0x600, CMU_MFC),
	SFR(PLL_CON1_MUX_CLKCMU_MFC_BUSD_USER, 0x604, CMU_MFC),
	SFR(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER, 0x610, CMU_MIF),
	SFR(PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER, 0x614, CMU_MIF),
	SFR(PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x600, CMU_MIF),
	SFR(PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x604, CMU_MIF),
	SFR(PLL_CON0_MUX_CLKCMU_PERI_BUS_USER, 0x600, CMU_PERI),
	SFR(PLL_CON1_MUX_CLKCMU_PERI_BUS_USER, 0x604, CMU_PERI),
	SFR(PLL_CON0_MUX_CLKCMU_PERI_IP_USER, 0x610, CMU_PERI),
	SFR(PLL_CON1_MUX_CLKCMU_PERI_IP_USER, 0x614, CMU_PERI),
	SFR(PLL_CON0_MUX_CLKCMU_PERI_UART_USER, 0x620, CMU_PERI),
	SFR(PLL_CON1_MUX_CLKCMU_PERI_UART_USER, 0x624, CMU_PERI),
	SFR(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D, 0x600, CMU_S2D),
	SFR(PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D, 0x604, CMU_S2D),
	SFR(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER, 0x600, CMU_VTS),
	SFR(PLL_CON1_MUX_CLKCMU_VTS_BUS_USER, 0x604, CMU_VTS),
	SFR(PLL_CON0_MUX_CLK_RCO_VTS_USER, 0x610, CMU_VTS),
	SFR(PLL_CON1_MUX_CLK_RCO_VTS_USER, 0x614, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_APM_BUS, 0x180c, CMU_APM),
	SFR(CLK_CON_DIV_CLKCMU_VTS_BUS, 0x1808, CMU_APM),
	SFR(CLK_CON_DIV_CLKCMU_CHUB_BUS, 0x1800, CMU_APM),
	SFR(CLK_CON_DIV_CLKCMU_CMGP_PERI, 0x1804, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_UART_DBGCORE, 0x1814, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC, 0x1810, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_CHUB_BUS, 0x1800, CMU_CHUB),
	SFR(CLK_CON_DIV_DIV_CLK_CHUB_USI0, 0x180c, CMU_CHUB),
	SFR(CLK_CON_DIV_DIV_CLK_CHUB_I2C0, 0x1804, CMU_CHUB),
	SFR(CLK_CON_DIV_DIV_CLK_CHUB_I2C1, 0x1808, CMU_CHUB),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_ADC, 0x1800, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_I2C0, 0x180c, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_USI0, 0x1828, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_USI1, 0x182c, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_USI2, 0x1830, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_USI3, 0x1834, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_I2C1, 0x1810, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_I2C2, 0x1814, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_I2C3, 0x1818, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_I2C4, 0x181c, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_I2C5, 0x1820, CMU_CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_I2C6, 0x1824, CMU_CMGP),
	SFR(CLK_CON_DIV_CLKCMU_DPU_BUS, 0x1834, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS_BUS, 0x1838, CMU_TOP),
	SFR(CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK, 0x1800, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERI_BUS, 0x1854, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERI_IP, 0x1858, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_APM_BUS, 0x180c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD, 0x183c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD, 0x1840, CMU_TOP),
	SFR(CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK, 0x1804, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLK_CMU_CMUREF, 0x1860, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_DBG, 0x1824, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MIF_BUSP, 0x1850, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS_USB20DRD, 0x1844, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_CPU, 0x1820, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D_BUS, 0x1848, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPU_AUD_CPU, 0x1830, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MFC_BUS, 0x184c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERI_UART, 0x185c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CORE_BUS, 0x1814, CMU_TOP),
	SFR(CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK, 0x1808, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CORE_SSS, 0x1818, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_BUSP, 0x181c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CMU_BOOST, 0x1810, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPU_AUD_BUS, 0x182c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPU_AUDIF, 0x1828, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLK_CORE_BUSP, 0x1800, CMU_CORE),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP, 0x1814, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER_ACLK, 0x1800, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER_PERIPHCLK, 0x180c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER_PCLK, 0x1808, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP, 0x1810, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER_ATCLK, 0x1804, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_PCLKDBG, 0x181c, CMU_DPU),
	SFR(CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_ACLK, 0x1818, CMU_DPU),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF0, 0x1808, CMU_DPU),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF1, 0x180c, CMU_DPU),
	SFR(CLK_CON_DIV_DIV_CLK_DPU_BUSP, 0x1820, CMU_DPU),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF2, 0x1810, CMU_DPU),
	SFR(CLK_CON_DIV_CLK_DPU_AUD_DMIC, 0x1800, CMU_DPU),
	SFR(CLK_CON_DIV_CLK_DPU_AUD_MCLK, 0x1804, CMU_DPU),
	SFR(CLK_CON_DIV_DIV_CLK_DPU_AUD_CNT, 0x1814, CMU_DPU),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_BUSP, 0x1800, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_MFC_BUSP, 0x1800, CMU_MFC),
	SFR(CLK_CON_DIV_DIV_CLK_PERI_I2C_0, 0x1804, CMU_PERI),
	SFR(CLK_CON_DIV_DIV_CLK_PERI_SPI, 0x1814, CMU_PERI),
	SFR(CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C, 0x1818, CMU_PERI),
	SFR(CLK_CON_DIV_DIV_CLK_PERI_USI00_USI, 0x181c, CMU_PERI),
	SFR(CLK_CON_DIV_DIV_CLK_PERI_I2C_1, 0x1808, CMU_PERI),
	SFR(CLK_CON_DIV_DIV_CLK_PERI_I2C_2, 0x180c, CMU_PERI),
	SFR(CLK_CON_DIV_DIV_CLK_PERI_I2C_3, 0x1810, CMU_PERI),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF, 0x1808, CMU_VTS),
	SFR(CLK_CON_DIV_CLK_VTS_DMIC, 0x1800, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2, 0x180c, CMU_VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_BUS, 0x1804, CMU_VTS),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS, 0x2104, CMU_APM),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI, 0x2108, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK, 0x211c, CMU_APM),
	SFR(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS, 0x210c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK, 0x20ac, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, 0x201c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK, 0x2100, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK, 0x2078, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK, 0x2080, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK, 0x2070, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK, 0x20b0, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x2000, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x2004, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK, 0x200c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK, 0x2008, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK, 0x2014, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK, 0x2010, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK, 0x2018, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK, 0x2020, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK, 0x2024, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK, 0x2028, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK, 0x202c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK, 0x2030, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK, 0x2034, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK, 0x2038, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK, 0x203c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x2040, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK, 0x2044, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK, 0x2048, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK, 0x204c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK, 0x2050, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK, 0x2054, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK, 0x2058, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK, 0x205c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK, 0x2060, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, 0x2064, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK, 0x2068, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK, 0x206c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK, 0x2074, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK, 0x207c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK, 0x2084, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK, 0x2088, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK, 0x208c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK, 0x2090, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK, 0x2094, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, 0x2098, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, 0x209c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, 0x20a0, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK, 0x20a4, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK, 0x20a8, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK, 0x20b4, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK, 0x20b8, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK, 0x20bc, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK, 0x20c0, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK, 0x20c4, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK, 0x20c8, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK, 0x20cc, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK, 0x20d0, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK, 0x20d4, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK, 0x20d8, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK, 0x20dc, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK, 0x20e0, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK, 0x20e4, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK, 0x20e8, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, 0x20ec, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK, 0x20f0, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK, 0x20f4, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, 0x20f8, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK, 0x20fc, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK, 0x2120, CMU_APM),
	SFR(CLK_CON_GAT_GATE_DIV_CLK_APM_I3C_PMIC, 0x2114, CMU_APM),
	SFR(CLK_CON_GAT_GATE_DIV_CLK_APM_UART_DBGCORE, 0x2118, CMU_APM),
	SFR(CLK_CON_GAT_GATE_DIV_CLK_APM_BUS, 0x2110, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK, 0x20a4, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK, 0x2050, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK, 0x2054, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK, 0x2014, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK, 0x2090, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK, 0x2000, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK, 0x2004, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK, 0x2008, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK, 0x200c, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK, 0x2010, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK, 0x2018, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM, 0x201c, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK, 0x2020, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK, 0x2024, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK, 0x2028, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK, 0x202c, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK, 0x2030, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK, 0x2034, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK, 0x2038, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK, 0x203c, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0, 0x2040, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK, 0x2044, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK, 0x2048, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK, 0x204c, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK, 0x2058, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK, 0x205c, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK, 0x2064, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK, 0x2060, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK, 0x2068, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK, 0x206c, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK, 0x2070, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK, 0x2074, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK, 0x2078, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK, 0x207c, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK, 0x2080, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK, 0x2084, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK, 0x2088, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK, 0x208c, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK, 0x2094, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN, 0x2098, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK, 0x209c, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK, 0x20a0, CMU_CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK, 0x2090, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK, 0x2030, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK, 0x2070, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK, 0x206c, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK, 0x205c, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK, 0x204c, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK, 0x2044, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK, 0x203c, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK, 0x2054, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK, 0x2064, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK, 0x2034, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK, 0x202c, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK, 0x2028, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK, 0x2024, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK, 0x2020, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK, 0x201c, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK, 0x2018, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0, 0x200c, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1, 0x2010, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK, 0x20a4, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK, 0x20ac, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK, 0x20b4, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK, 0x20bc, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK, 0x20c4, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK, 0x2014, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK, 0x2038, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK, 0x2040, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK, 0x2048, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK, 0x2050, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK, 0x2058, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK, 0x2060, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK, 0x2068, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK, 0x2074, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK, 0x2078, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK, 0x207c, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK, 0x2080, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK, 0x2084, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK, 0x2088, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK, 0x208c, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK, 0x2094, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK, 0x2098, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK, 0x209c, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK, 0x20a0, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK, 0x20a8, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK, 0x20b0, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK, 0x20b8, CMU_CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK, 0x20c0, CMU_CMGP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS, 0x2058, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD, 0x2064, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS, 0x205c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0, 0x2078, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERI_BUS, 0x2084, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERI_IP, 0x2088, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_APM_BUS, 0x2034, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD, 0x2060, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1, 0x207c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG, 0x2048, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP, 0x2074, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU, 0x2044, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D_BUS, 0x206c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_CPU, 0x2054, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_MIF_SWITCH, 0x2030, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MFC_BUS, 0x2070, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERI_UART, 0x208c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS, 0x2038, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD, 0x2068, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2, 0x2080, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CORE_SSS, 0x203c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BUSP, 0x2040, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_BUS, 0x2050, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPU_AUDIF, 0x204c, CMU_TOP),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM, 0x2038, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM, 0x203c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK, 0x2048, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK, 0x2044, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK, 0x204c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK, 0x2054, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK, 0x205c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK, 0x20b8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK, 0x20bc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK, 0x2064, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK, 0x20b0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK, 0x209c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK, 0x20a0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK, 0x20a4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK, 0x20a8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK, 0x20ac, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK, 0x20b4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK, 0x20c0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK, 0x20c4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK, 0x20c8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, 0x20cc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK, 0x20d0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK, 0x20d4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK, 0x20dc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, 0x20e0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK, 0x20ec, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK, 0x20e4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK, 0x20e8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK, 0x20f0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK, 0x2070, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK, 0x2074, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK, 0x2078, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK, 0x207c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK, 0x2090, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK, 0x2094, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK, 0x2098, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1, 0x20f4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK, 0x2100, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK, 0x2060, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK, 0x2088, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK, 0x208c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK, 0x20fc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK, 0x2050, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK, 0x2058, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK, 0x2014, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK, 0x2068, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK, 0x2084, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK, 0x20d8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM, 0x2040, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK, 0x20f8, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK, 0x2018, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK, 0x2008, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK, 0x200c, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK, 0x2010, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK, 0x2004, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC, 0x202c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK, 0x206c, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D, 0x201c, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK, 0x2000, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P, 0x2020, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS, 0x2024, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK, 0x2028, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P, 0x2030, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK, 0x2034, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK, 0x2080, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x2078, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK, 0x2060, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x201c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER_SCLK, 0x2024, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, 0x2070, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x2030, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, 0x2080, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK, 0x2048, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK, 0x206c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK, 0x2040, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK, 0x207c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK, 0x2034, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK, 0x204c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK, 0x2054, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK, 0x2058, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK, 0x205c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x2064, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK, 0x2018, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, 0x2014, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG, 0x202c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK, 0x2004, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK, 0x2074, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK, 0x2068, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK, 0x2044, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK, 0x203c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK, 0x2008, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK, 0x2038, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM, 0x2028, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK, 0x2050, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM, 0x2000, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK, 0x200c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK, 0x2010, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB, 0x2044, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK, 0x2094, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK, 0x2098, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK, 0x209c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM, 0x206c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK, 0x20bc, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK, 0x2030, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK, 0x2050, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK, 0x2070, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1, 0x20b0, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK, 0x20a0, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK, 0x20a4, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK, 0x2078, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK, 0x207c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK, 0x20b8, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK, 0x20ac, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK, 0x2090, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK, 0x2068, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1, 0x20b4, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP, 0x204c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON, 0x205c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK, 0x203c, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0, 0x2004, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1, 0x2008, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK, 0x2024, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK, 0x2028, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32, 0x2048, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK, 0x2064, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK, 0x202c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM, 0x2034, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK, 0x2054, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2, 0x200c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ, 0x2040, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK, 0x2060, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM, 0x2038, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK, 0x2014, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK, 0x20a8, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT, 0x2000, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK, 0x2020, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK, 0x2088, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK, 0x208c, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK, 0x2080, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK, 0x2084, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK, 0x20c0, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM, 0x2058, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP, 0x201c, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA, 0x2018, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK, 0x2074, CMU_DPU),
	SFR(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS, 0x2010, CMU_DPU),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK, 0x2030, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK, 0x201c, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK, 0x2034, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK, 0x2038, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK, 0x2028, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK, 0x202c, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK, 0x203c, CMU_FSYS),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK, 0x200c, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK, 0x204c, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x2020, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK, 0x2024, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK, 0x2018, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY, 0x2044, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK, 0x2048, CMU_FSYS),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50, 0x2010, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20, 0x2040, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK, 0x2050, CMU_FSYS),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK, 0x2000, CMU_FSYS),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26, 0x2014, CMU_FSYS),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x2004, CMU_FSYS),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN, 0x2008, CMU_FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK, 0x2034, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, 0x2038, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK, 0x2030, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK, 0x202c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK, 0x2014, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK, 0x201c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, 0x2008, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS, 0x2010, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK, 0x2024, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK, 0x2028, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP, 0x200c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK, 0x2004, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK, 0x2000, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK, 0x2020, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK, 0x2018, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, 0x2014, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK, 0x201c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, 0x203c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK, 0x2024, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK, 0x202c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, 0x2030, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK, 0x2028, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, 0x2010, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK, 0x2034, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, 0x2004, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, 0x2040, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK, 0x2018, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1, 0x2038, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK, 0x2000, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK, 0x2008, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK, 0x2020, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK, 0x200c, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x2014, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK, 0x2038, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2040, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF, 0x201c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE, 0x2020, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK, 0x2018, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x2024, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK, 0x2010, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK, 0x2008, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK, 0x2028, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK, 0x202c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK, 0x2030, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK, 0x2034, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x203c, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, 0x200c, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK, 0x2004, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK, 0x2010, CMU_MODEM),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK, 0x2054, CMU_PERI),
	SFR(CLK_CON_GAT_GATE_CLK_PERI_I2C_0, 0x2098, CMU_PERI),
	SFR(CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C, 0x20a8, CMU_PERI),
	SFR(CLK_CON_GAT_GATE_CLK_PERI_I2C_1, 0x209c, CMU_PERI),
	SFR(CLK_CON_GAT_GATE_CLK_PERI_I2C_2, 0x20a0, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK, 0x2038, CMU_PERI),
	SFR(CLK_CON_GAT_GATE_CLK_PERI_I2C_3, 0x20a4, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK, 0x2004, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x2034, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x2030, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK, 0x2000, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK, 0x2008, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK, 0x200c, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK, 0x2010, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK, 0x2014, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK, 0x2018, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK, 0x201c, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK, 0x2020, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK, 0x2024, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK, 0x2028, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK, 0x202c, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0, 0x203c, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK, 0x2040, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK, 0x2044, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK, 0x2048, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK, 0x204c, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK, 0x2050, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK, 0x2058, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK, 0x205c, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK, 0x2060, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK, 0x2064, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK, 0x2068, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK, 0x206c, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK, 0x2070, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK, 0x2074, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK, 0x2078, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK, 0x207c, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK, 0x2080, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK, 0x2084, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK, 0x2088, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK, 0x208c, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK, 0x2090, CMU_PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK, 0x2094, CMU_PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, 0x2004, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, 0x2008, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, 0x200c, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x2010, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK, 0x2014, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, 0x2000, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK, 0x202c, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK, 0x2088, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK, 0x2068, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK, 0x2000, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK, 0x2004, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK, 0x2008, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK, 0x200c, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK, 0x2010, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK, 0x2014, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK, 0x2018, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK, 0x201c, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK, 0x2020, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK, 0x2024, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK, 0x2028, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK, 0x2030, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK, 0x2034, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK, 0x2038, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK, 0x203c, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS, 0x2040, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK, 0x2044, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS, 0x2048, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK, 0x204c, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK, 0x2050, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK, 0x2054, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK, 0x2058, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK, 0x205c, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK, 0x2060, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK, 0x2064, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK, 0x206c, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK, 0x2070, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK, 0x2074, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK, 0x2078, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK, 0x207c, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK, 0x2080, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK, 0x208c, CMU_VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0, 0x2084, CMU_VTS),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD, 0x1800, CMU_MIF),
	SFR(CLK_CON_DIV_CLKCMU_OTP, 0x1800, CMU_PERI),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD_S2D, 0x1800, CMU_S2D),
	SFR(QCH_CON_APBIF_GPIO_ALIVE_QCH, 0x302c, CMU_APM),
	SFR(QCH_CON_APBIF_PMU_ALIVE_QCH, 0x3030, CMU_APM),
	SFR(QCH_CON_APBIF_RTC_QCH, 0x3038, CMU_APM),
	SFR(QCH_CON_APBIF_RTC_CHUB_QCH, 0x3034, CMU_APM),
	SFR(QCH_CON_APBIF_RTC_TOP_QCH, 0x303c, CMU_APM),
	SFR(QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH, 0x3044, CMU_APM),
	SFR(QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH, 0x3040, CMU_APM),
	SFR(QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH, 0x3048, CMU_APM),
	SFR(QCH_CON_APM_CMU_APM_QCH, 0x304c, CMU_APM),
	SFR(QCH_CON_D_TZPC_ALIVE_0_QCH, 0x3050, CMU_APM),
	SFR(QCH_CON_GREBE_APM_QCH_GREBE, 0x3058, CMU_APM),
	SFR(QCH_CON_GREBE_APM_QCH_DBG, 0x3054, CMU_APM),
	SFR(QCH_CON_GREBE_DBGCORE_QCH_GREBE, 0x3060, CMU_APM),
	SFR(QCH_CON_GREBE_DBGCORE_QCH_DBG, 0x305c, CMU_APM),
	SFR(QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH, 0x3064, CMU_APM),
	SFR(QCH_CON_I3C_PMIC_QCH_PCLK, 0x3068, CMU_APM),
	SFR(QCH_CON_I3C_PMIC_QCH_SCLK, 0x306c, CMU_APM),
	SFR(QCH_CON_INTMEM_ALIVE_QCH, 0x3070, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_AP_QCH, 0x3074, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_CHUB_QCH, 0x3078, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_CP_QCH, 0x307c, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_GNSS_QCH, 0x3080, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_VTS_QCH, 0x3084, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_WLBT_QCH, 0x3088, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_CHUB_QCH, 0x308c, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_CP_QCH, 0x3090, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_CP_S_QCH, 0x3094, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_DBGCORE_QCH, 0x3098, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_GNSS_QCH, 0x309c, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_WLAN_QCH, 0x30a0, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_WPAN_QCH, 0x30a4, CMU_APM),
	SFR(QCH_CON_MAILBOX_CP_CHUB_QCH, 0x30a8, CMU_APM),
	SFR(QCH_CON_MAILBOX_CP_GNSS_QCH, 0x30ac, CMU_APM),
	SFR(QCH_CON_MAILBOX_CP_WLAN_QCH, 0x30b0, CMU_APM),
	SFR(QCH_CON_MAILBOX_CP_WPAN_QCH, 0x30b4, CMU_APM),
	SFR(QCH_CON_MAILBOX_GNSS_CHUB_QCH, 0x30b8, CMU_APM),
	SFR(QCH_CON_MAILBOX_GNSS_WLBT_QCH, 0x30bc, CMU_APM),
	SFR(QCH_CON_MAILBOX_WLBT_ABOX_QCH, 0x30c0, CMU_APM),
	SFR(QCH_CON_MAILBOX_WLBT_CHUB0_QCH, 0x30c4, CMU_APM),
	SFR(QCH_CON_MAILBOX_WLBT_CHUB1_QCH, 0x30c8, CMU_APM),
	SFR(QCH_CON_PMU_INTR_GEN_QCH, 0x30cc, CMU_APM),
	SFR(QCH_CON_ROM_CRC32_HOST_QCH, 0x30d0, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH, 0x30d4, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH, 0x30d8, CMU_APM),
	SFR(QCH_CON_SLH_AXI_MI_C_CHUB_QCH, 0x30dc, CMU_APM),
	SFR(QCH_CON_SLH_AXI_MI_C_GNSS_QCH, 0x30e0, CMU_APM),
	SFR(QCH_CON_SLH_AXI_MI_C_MODEM_QCH, 0x30e4, CMU_APM),
	SFR(QCH_CON_SLH_AXI_MI_C_VTS_QCH, 0x30e8, CMU_APM),
	SFR(QCH_CON_SLH_AXI_MI_C_WLBT_QCH, 0x30ec, CMU_APM),
	SFR(QCH_CON_SLH_AXI_MI_P_ALIVE_QCH, 0x30f0, CMU_APM),
	SFR(QCH_CON_SLH_AXI_SI_D_ALIVE_QCH, 0x30f4, CMU_APM),
	SFR(QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH, 0x30f8, CMU_APM),
	SFR(QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH, 0x30fc, CMU_APM),
	SFR(QCH_CON_SLH_AXI_SI_LP_CHUB_QCH, 0x3100, CMU_APM),
	SFR(QCH_CON_SLH_AXI_SI_LP_VTS_QCH, 0x3104, CMU_APM),
	SFR(QCH_CON_SYSREG_APM_QCH, 0x3108, CMU_APM),
	SFR(QCH_CON_UART_DBGCORE_QCH, 0x310c, CMU_APM),
	SFR(QCH_CON_WDT_APM_QCH, 0x3110, CMU_APM),
	SFR(QCH_CON_WDT_DBGCORE_QCH, 0x3114, CMU_APM),
	SFR(QCH_CON_BAAW_C_CHUB_QCH, 0x3014, CMU_CHUB),
	SFR(QCH_CON_BAAW_D_CHUB_QCH, 0x3018, CMU_CHUB),
	SFR(QCH_CON_CHUB_CMU_CHUB_QCH, 0x301c, CMU_CHUB),
	SFR(QCH_CON_CM4_CHUB_QCH, 0x3020, CMU_CHUB),
	SFR(DMYQCH_CON_DAPASYNC_CHUB_QCH, 0x3000, CMU_CHUB),
	SFR(QCH_CON_D_TZPC_CHUB_QCH, 0x3024, CMU_CHUB),
	SFR(QCH_CON_I2C_CHUB0_QCH, 0x3028, CMU_CHUB),
	SFR(QCH_CON_I2C_CHUB1_QCH, 0x302c, CMU_CHUB),
	SFR(QCH_CON_PDMA_CHUB_QCH, 0x3030, CMU_CHUB),
	SFR(QCH_CON_PPMU_CHUB_QCH, 0x3034, CMU_CHUB),
	SFR(QCH_CON_PWM_CHUB_QCH, 0x3038, CMU_CHUB),
	SFR(QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH, 0x303c, CMU_CHUB),
	SFR(QCH_CON_SLH_AXI_MI_LP_CHUB_QCH, 0x3040, CMU_CHUB),
	SFR(QCH_CON_SLH_AXI_MI_P_CHUB_QCH, 0x3044, CMU_CHUB),
	SFR(QCH_CON_SLH_AXI_SI_C_CHUB_QCH, 0x3048, CMU_CHUB),
	SFR(QCH_CON_SLH_AXI_SI_D_CHUB_QCH, 0x304c, CMU_CHUB),
	SFR(QCH_CON_SWEEPER_C_CHUB_QCH, 0x3050, CMU_CHUB),
	SFR(QCH_CON_SWEEPER_D_CHUB_QCH, 0x3054, CMU_CHUB),
	SFR(QCH_CON_SYSREG_CHUB_QCH, 0x3058, CMU_CHUB),
	SFR(QCH_CON_TIMER_CHUB_QCH, 0x305c, CMU_CHUB),
	SFR(QCH_CON_USI_CHUB_QCH, 0x3060, CMU_CHUB),
	SFR(QCH_CON_WDT_CHUB0_QCH, 0x3064, CMU_CHUB),
	SFR(QCH_CON_WDT_CHUB1_QCH, 0x3068, CMU_CHUB),
	SFR(QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN, 0x306c, CMU_CHUB),
	SFR(QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK, 0x3074, CMU_CHUB),
	SFR(QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK, 0x3070, CMU_CHUB),
	SFR(QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG, 0x3078, CMU_CHUB),
	SFR(QCH_CON_ADC_CMGP_QCH_S0, 0x3004, CMU_CMGP),
	SFR(QCH_CON_ADC_CMGP_QCH_S1, 0x3008, CMU_CMGP),
	SFR(DMYQCH_CON_ADC_CMGP_QCH_ADC, 0x3000, CMU_CMGP),
	SFR(QCH_CON_APBIF_GPIO_CMGP_QCH, 0x300c, CMU_CMGP),
	SFR(QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH, 0x3010, CMU_CMGP),
	SFR(QCH_CON_APBIF_SYSREG_CMGP2CP_QCH, 0x3014, CMU_CMGP),
	SFR(QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH, 0x3018, CMU_CMGP),
	SFR(QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH, 0x301c, CMU_CMGP),
	SFR(QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH, 0x3020, CMU_CMGP),
	SFR(QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH, 0x3024, CMU_CMGP),
	SFR(QCH_CON_CMGP_CMU_CMGP_QCH, 0x3028, CMU_CMGP),
	SFR(QCH_CON_D_TZPC_ALIVE_1_QCH, 0x302c, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP0_QCH, 0x3034, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP1_QCH, 0x3038, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP2_QCH, 0x303c, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP3_QCH, 0x3040, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP4_QCH, 0x3044, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP5_QCH, 0x3048, CMU_CMGP),
	SFR(QCH_CON_I2C_CMGP6_QCH, 0x304c, CMU_CMGP),
	SFR(QCH_CON_SYSREG_CMGP_QCH, 0x3050, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP0_QCH, 0x3054, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP1_QCH, 0x3058, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP2_QCH, 0x305c, CMU_CMGP),
	SFR(QCH_CON_USI_CMGP3_QCH, 0x3060, CMU_CMGP),
	SFR(DMYQCH_CON_CMU_TOP_CMUREF_QCH, 0x3000, CMU_TOP),
	SFR(DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH, 0x3000, CMU_CORE),
	SFR(QCH_CON_BAAW_P_CHUB_QCH, 0x3080, CMU_CORE),
	SFR(QCH_CON_BAAW_P_GNSS_QCH, 0x3084, CMU_CORE),
	SFR(QCH_CON_BAAW_P_MODEM_QCH, 0x3088, CMU_CORE),
	SFR(QCH_CON_BAAW_P_VTS_QCH, 0x308c, CMU_CORE),
	SFR(QCH_CON_BAAW_P_WLBT_QCH, 0x3090, CMU_CORE),
	SFR(DMYQCH_CON_CMU_CORE_CMUREF_QCH, 0x3004, CMU_CORE),
	SFR(QCH_CON_CORE_CMU_CORE_QCH, 0x3094, CMU_CORE),
	SFR(QCH_CON_D_TZPC_CORE_QCH, 0x3098, CMU_CORE),
	SFR(QCH_CON_GIC400_AIHWACG_QCH, 0x309c, CMU_CORE),
	SFR(QCH_CON_LH_AXI_MI_D_CPUCL0_QCH, 0x30a0, CMU_CORE),
	SFR(QCH_CON_LH_AXI_MI_D_DPU_QCH, 0x30a4, CMU_CORE),
	SFR(QCH_CON_LH_AXI_MI_D_G3D_QCH, 0x30a8, CMU_CORE),
	SFR(QCH_CON_LH_AXI_SI_D0_MIF_QCH, 0x30ac, CMU_CORE),
	SFR(QCH_CON_LH_AXI_SI_D1_MIF_QCH, 0x30b0, CMU_CORE),
	SFR(QCH_CON_LH_AXI_SI_D2_MIF_QCH, 0x30b4, CMU_CORE),
	SFR(QCH_CON_LH_AXI_SI_D3_MIF_QCH, 0x30b8, CMU_CORE),
	SFR(QCH_CON_PDMA_CORE_QCH, 0x30bc, CMU_CORE),
	SFR(QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH, 0x30c0, CMU_CORE),
	SFR(QCH_CON_RTIC_QCH, 0x30c4, CMU_CORE),
	SFR(QCH_CON_SFR_APBIF_CMU_TOPC_QCH, 0x30c8, CMU_CORE),
	SFR(QCH_CON_SIREX_QCH, 0x30cc, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_MI_D0_MODEM_QCH, 0x30d0, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_MI_D1_MODEM_QCH, 0x30d4, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_MI_D_ALIVE_QCH, 0x30d8, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_MI_D_CHUB_QCH, 0x30dc, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_MI_D_CSSYS_QCH, 0x30e0, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_MI_D_FSYS_QCH, 0x30e4, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_MI_D_GNSS_QCH, 0x30e8, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_MI_D_MFC_QCH, 0x30ec, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_MI_D_VTS_QCH, 0x30f0, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_MI_D_WLBT_QCH, 0x30f4, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_ALIVE_QCH, 0x30f8, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_CHUB_QCH, 0x30fc, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH, 0x3100, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_DPU_QCH, 0x3104, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_FSYS_QCH, 0x3108, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_G3D_QCH, 0x310c, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_GNSS_QCH, 0x3110, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_MFC_QCH, 0x3114, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_MIF_QCH, 0x3118, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_MODEM_QCH, 0x311c, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_PERI_QCH, 0x3120, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_VTS_QCH, 0x3124, CMU_CORE),
	SFR(QCH_CON_SLH_AXI_SI_P_WLBT_QCH, 0x3128, CMU_CORE),
	SFR(QCH_CON_SPDMA_CORE_QCH, 0x312c, CMU_CORE),
	SFR(QCH_CON_SSS_QCH, 0x3130, CMU_CORE),
	SFR(QCH_CON_SYSREG_CORE_QCH, 0x3134, CMU_CORE),
	SFR(QCH_CON_TREX_D_CORE_QCH, 0x3138, CMU_CORE),
	SFR(QCH_CON_TREX_P_CORE_QCH, 0x313c, CMU_CORE),
	SFR(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK, 0x3000, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_SCLK, 0x3034, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_ATCLK, 0x3020, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_PDBGCLK, 0x3030, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_GICCLK, 0x3028, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_PCLK, 0x302c, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_DBG_PD, 0x3024, CMU_CPUCL0),
	SFR(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH, 0x3004, CMU_CPUCL0),
	SFR(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH, 0x3038, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_CMU_CPUCL0_QCH, 0x303c, CMU_CPUCL0),
	SFR(QCH_CON_CSSYS_DBG_QCH, 0x3040, CMU_CPUCL0),
	SFR(QCH_CON_D_TZPC_CPUCL0_QCH, 0x3044, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH, 0x3048, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_D_CPUCL0_QCH, 0x304c, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH, 0x3050, CMU_CPUCL0),
	SFR(QCH_CON_PPMU_CPUCL0_QCH, 0x3054, CMU_CPUCL0),
	SFR(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH, 0x3058, CMU_CPUCL0),
	SFR(QCH_CON_SECJTAG_QCH, 0x305c, CMU_CPUCL0),
	SFR(QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH, 0x3060, CMU_CPUCL0),
	SFR(QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH, 0x3064, CMU_CPUCL0),
	SFR(QCH_CON_SLH_AXI_SI_D_CSSYS_QCH, 0x3068, CMU_CPUCL0),
	SFR(QCH_CON_SYSREG_CPUCL0_QCH, 0x306c, CMU_CPUCL0),
	SFR(DMYQCH_CON_AUD_QCH_CPU, 0x3000, CMU_DPU),
	SFR(QCH_CON_AUD_QCH_ACLK, 0x3014, CMU_DPU),
	SFR(QCH_CON_AUD_QCH_BCLK0, 0x3018, CMU_DPU),
	SFR(QCH_CON_AUD_QCH_BCLK1, 0x301c, CMU_DPU),
	SFR(QCH_CON_AUD_QCH_BCLK2, 0x3020, CMU_DPU),
	SFR(QCH_CON_AUD_QCH_CCLK_ASB, 0x3024, CMU_DPU),
	SFR(QCH_CON_AUD_QCH_CNT, 0x3028, CMU_DPU),
	SFR(DMYQCH_CON_DFTMUX_DPU_QCH, 0x3004, CMU_DPU),
	SFR(DMYQCH_CON_DMIC_QCH, 0x3008, CMU_DPU),
	SFR(QCH_CON_DPU_QCH_S_DPP, 0x3038, CMU_DPU),
	SFR(QCH_CON_DPU_QCH_S_DMA, 0x3034, CMU_DPU),
	SFR(QCH_CON_DPU_QCH_S_DECON, 0x3030, CMU_DPU),
	SFR(QCH_CON_DPU_CMU_DPU_QCH, 0x302c, CMU_DPU),
	SFR(QCH_CON_D_TZPC_DPU_QCH, 0x303c, CMU_DPU),
	SFR(QCH_CON_GPIO_DPU_QCH, 0x3040, CMU_DPU),
	SFR(QCH_CON_LH_AXI_SI_D_DPU_QCH, 0x3044, CMU_DPU),
	SFR(QCH_CON_PPMU_AUD_QCH, 0x3048, CMU_DPU),
	SFR(QCH_CON_PPMU_DPU_QCH, 0x304c, CMU_DPU),
	SFR(QCH_CON_QE_AUD_QCH, 0x3050, CMU_DPU),
	SFR(QCH_CON_QE_DPU_QCH, 0x3054, CMU_DPU),
	SFR(QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH, 0x3058, CMU_DPU),
	SFR(QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH, 0x305c, CMU_DPU),
	SFR(QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH, 0x3060, CMU_DPU),
	SFR(QCH_CON_SLH_AXI_MI_P_DPU_QCH, 0x3064, CMU_DPU),
	SFR(QCH_CON_SYSMMU_AUD_QCH, 0x3068, CMU_DPU),
	SFR(QCH_CON_SYSMMU_DPU_QCH, 0x306c, CMU_DPU),
	SFR(QCH_CON_SYSREG_DPU_QCH, 0x3070, CMU_DPU),
	SFR(QCH_CON_WDT_AUD_QCH, 0x3074, CMU_DPU),
	SFR(QCH_CON_D_TZPC_FSYS_QCH, 0x300c, CMU_FSYS),
	SFR(QCH_CON_FSYS_CMU_FSYS_QCH, 0x3010, CMU_FSYS),
	SFR(QCH_CON_GPIO_FSYS_QCH, 0x3014, CMU_FSYS),
	SFR(QCH_CON_MMC_CARD_QCH, 0x3018, CMU_FSYS),
	SFR(QCH_CON_MMC_EMBD_QCH, 0x301c, CMU_FSYS),
	SFR(QCH_CON_PPMU_FSYS_QCH, 0x3020, CMU_FSYS),
	SFR(QCH_CON_SLH_AXI_MI_P_FSYS_QCH, 0x3024, CMU_FSYS),
	SFR(QCH_CON_SLH_AXI_SI_D_FSYS_QCH, 0x3028, CMU_FSYS),
	SFR(QCH_CON_SYSREG_FSYS_QCH, 0x302c, CMU_FSYS),
	SFR(QCH_CON_USB20DRD_TOP_QCH_LINK, 0x3034, CMU_FSYS),
	SFR(QCH_CON_USB20DRD_TOP_QCH_20CTRL, 0x3030, CMU_FSYS),
	SFR(DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK, 0x3000, CMU_FSYS),
	SFR(QCH_CON_D_TZPC_G3D_QCH, 0x3010, CMU_G3D),
	SFR(QCH_CON_G3D_QCH, 0x3018, CMU_G3D),
	SFR(QCH_CON_G3D_CMU_G3D_QCH, 0x3014, CMU_G3D),
	SFR(QCH_CON_LH_AXI_MI_IP_G3D_QCH, 0x301c, CMU_G3D),
	SFR(QCH_CON_LH_AXI_SI_D_G3D_QCH, 0x3020, CMU_G3D),
	SFR(QCH_CON_LH_AXI_SI_IP_G3D_QCH, 0x3024, CMU_G3D),
	SFR(QCH_CON_PPMU_G3D_QCH, 0x3028, CMU_G3D),
	SFR(QCH_CON_SLH_AXI_MI_P_G3D_QCH, 0x302c, CMU_G3D),
	SFR(QCH_CON_SYSREG_G3D_QCH, 0x3030, CMU_G3D),
	SFR(QCH_CON_BL_QCH, 0x3008, CMU_MFC),
	SFR(QCH_CON_D_TZPC_MFC_QCH, 0x300c, CMU_MFC),
	SFR(QCH_CON_MFC_QCH, 0x3014, CMU_MFC),
	SFR(QCH_CON_MFC_CMU_MFC_QCH, 0x3010, CMU_MFC),
	SFR(QCH_CON_PPMU_MFC_QCH, 0x3018, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH, 0x301c, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH, 0x3020, CMU_MFC),
	SFR(QCH_CON_SLH_AXI_MI_P_MFC_QCH, 0x3024, CMU_MFC),
	SFR(QCH_CON_SLH_AXI_SI_D_MFC_QCH, 0x3028, CMU_MFC),
	SFR(QCH_CON_SYSMMU_MFC_QCH, 0x302c, CMU_MFC),
	SFR(QCH_CON_SYSREG_MFC_QCH, 0x3030, CMU_MFC),
	SFR(DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF),
	SFR(QCH_CON_DMC_QCH, 0x301c, CMU_MIF),
	SFR(QCH_CON_D_TZPC_MIF_QCH, 0x3020, CMU_MIF),
	SFR(QCH_CON_LH_AXI_MI_D0_MIF_QCH, 0x3024, CMU_MIF),
	SFR(QCH_CON_LH_AXI_MI_D1_MIF_QCH, 0x3028, CMU_MIF),
	SFR(QCH_CON_LH_AXI_MI_D2_MIF_QCH, 0x302c, CMU_MIF),
	SFR(QCH_CON_LH_AXI_MI_D3_MIF_QCH, 0x3030, CMU_MIF),
	SFR(QCH_CON_MIF_CMU_MIF_QCH, 0x3038, CMU_MIF),
	SFR(QCH_CON_SLH_AXI_MI_P_MIF_QCH, 0x3040, CMU_MIF),
	SFR(QCH_CON_SYSREG_MIF_QCH, 0x3044, CMU_MIF),
	SFR(QCH_CON_MODEM_CMU_MODEM_QCH, 0x3000, CMU_MODEM),
	SFR(QCH_CON_BUSIF_TMU_QCH, 0x3008, CMU_PERI),
	SFR(DMYQCH_CON_DFTMUX_PERI_QCH, 0x3000, CMU_PERI),
	SFR(QCH_CON_D_TZPC_PERI_QCH, 0x300c, CMU_PERI),
	SFR(QCH_CON_GPIO_PERI_QCH, 0x3010, CMU_PERI),
	SFR(QCH_CON_I2C_0_QCH, 0x3014, CMU_PERI),
	SFR(QCH_CON_I2C_1_QCH, 0x3018, CMU_PERI),
	SFR(QCH_CON_I2C_2_QCH, 0x301c, CMU_PERI),
	SFR(QCH_CON_I2C_3_QCH, 0x3020, CMU_PERI),
	SFR(QCH_CON_MCT_QCH, 0x3024, CMU_PERI),
	SFR(QCH_CON_OTP_CON_TOP_QCH, 0x3028, CMU_PERI),
	SFR(QCH_CON_PERI_CMU_PERI_QCH, 0x302c, CMU_PERI),
	SFR(QCH_CON_PWM_MOTOR_QCH, 0x3030, CMU_PERI),
	SFR(QCH_CON_SLH_AXI_MI_P_PERI_QCH, 0x3034, CMU_PERI),
	SFR(QCH_CON_SYSREG_PERI_QCH, 0x3038, CMU_PERI),
	SFR(QCH_CON_USI00_I2C_QCH, 0x303c, CMU_PERI),
	SFR(QCH_CON_USI00_USI_QCH, 0x3040, CMU_PERI),
	SFR(QCH_CON_USI_SPI_QCH, 0x3044, CMU_PERI),
	SFR(QCH_CON_USI_UART_QCH, 0x3048, CMU_PERI),
	SFR(QCH_CON_WDT0_QCH, 0x304c, CMU_PERI),
	SFR(QCH_CON_WDT1_QCH, 0x3050, CMU_PERI),
	SFR(DMYQCH_CON_BIS_S2D_QCH, 0x3000, CMU_S2D),
	SFR(QCH_CON_S2D_CMU_S2D_QCH, 0x3010, CMU_S2D),
	SFR(QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH, 0x3014, CMU_S2D),
	SFR(QCH_CON_BAAW_C_VTS_QCH, 0x3018, CMU_VTS),
	SFR(QCH_CON_BAAW_D_VTS_QCH, 0x301c, CMU_VTS),
	SFR(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU, 0x3020, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB0_QCH, 0x3024, CMU_VTS),
	SFR(QCH_CON_DMIC_AHB1_QCH, 0x3028, CMU_VTS),
	SFR(QCH_CON_DMIC_IF_QCH_PCLK, 0x302c, CMU_VTS),
	SFR(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK, 0x3000, CMU_VTS),
	SFR(QCH_CON_D_TZPC_VTS_QCH, 0x3030, CMU_VTS),
	SFR(QCH_CON_GPIO_VTS_QCH, 0x3034, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC0_QCH, 0x3038, CMU_VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC1_QCH, 0x303c, CMU_VTS),
	SFR(QCH_CON_MAILBOX_AP_VTS_QCH, 0x3040, CMU_VTS),
	SFR(QCH_CON_MAILBOX_AUD_VTS_QCH, 0x3044, CMU_VTS),
	SFR(QCH_CON_PPMU_VTS_QCH, 0x3048, CMU_VTS),
	SFR(QCH_CON_SLH_AXI_MI_LP_VTS_QCH, 0x304c, CMU_VTS),
	SFR(QCH_CON_SLH_AXI_MI_P_VTS_QCH, 0x3050, CMU_VTS),
	SFR(QCH_CON_SLH_AXI_SI_C_VTS_QCH, 0x3054, CMU_VTS),
	SFR(QCH_CON_SLH_AXI_SI_D_VTS_QCH, 0x3058, CMU_VTS),
	SFR(QCH_CON_SWEEPER_C_VTS_QCH, 0x305c, CMU_VTS),
	SFR(QCH_CON_SWEEPER_D_VTS_QCH, 0x3060, CMU_VTS),
	SFR(QCH_CON_SYSREG_VTS_QCH, 0x3064, CMU_VTS),
	SFR(QCH_CON_TIMER_VTS_QCH, 0x3068, CMU_VTS),
	SFR(QCH_CON_VTS_CMU_VTS_QCH, 0x306c, CMU_VTS),
	SFR(QCH_CON_WDT_VTS_QCH, 0x3070, CMU_VTS),
	SFR(DMYQCH_CON_U_DMIC_CLK_MUX_QCH, 0x3004, CMU_VTS),
	SFR(APM_CMU_APM_CONTROLLER_OPTION, 0x800, CMU_APM),
	SFR(CHUB_CMU_CHUB_CONTROLLER_OPTION, 0x800, CMU_CHUB),
	SFR(CMGP_CMU_CMGP_CONTROLLER_OPTION, 0x800, CMU_CMGP),
	SFR(CMU_CMU_TOP_CONTROLLER_OPTION, 0x800, CMU_TOP),
	SFR(CORE_CMU_CORE_CONTROLLER_OPTION, 0x800, CMU_CORE),
	SFR(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION, 0x800, CMU_CPUCL0),
	SFR(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION, 0x804, CMU_CPUCL0),
	SFR(DPU_CMU_DPU_CONTROLLER_OPTION, 0x800, CMU_DPU),
	SFR(FSYS_CMU_FSYS_CONTROLLER_OPTION, 0x800, CMU_FSYS),
	SFR(G3D_CMU_G3D_CONTROLLER_OPTION, 0x800, CMU_G3D),
	SFR(MFC_CMU_MFC_CONTROLLER_OPTION, 0x800, CMU_MFC),
	SFR(MIF_CMU_MIF_CONTROLLER_OPTION, 0x800, CMU_MIF),
	SFR(MODEM_CMU_MODEM_CONTROLLER_OPTION, 0x800, CMU_MODEM),
	SFR(PERI_CMU_PERI_CONTROLLER_OPTION, 0x800, CMU_PERI),
	SFR(S2D_CMU_S2D_CONTROLLER_OPTION, 0x800, CMU_S2D),
	SFR(VTS_CMU_VTS_CONTROLLER_OPTION, 0x800, CMU_VTS),
};

unsigned int cmucal_sfr_access_size = 3220;
struct sfr_access cmucal_sfr_access_list[] __initdata = {
	SFR_ACCESS(OSC_LOCKTIME_RCO_400_OSC_LOCK_TIME, 0, 8, OSC_LOCKTIME_RCO_400),
	SFR_ACCESS(OSC_CON0_RCO_400_MUX_BUSY, 16, 1, OSC_CON0_RCO_400),
	SFR_ACCESS(OSC_CON0_RCO_400_MUX_SEL, 4, 1, OSC_CON0_RCO_400),
	SFR_ACCESS(OSC_CON1_RCO_400_ENABLE_AUTOMATIC_CLKGATING, 28, 1, OSC_CON1_RCO_400),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_ENABLE, 31, 1, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_STABLE, 29, 1, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_P, 8, 6, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_M, 16, 10, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_S, 0, 3, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON9_PLL_SHARED0_K, 0, 32, PLL_CON9_PLL_SHARED0),
	SFR_ACCESS(PLL_CON8_PLL_SHARED0_F, 0, 32, PLL_CON8_PLL_SHARED0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_ENABLE, 31, 1, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_STABLE, 29, 1, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_P, 8, 6, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_M, 16, 10, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_S, 0, 3, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON9_PLL_SHARED1_K, 0, 32, PLL_CON9_PLL_SHARED1),
	SFR_ACCESS(PLL_CON8_PLL_SHARED1_F, 0, 32, PLL_CON8_PLL_SHARED1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_AUD),
	SFR_ACCESS(PLL_CON3_PLL_AUD_ENABLE, 31, 1, PLL_CON3_PLL_AUD),
	SFR_ACCESS(PLL_CON3_PLL_AUD_STABLE, 29, 1, PLL_CON3_PLL_AUD),
	SFR_ACCESS(PLL_CON3_PLL_AUD_DIV_P, 8, 6, PLL_CON3_PLL_AUD),
	SFR_ACCESS(PLL_CON3_PLL_AUD_DIV_M, 16, 10, PLL_CON3_PLL_AUD),
	SFR_ACCESS(PLL_CON3_PLL_AUD_DIV_S, 0, 3, PLL_CON3_PLL_AUD),
	SFR_ACCESS(PLL_CON9_PLL_AUD_K, 0, 32, PLL_CON9_PLL_AUD),
	SFR_ACCESS(PLL_CON8_PLL_AUD_F, 0, 32, PLL_CON8_PLL_AUD),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_ENABLE, 31, 1, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_STABLE, 29, 1, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_DIV_P, 8, 6, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_DIV_M, 16, 10, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_CON3_PLL_MIF_DIV_S, 0, 3, PLL_CON3_PLL_MIF),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_ENABLE, 31, 1, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_STABLE, 29, 1, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_P, 8, 6, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_M, 16, 10, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_S, 0, 3, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMGP_PERI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CMGP_PERI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMGP_PERI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CMGP_PERI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMGP_PERI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CMGP_PERI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_UART_DBGCORE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_APM_UART_DBGCORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_UART_DBGCORE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_APM_UART_DBGCORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_UART_DBGCORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_APM_UART_DBGCORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_TIMER_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_APM_TIMER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_TIMER_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_APM_TIMER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_TIMER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_APM_TIMER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CHUB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CHUB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CHUB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_TIMER_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CHUB_TIMER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_TIMER_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CHUB_TIMER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_TIMER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CHUB_TIMER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_USI0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_USI0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_USI0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_MUX_CLK_CMGP_ADC_SELECT, 0, 1, CLK_CON_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_MUX_CLK_CMGP_ADC_BUSY, 16, 1, CLK_CON_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_MUX_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C4_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C4_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C5_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C5_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C6_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C6_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_IP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_CPU_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MFC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_UART_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_UART_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BUSP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BUSP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_AUDIF_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_AUDIF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_AUDIF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_AUDIF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPU_AUDIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPU_AUDIF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MODEM_SHARED1_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MODEM_SHARED1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MODEM_SHARED1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_GIC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CORE_GIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_GIC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CORE_GIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_GIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CORE_GIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_DPU_AUD_CPU_HCH_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_DPU_AUD_CPU_HCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_DPU_AUD_CPU_HCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_DPU_AUD_CPU_HCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_DPU_AUD_CPU_HCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_DPU_AUD_CPU_HCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_SPI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_SPI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_SPI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_APM_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLK_RCO_APM_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_APM_USER_BUSY, 16, 1, PLL_CON0_MUX_CLK_RCO_APM_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLK_RCO_APM_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLK_RCO_APM_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CHUB_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CHUB_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_CHUB_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLK_RCO_CHUB_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_CHUB_USER_BUSY, 16, 1, PLL_CON0_MUX_CLK_RCO_CHUB_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLK_RCO_CHUB_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLK_RCO_CHUB_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_SSS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CORE_SSS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_SSS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CORE_SSS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CORE_SSS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CORE_SSS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_CPU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_BUSP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_BUSP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_AUD_CPU_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_AUD_CPU_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_AUD_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPU_AUD_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_AUD_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPU_AUD_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPU_AUD_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPU_AUD_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_AUDIF_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPU_AUDIF_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPU_AUDIF_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPU_AUDIF_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPU_AUDIF_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPU_AUDIF_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS_MMC_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS_MMC_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS_USB20DRD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS_USB20DRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_BUSD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MFC_BUSD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_BUSD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MFC_BUSD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MFC_BUSD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MFC_BUSD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL, 4, 2, PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY, 16, 1, PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERI_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERI_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERI_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERI_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_IP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERI_IP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_IP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERI_IP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERI_IP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERI_IP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_UART_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERI_UART_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_UART_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERI_UART_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERI_UART_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERI_UART_USER),
	SFR_ACCESS(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL, 4, 2, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, 16, 1, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_VTS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_VTS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLK_RCO_VTS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_VTS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLK_RCO_VTS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLK_RCO_VTS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLK_RCO_VTS_USER),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CHUB_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CHUB_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMGP_PERI_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CMGP_PERI),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMGP_PERI_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CMGP_PERI),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMGP_PERI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CMGP_PERI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_UART_DBGCORE_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_APM_UART_DBGCORE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_UART_DBGCORE_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_UART_DBGCORE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_UART_DBGCORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_UART_DBGCORE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CHUB_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CHUB_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CHUB_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_USI0_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_USI0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_USI0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C1_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI0_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI1_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI2_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI3_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C1_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C2_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C3_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C4_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_I2C4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C4_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C5_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_I2C5),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C5_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C5),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C5),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C6_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_I2C6),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C6_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C6),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C6),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_DIVRATIO, 0, 3, CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_BUSY, 16, 1, CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_DIVRATIO, 0, 9, CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_DIVRATIO, 0, 9, CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_DIVRATIO, 0, 3, CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_BUSY, 16, 1, CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_CPU_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_CPU_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_AUD_CPU_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_DPU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_AUD_CPU_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MFC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MFC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MFC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_UART_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_UART_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_DIVRATIO, 0, 3, CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_BUSY, 16, 1, CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_SSS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_SSS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_BUSP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_AUD_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_DPU_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_AUD_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPU_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPU_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_AUDIF_DIVRATIO, 0, 9, CLK_CON_DIV_CLKCMU_DPU_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_AUDIF_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPU_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPU_AUDIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPU_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_ACLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CLUSTER_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_PERIPHCLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CLUSTER_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_PERIPHCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_PCLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CLUSTER_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_PCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_ATCLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CLUSTER_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_ATCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_PCLKDBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_ACLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO, 0, 10, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO, 0, 10, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO, 0, 10, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_CLK_DPU_AUD_DMIC_DIVRATIO, 0, 7, CLK_CON_DIV_CLK_DPU_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_CLK_DPU_AUD_DMIC_BUSY, 16, 1, CLK_CON_DIV_CLK_DPU_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_CLK_DPU_AUD_DMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_DPU_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_CLK_DPU_AUD_MCLK_DIVRATIO, 0, 2, CLK_CON_DIV_CLK_DPU_AUD_MCLK),
	SFR_ACCESS(CLK_CON_DIV_CLK_DPU_AUD_MCLK_BUSY, 16, 1, CLK_CON_DIV_CLK_DPU_AUD_MCLK),
	SFR_ACCESS(CLK_CON_DIV_CLK_DPU_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_DPU_AUD_MCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_AUD_CNT_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_DPU_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_AUD_CNT_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPU_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPU_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPU_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERI_I2C_0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERI_I2C_0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERI_I2C_0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_SPI_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_SPI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_SPI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_1_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERI_I2C_1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERI_I2C_1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERI_I2C_1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_2_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERI_I2C_2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERI_I2C_2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERI_I2C_2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_3_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERI_I2C_3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERI_I2C_3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_I2C_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERI_I2C_3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIVRATIO, 0, 6, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_CLK_VTS_DMIC_DIVRATIO, 0, 1, CLK_CON_DIV_CLK_VTS_DMIC),
	SFR_ACCESS(CLK_CON_DIV_CLK_VTS_DMIC_BUSY, 16, 1, CLK_CON_DIV_CLK_VTS_DMIC),
	SFR_ACCESS(CLK_CON_DIV_CLK_VTS_DMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_VTS_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_DIV_CLK_APM_I3C_PMIC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_GAT_GATE_DIV_CLK_APM_I3C_PMIC_MANUAL, 20, 1, CLK_CON_GAT_GATE_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_GAT_GATE_DIV_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_GAT_GATE_DIV_CLK_APM_UART_DBGCORE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_DIV_CLK_APM_UART_DBGCORE),
	SFR_ACCESS(CLK_CON_GAT_GATE_DIV_CLK_APM_UART_DBGCORE_MANUAL, 20, 1, CLK_CON_GAT_GATE_DIV_CLK_APM_UART_DBGCORE),
	SFR_ACCESS(CLK_CON_GAT_GATE_DIV_CLK_APM_UART_DBGCORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_DIV_CLK_APM_UART_DBGCORE),
	SFR_ACCESS(CLK_CON_GAT_GATE_DIV_CLK_APM_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_DIV_CLK_APM_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_DIV_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_UART_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_UART_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BUSP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BUSP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_AUDIF_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_AUDIF),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_AUDIF_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_AUDIF),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPU_AUDIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPU_AUDIF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_1_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_1_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_2_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_2_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_3_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_3_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_I2C_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_PERI_I2C_3),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_OTP),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD_S2D),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_ENABLE, 0, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_CHUB_QCH_ENABLE, 0, 1, QCH_CON_APBIF_RTC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_RTC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_RTC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_RTC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_TOP_QCH_ENABLE, 0, 1, QCH_CON_APBIF_RTC_TOP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_RTC_TOP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_TOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_RTC_TOP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_RTC_TOP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_ENABLE, 0, 1, QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_ENABLE, 0, 1, QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_ENABLE, 0, 1, QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_ENABLE, 0, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ALIVE_0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_ALIVE_0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ALIVE_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_ALIVE_0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ALIVE_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_ALIVE_0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ALIVE_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_ALIVE_0_QCH),
	SFR_ACCESS(QCH_CON_GREBE_APM_QCH_GREBE_ENABLE, 0, 1, QCH_CON_GREBE_APM_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBE_APM_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_GREBE_APM_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBE_APM_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_GREBE_APM_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBE_APM_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBE_APM_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBE_APM_QCH_DBG_ENABLE, 0, 1, QCH_CON_GREBE_APM_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBE_APM_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_GREBE_APM_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBE_APM_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_GREBE_APM_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBE_APM_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBE_APM_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBE_DBGCORE_QCH_GREBE_ENABLE, 0, 1, QCH_CON_GREBE_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBE_DBGCORE_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_GREBE_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBE_DBGCORE_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_GREBE_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBE_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBE_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBE_DBGCORE_QCH_DBG_ENABLE, 0, 1, QCH_CON_GREBE_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBE_DBGCORE_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_GREBE_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBE_DBGCORE_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_GREBE_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBE_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBE_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_ENABLE, 0, 1, QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
	SFR_ACCESS(QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
	SFR_ACCESS(QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
	SFR_ACCESS(QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH),
	SFR_ACCESS(QCH_CON_I3C_PMIC_QCH_PCLK_ENABLE, 0, 1, QCH_CON_I3C_PMIC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C_PMIC_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_I3C_PMIC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C_PMIC_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_I3C_PMIC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C_PMIC_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C_PMIC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C_PMIC_QCH_SCLK_ENABLE, 0, 1, QCH_CON_I3C_PMIC_QCH_SCLK),
	SFR_ACCESS(QCH_CON_I3C_PMIC_QCH_SCLK_CLOCK_REQ, 1, 1, QCH_CON_I3C_PMIC_QCH_SCLK),
	SFR_ACCESS(QCH_CON_I3C_PMIC_QCH_SCLK_EXPIRE_VAL, 16, 10, QCH_CON_I3C_PMIC_QCH_SCLK),
	SFR_ACCESS(QCH_CON_I3C_PMIC_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C_PMIC_QCH_SCLK),
	SFR_ACCESS(QCH_CON_INTMEM_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_INTMEM_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_INTMEM_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_INTMEM_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_INTMEM_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CHUB_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GNSS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_WLBT_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CHUB_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_GNSS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WLAN_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_WLAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WLAN_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_WLAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WLAN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_WLAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WLAN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_WLAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WPAN_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_WPAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WPAN_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_WPAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WPAN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_WPAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WPAN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_WPAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_CHUB_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_CP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_CP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_CP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_CP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_GNSS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_CP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_CP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_CP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_CP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WLAN_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_CP_WLAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WLAN_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_CP_WLAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WLAN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_CP_WLAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WLAN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_CP_WLAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WPAN_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_CP_WPAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WPAN_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_CP_WPAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WPAN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_CP_WPAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WPAN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_CP_WPAN_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_CHUB_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_GNSS_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_GNSS_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_GNSS_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_GNSS_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_WLBT_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_GNSS_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_GNSS_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_GNSS_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_GNSS_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_ABOX_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_WLBT_ABOX_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_ABOX_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_WLBT_ABOX_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_ABOX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_WLBT_ABOX_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_ABOX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_WLBT_ABOX_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB0_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_WLBT_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB0_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_WLBT_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_WLBT_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_WLBT_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB1_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_WLBT_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_WLBT_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_WLBT_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_WLBT_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_ENABLE, 0, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, 1, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, 0, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, 1, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_GNSS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_C_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_C_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_C_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_C_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_MODEM_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_WLBT_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_C_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_C_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_C_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_C_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_C_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_VTS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_UART_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_UART_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_UART_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_UART_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_UART_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_UART_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_UART_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UART_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_ENABLE, 0, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_WDT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_WDT_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_WDT_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_WDT_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_CHUB_QCH_ENABLE, 0, 1, QCH_CON_BAAW_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_CHUB_QCH_ENABLE, 0, 1, QCH_CON_BAAW_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CHUB_CMU_CHUB_QCH_ENABLE, 0, 1, QCH_CON_CHUB_CMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CHUB_CMU_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_CHUB_CMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CHUB_CMU_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CHUB_CMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CHUB_CMU_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CHUB_CMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CM4_CHUB_QCH_ENABLE, 0, 1, QCH_CON_CM4_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CM4_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_CM4_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CM4_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CM4_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CM4_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CM4_CHUB_QCH),
	SFR_ACCESS(DMYQCH_CON_DAPASYNC_CHUB_QCH_ENABLE, 0, 1, DMYQCH_CON_DAPASYNC_CHUB_QCH),
	SFR_ACCESS(DMYQCH_CON_DAPASYNC_CHUB_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_DAPASYNC_CHUB_QCH),
	SFR_ACCESS(DMYQCH_CON_DAPASYNC_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DAPASYNC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CHUB_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB0_QCH_ENABLE, 0, 1, QCH_CON_I2C_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB0_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB1_QCH_ENABLE, 0, 1, QCH_CON_I2C_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB1_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CHUB_QCH_ENABLE, 0, 1, QCH_CON_PDMA_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDMA_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PDMA_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDMA_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CHUB_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PWM_CHUB_QCH_ENABLE, 0, 1, QCH_CON_PWM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PWM_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_PWM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PWM_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PWM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PWM_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PWM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_C_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_C_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_C_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_C_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SWEEPER_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SWEEPER_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SWEEPER_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SWEEPER_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SWEEPER_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SWEEPER_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SWEEPER_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SWEEPER_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CHUB_QCH),
	SFR_ACCESS(QCH_CON_TIMER_CHUB_QCH_ENABLE, 0, 1, QCH_CON_TIMER_CHUB_QCH),
	SFR_ACCESS(QCH_CON_TIMER_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_TIMER_CHUB_QCH),
	SFR_ACCESS(QCH_CON_TIMER_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TIMER_CHUB_QCH),
	SFR_ACCESS(QCH_CON_TIMER_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TIMER_CHUB_QCH),
	SFR_ACCESS(QCH_CON_USI_CHUB_QCH_ENABLE, 0, 1, QCH_CON_USI_CHUB_QCH),
	SFR_ACCESS(QCH_CON_USI_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CHUB_QCH),
	SFR_ACCESS(QCH_CON_USI_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CHUB_QCH),
	SFR_ACCESS(QCH_CON_USI_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CHUB_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB0_QCH_ENABLE, 0, 1, QCH_CON_WDT_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB0_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CHUB0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB1_QCH_ENABLE, 0, 1, QCH_CON_WDT_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB1_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CHUB1_QCH),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_ENABLE, 0, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_CLOCK_REQ, 1, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_EXPIRE_VAL, 16, 10, QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_ENABLE, 0, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_CLOCK_REQ, 1, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_EXPIRE_VAL, 16, 10, QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_ENABLE, 0, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_CLOCK_REQ, 1, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_EXPIRE_VAL, 16, 10, QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_ENABLE, 0, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_CLOCK_REQ, 1, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_EXPIRE_VAL, 16, 10, QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG),
	SFR_ACCESS(QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_ENABLE, 0, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_ENABLE, 0, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_ADC_ENABLE, 0, 1, DMYQCH_CON_ADC_CMGP_QCH_ADC),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_ADC_CLOCK_REQ, 1, 1, DMYQCH_CON_ADC_CMGP_QCH_ADC),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_ADC_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADC_CMGP_QCH_ADC),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_CMGP_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_ENABLE, 0, 1, QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_ENABLE, 0, 1, QCH_CON_APBIF_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_ENABLE, 0, 1, QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_ENABLE, 0, 1, QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_ENABLE, 0, 1, QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_ENABLE, 0, 1, QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH),
	SFR_ACCESS(QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE, 0, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ALIVE_1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_ALIVE_1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ALIVE_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_ALIVE_1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ALIVE_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_ALIVE_1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ALIVE_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_ALIVE_1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP4_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP4_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP4_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP4_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP4_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP4_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP4_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP4_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP5_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP5_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP5_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP5_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP5_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP5_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP5_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP5_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP6_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP6_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP6_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP6_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP6_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP6_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP6_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP6_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH_ENABLE, 0, 1, DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_CHUB_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_GNSS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_MODEM_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_WLBT_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_WLBT_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_ENABLE, 0, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_GIC400_AIHWACG_QCH_ENABLE, 0, 1, QCH_CON_GIC400_AIHWACG_QCH),
	SFR_ACCESS(QCH_CON_GIC400_AIHWACG_QCH_CLOCK_REQ, 1, 1, QCH_CON_GIC400_AIHWACG_QCH),
	SFR_ACCESS(QCH_CON_GIC400_AIHWACG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GIC400_AIHWACG_QCH),
	SFR_ACCESS(QCH_CON_GIC400_AIHWACG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GIC400_AIHWACG_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_MI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_DPU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_MI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_MI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_MIF_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D0_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D0_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_SI_D0_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D0_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_MIF_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D1_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D1_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_SI_D1_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D1_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_MIF_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D2_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D2_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_SI_D2_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D2_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_MIF_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D3_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D3_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_SI_D3_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D3_MIF_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CORE_QCH_ENABLE, 0, 1, QCH_CON_PDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_ENABLE, 0, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE, 0, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_ENABLE, 0, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_CLOCK_REQ, 1, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_D0_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_D0_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_D0_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_D0_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_D1_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_D1_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_D1_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_D1_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_FSYS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_GNSS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_D_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_D_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_D_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_D_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_MFC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_D_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_D_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_D_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_D_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_WLBT_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_D_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_D_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_D_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_D_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPU_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_FSYS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GNSS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MFC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MODEM_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_PERI_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_WLBT_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_CORE_QCH_ENABLE, 0, 1, QCH_CON_SPDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_ENABLE, 0, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE, 0, 1, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GICCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GICCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GICCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GICCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL, 16, 4, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_DBG_QCH_ENABLE, 0, 1, QCH_CON_CSSYS_DBG_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_DBG_QCH_CLOCK_REQ, 1, 1, QCH_CON_CSSYS_DBG_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_DBG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CSSYS_DBG_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_DBG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSSYS_DBG_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_SI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_ENABLE, 0, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_CLOCK_REQ, 1, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_AUD_QCH_CPU_ENABLE, 0, 1, DMYQCH_CON_AUD_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_AUD_QCH_CPU_CLOCK_REQ, 1, 1, DMYQCH_CON_AUD_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_AUD_QCH_CPU_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_AUD_QCH_CPU),
	SFR_ACCESS(QCH_CON_AUD_QCH_ACLK_ENABLE, 0, 1, QCH_CON_AUD_QCH_ACLK),
	SFR_ACCESS(QCH_CON_AUD_QCH_ACLK_CLOCK_REQ, 1, 1, QCH_CON_AUD_QCH_ACLK),
	SFR_ACCESS(QCH_CON_AUD_QCH_ACLK_EXPIRE_VAL, 16, 10, QCH_CON_AUD_QCH_ACLK),
	SFR_ACCESS(QCH_CON_AUD_QCH_ACLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AUD_QCH_ACLK),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK0_ENABLE, 0, 1, QCH_CON_AUD_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK0_CLOCK_REQ, 1, 1, QCH_CON_AUD_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK0_EXPIRE_VAL, 16, 10, QCH_CON_AUD_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AUD_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK1_ENABLE, 0, 1, QCH_CON_AUD_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK1_CLOCK_REQ, 1, 1, QCH_CON_AUD_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK1_EXPIRE_VAL, 16, 10, QCH_CON_AUD_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AUD_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK2_ENABLE, 0, 1, QCH_CON_AUD_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK2_CLOCK_REQ, 1, 1, QCH_CON_AUD_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK2_EXPIRE_VAL, 16, 10, QCH_CON_AUD_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_AUD_QCH_BCLK2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AUD_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_AUD_QCH_CCLK_ASB_ENABLE, 0, 1, QCH_CON_AUD_QCH_CCLK_ASB),
	SFR_ACCESS(QCH_CON_AUD_QCH_CCLK_ASB_CLOCK_REQ, 1, 1, QCH_CON_AUD_QCH_CCLK_ASB),
	SFR_ACCESS(QCH_CON_AUD_QCH_CCLK_ASB_EXPIRE_VAL, 16, 10, QCH_CON_AUD_QCH_CCLK_ASB),
	SFR_ACCESS(QCH_CON_AUD_QCH_CCLK_ASB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AUD_QCH_CCLK_ASB),
	SFR_ACCESS(QCH_CON_AUD_QCH_CNT_ENABLE, 0, 1, QCH_CON_AUD_QCH_CNT),
	SFR_ACCESS(QCH_CON_AUD_QCH_CNT_CLOCK_REQ, 1, 1, QCH_CON_AUD_QCH_CNT),
	SFR_ACCESS(QCH_CON_AUD_QCH_CNT_EXPIRE_VAL, 16, 10, QCH_CON_AUD_QCH_CNT),
	SFR_ACCESS(QCH_CON_AUD_QCH_CNT_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AUD_QCH_CNT),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_DPU_QCH_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_DPU_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_DPU_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_DPU_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_DPU_QCH),
	SFR_ACCESS(DMYQCH_CON_DMIC_QCH_ENABLE, 0, 1, DMYQCH_CON_DMIC_QCH),
	SFR_ACCESS(DMYQCH_CON_DMIC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_QCH),
	SFR_ACCESS(DMYQCH_CON_DMIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_QCH),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DPP_ENABLE, 0, 1, QCH_CON_DPU_QCH_S_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DPP_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_S_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DPP_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_S_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DPP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_S_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DMA_ENABLE, 0, 1, QCH_CON_DPU_QCH_S_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DMA_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_S_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DMA_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_S_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_S_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DECON_ENABLE, 0, 1, QCH_CON_DPU_QCH_S_DECON),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DECON_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_S_DECON),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DECON_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_S_DECON),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DECON_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_S_DECON),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_ENABLE, 0, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_CMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DPU_QCH),
	SFR_ACCESS(QCH_CON_GPIO_DPU_QCH_ENABLE, 0, 1, QCH_CON_GPIO_DPU_QCH),
	SFR_ACCESS(QCH_CON_GPIO_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_DPU_QCH),
	SFR_ACCESS(QCH_CON_GPIO_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_DPU_QCH),
	SFR_ACCESS(QCH_CON_GPIO_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_DPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_DPU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_SI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_ENABLE, 0, 1, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPU_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_QE_AUD_QCH_ENABLE, 0, 1, QCH_CON_QE_AUD_QCH),
	SFR_ACCESS(QCH_CON_QE_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_AUD_QCH),
	SFR_ACCESS(QCH_CON_QE_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_AUD_QCH),
	SFR_ACCESS(QCH_CON_QE_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_AUD_QCH),
	SFR_ACCESS(QCH_CON_QE_DPU_QCH_ENABLE, 0, 1, QCH_CON_QE_DPU_QCH),
	SFR_ACCESS(QCH_CON_QE_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_DPU_QCH),
	SFR_ACCESS(QCH_CON_QE_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_DPU_QCH),
	SFR_ACCESS(QCH_CON_QE_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_DPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPU_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_AUD_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPU_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DPU_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_ENABLE, 0, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_FSYS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_FSYS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_FSYS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_FSYS_QCH),
	SFR_ACCESS(QCH_CON_FSYS_CMU_FSYS_QCH_ENABLE, 0, 1, QCH_CON_FSYS_CMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_FSYS_CMU_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_FSYS_CMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_FSYS_CMU_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_FSYS_CMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_FSYS_CMU_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_FSYS_CMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS_QCH_ENABLE, 0, 1, QCH_CON_GPIO_FSYS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_FSYS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_FSYS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_FSYS_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_ENABLE, 0, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_EMBD_QCH_ENABLE, 0, 1, QCH_CON_MMC_EMBD_QCH),
	SFR_ACCESS(QCH_CON_MMC_EMBD_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMC_EMBD_QCH),
	SFR_ACCESS(QCH_CON_MMC_EMBD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MMC_EMBD_QCH),
	SFR_ACCESS(QCH_CON_MMC_EMBD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMC_EMBD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_FSYS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_FSYS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_FSYS_QCH),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_LINK_ENABLE, 0, 1, QCH_CON_USB20DRD_TOP_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_LINK_CLOCK_REQ, 1, 1, QCH_CON_USB20DRD_TOP_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_LINK_EXPIRE_VAL, 16, 10, QCH_CON_USB20DRD_TOP_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_LINK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB20DRD_TOP_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_20CTRL_ENABLE, 0, 1, QCH_CON_USB20DRD_TOP_QCH_20CTRL),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_20CTRL_CLOCK_REQ, 1, 1, QCH_CON_USB20DRD_TOP_QCH_20CTRL),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_20CTRL_EXPIRE_VAL, 16, 10, QCH_CON_USB20DRD_TOP_QCH_20CTRL),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_20CTRL_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB20DRD_TOP_QCH_20CTRL),
	SFR_ACCESS(DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_ENABLE, 0, 1, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK),
	SFR_ACCESS(DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK),
	SFR_ACCESS(DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_QCH_ENABLE, 0, 1, QCH_CON_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_ENABLE, 0, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_MI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_SI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_SI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_BL_QCH_ENABLE, 0, 1, QCH_CON_BL_QCH),
	SFR_ACCESS(QCH_CON_BL_QCH_CLOCK_REQ, 1, 1, QCH_CON_BL_QCH),
	SFR_ACCESS(QCH_CON_BL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BL_QCH),
	SFR_ACCESS(QCH_CON_BL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BL_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_ENABLE, 0, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_ENABLE, 0, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MFC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_MFC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_D_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_D_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_D_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_D_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_ENABLE, 0, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_MIF_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D0_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D0_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_MI_D0_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D0_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_MIF_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D1_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D1_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_MI_D1_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D1_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_MIF_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D2_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D2_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_MI_D2_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D2_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_MIF_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D3_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D3_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LH_AXI_MI_D3_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D3_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_ENABLE, 0, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MIF_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_MODEM_CMU_MODEM_QCH_ENABLE, 0, 1, QCH_CON_MODEM_CMU_MODEM_QCH),
	SFR_ACCESS(QCH_CON_MODEM_CMU_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_MODEM_CMU_MODEM_QCH),
	SFR_ACCESS(QCH_CON_MODEM_CMU_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MODEM_CMU_MODEM_QCH),
	SFR_ACCESS(QCH_CON_MODEM_CMU_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MODEM_CMU_MODEM_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_PERI_QCH_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_PERI_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_PERI_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_PERI_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_PERI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERI_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERI_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERI_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERI_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERI_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_PERI_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERI_QCH),
	SFR_ACCESS(QCH_CON_I2C_0_QCH_ENABLE, 0, 1, QCH_CON_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_I2C_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_I2C_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_I2C_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_I2C_1_QCH_ENABLE, 0, 1, QCH_CON_I2C_1_QCH),
	SFR_ACCESS(QCH_CON_I2C_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_1_QCH),
	SFR_ACCESS(QCH_CON_I2C_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_1_QCH),
	SFR_ACCESS(QCH_CON_I2C_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_1_QCH),
	SFR_ACCESS(QCH_CON_I2C_2_QCH_ENABLE, 0, 1, QCH_CON_I2C_2_QCH),
	SFR_ACCESS(QCH_CON_I2C_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_2_QCH),
	SFR_ACCESS(QCH_CON_I2C_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_2_QCH),
	SFR_ACCESS(QCH_CON_I2C_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_2_QCH),
	SFR_ACCESS(QCH_CON_I2C_3_QCH_ENABLE, 0, 1, QCH_CON_I2C_3_QCH),
	SFR_ACCESS(QCH_CON_I2C_3_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_3_QCH),
	SFR_ACCESS(QCH_CON_I2C_3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_3_QCH),
	SFR_ACCESS(QCH_CON_I2C_3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_3_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_ENABLE, 0, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_PERI_CMU_PERI_QCH_ENABLE, 0, 1, QCH_CON_PERI_CMU_PERI_QCH),
	SFR_ACCESS(QCH_CON_PERI_CMU_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERI_CMU_PERI_QCH),
	SFR_ACCESS(QCH_CON_PERI_CMU_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERI_CMU_PERI_QCH),
	SFR_ACCESS(QCH_CON_PERI_CMU_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERI_CMU_PERI_QCH),
	SFR_ACCESS(QCH_CON_PWM_MOTOR_QCH_ENABLE, 0, 1, QCH_CON_PWM_MOTOR_QCH),
	SFR_ACCESS(QCH_CON_PWM_MOTOR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PWM_MOTOR_QCH),
	SFR_ACCESS(QCH_CON_PWM_MOTOR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PWM_MOTOR_QCH),
	SFR_ACCESS(QCH_CON_PWM_MOTOR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PWM_MOTOR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_PERI_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERI_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERI_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_ENABLE, 0, 1, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI_SPI_QCH_ENABLE, 0, 1, QCH_CON_USI_SPI_QCH),
	SFR_ACCESS(QCH_CON_USI_SPI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_SPI_QCH),
	SFR_ACCESS(QCH_CON_USI_SPI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_SPI_QCH),
	SFR_ACCESS(QCH_CON_USI_SPI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_SPI_QCH),
	SFR_ACCESS(QCH_CON_USI_UART_QCH_ENABLE, 0, 1, QCH_CON_USI_UART_QCH),
	SFR_ACCESS(QCH_CON_USI_UART_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_UART_QCH),
	SFR_ACCESS(QCH_CON_USI_UART_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_UART_QCH),
	SFR_ACCESS(QCH_CON_USI_UART_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_UART_QCH),
	SFR_ACCESS(QCH_CON_WDT0_QCH_ENABLE, 0, 1, QCH_CON_WDT0_QCH),
	SFR_ACCESS(QCH_CON_WDT0_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT0_QCH),
	SFR_ACCESS(QCH_CON_WDT0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT0_QCH),
	SFR_ACCESS(QCH_CON_WDT0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT0_QCH),
	SFR_ACCESS(QCH_CON_WDT1_QCH_ENABLE, 0, 1, QCH_CON_WDT1_QCH),
	SFR_ACCESS(QCH_CON_WDT1_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT1_QCH),
	SFR_ACCESS(QCH_CON_WDT1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT1_QCH),
	SFR_ACCESS(QCH_CON_WDT1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT1_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_ENABLE, 0, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_ENABLE, 0, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_ENABLE, 0, 1, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_CLOCK_REQ, 1, 1, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_EXPIRE_VAL, 16, 10, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CORTEXM4INTEGRATION_QCH_CPU),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_ENABLE, 0, 1, QCH_CON_DMIC_AHB0_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB0_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB0_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB0_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_ENABLE, 0, 1, QCH_CON_DMIC_AHB1_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB1_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB1_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB1_QCH),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_ENABLE, 0, 1, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_ENABLE, 0, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AUD_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AUD_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AUD_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AUD_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AUD_VTS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_VTS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_VTS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_MI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SLH_AXI_SI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_SWEEPER_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SWEEPER_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SWEEPER_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SWEEPER_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_TIMER_VTS_QCH_ENABLE, 0, 1, QCH_CON_TIMER_VTS_QCH),
	SFR_ACCESS(QCH_CON_TIMER_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_TIMER_VTS_QCH),
	SFR_ACCESS(QCH_CON_TIMER_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TIMER_VTS_QCH),
	SFR_ACCESS(QCH_CON_TIMER_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TIMER_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_ENABLE, 0, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_ENABLE, 0, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(DMYQCH_CON_U_DMIC_CLK_MUX_QCH_ENABLE, 0, 1, DMYQCH_CON_U_DMIC_CLK_MUX_QCH),
	SFR_ACCESS(DMYQCH_CON_U_DMIC_CLK_MUX_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_U_DMIC_CLK_MUX_QCH),
	SFR_ACCESS(DMYQCH_CON_U_DMIC_CLK_MUX_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_U_DMIC_CLK_MUX_QCH),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CHUB_CMU_CHUB_CONTROLLER_OPTION),
	SFR_ACCESS(CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CHUB_CMU_CHUB_CONTROLLER_OPTION),
	SFR_ACCESS(CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CMGP_CMU_CMGP_CONTROLLER_OPTION),
	SFR_ACCESS(CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMGP_CMU_CMGP_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DPU_CMU_DPU_CONTROLLER_OPTION),
	SFR_ACCESS(DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DPU_CMU_DPU_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS_CMU_FSYS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, FSYS_CMU_FSYS_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS_CMU_FSYS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, FSYS_CMU_FSYS_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MODEM_CMU_MODEM_CONTROLLER_OPTION),
	SFR_ACCESS(MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MODEM_CMU_MODEM_CONTROLLER_OPTION),
	SFR_ACCESS(PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERI_CMU_PERI_CONTROLLER_OPTION),
	SFR_ACCESS(PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERI_CMU_PERI_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, VTS_CMU_VTS_CONTROLLER_OPTION),
	SFR_ACCESS(VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, VTS_CMU_VTS_CONTROLLER_OPTION),
};

