# compile verilog/system verilog design source files
verilog xil_defaultlib  -i "../../../../Display3D.srcs/sources_1" --include "../../../../Display3D.srcs/sources_1/bd/MCU/ipshared/4903" --include "../../../../Display3D.srcs/sources_1/bd/MCU/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_clk_wiz.v" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0.v" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_lmb_bram_0/sim/MCU_lmb_bram_0.v" \
"../../../../Display3D.ip_user_files/bd/MCU/sim/MCU.v" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_xbar_0/sim/MCU_xbar_0.v" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_m01_data_fifo_0/sim/MCU_m01_data_fifo_0.v" \
"../../../../Display3D.ip_user_files/bd/MCU/ip/MCU_m00_data_fifo_0/sim/MCU_m00_data_fifo_0.v" \
"../../../../Display3D.srcs/sources_1/imports/hdl/MCU_wrapper.v" \

sv xil_defaultlib  -i "../../../../Display3D.srcs/sources_1" --include "../../../../Display3D.srcs/sources_1/bd/MCU/ipshared/4903" --include "../../../../Display3D.srcs/sources_1/bd/MCU/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Display3D.srcs/sources_1/FPGA_TOP.sv" \
"../../../../Display3D.srcs/sources_1/GEN40KHZ.sv" \
"../../../../Display3D.srcs/sim_1/sim_FPGA_TOP.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
