# Multiple Cycle CPU
Multiple cycle cpu(using verilog) based on MIPS, includes ALU, REGISTERS FILE, DMA and Interrupt handler, fully tested. I have run it on ZYNQ board.

I upload whole vivado project.
