#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5579558a7150 .scope module, "mips_testbench" "mips_testbench" 2 3;
 .timescale 0 0;
v0x5579559419e0_0 .var "clock", 0 0;
S_0x5579558a72d0 .scope module, "test" "mips_core" 2 8, 3 12 0, S_0x5579558a7150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
v0x557955940680_0 .net "MemRead", 0 0, v0x55795593ffa0_0;  1 drivers
v0x557955940740_0 .net "MemWrite", 0 0, v0x557955940070_0;  1 drivers
v0x557955940850_0 .var "PC", 31 0;
v0x557955940940_0 .net "RegDst", 0 0, v0x557955940170_0;  1 drivers
v0x557955940a30_0 .net "RegRead", 0 0, v0x557955940240_0;  1 drivers
v0x557955940b70_0 .net "RegWrite", 0 0, v0x557955940330_0;  1 drivers
v0x557955940c60_0 .net "address", 25 0, v0x55795593f210_0;  1 drivers
RS_0x7febb7ba0198 .resolv tri, v0x55795593cc30_0, v0x55795593feb0_0;
v0x557955940d00_0 .net8 "branch_signal", 0 0, RS_0x7febb7ba0198;  2 drivers
v0x557955940df0_0 .net "clock", 0 0, v0x5579559419e0_0;  1 drivers
v0x557955940f20_0 .net "funct", 5 0, v0x55795593f310_0;  1 drivers
v0x557955940fc0_0 .net "immediate", 15 0, v0x55795593f3d0_0;  1 drivers
v0x557955941060_0 .net "instruction", 31 0, v0x55795593ebb0_0;  1 drivers
v0x557955941170_0 .net "memory_read_data", 31 0, v0x55795593e690_0;  1 drivers
v0x557955941230_0 .net "opcode", 5 0, L_0x557955941ad0;  1 drivers
v0x5579559412d0_0 .net "rd", 4 0, v0x55795593f6a0_0;  1 drivers
v0x5579559413e0_0 .net "rs", 4 0, v0x55795593f770_0;  1 drivers
v0x5579559414f0_0 .net "rs_content", 31 0, v0x55795593d900_0;  1 drivers
v0x557955941600_0 .net "rt", 4 0, v0x55795593f840_0;  1 drivers
v0x557955941710_0 .net "rt_content", 31 0, v0x55795593d9c0_0;  1 drivers
v0x5579559417d0_0 .net "shamt", 4 0, v0x55795593f9a0_0;  1 drivers
v0x5579559418e0_0 .net "write_data", 31 0, v0x557955916060_0;  1 drivers
E_0x5579558ec2c0 .event posedge, v0x55795593d670_0;
S_0x557955900f80 .scope module, "alu_process" "ALU32bit" 3 46, 4 5 0, S_0x5579558a72d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALU_result"
    .port_info 1 /OUTPUT 1 "sig_branch"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /INPUT 32 "rs_content"
    .port_info 4 /INPUT 32 "rt_content"
    .port_info 5 /INPUT 5 "shamt"
    .port_info 6 /INPUT 6 "funct"
    .port_info 7 /INPUT 16 "immediate"
v0x557955916060_0 .var "ALU_result", 31 0;
v0x557955916100_0 .net "funct", 5 0, v0x55795593f310_0;  alias, 1 drivers
v0x55795593c6c0_0 .var/i "i", 31 0;
v0x55795593c780_0 .net "immediate", 15 0, v0x55795593f3d0_0;  alias, 1 drivers
v0x55795593c860_0 .net "opcode", 5 0, L_0x557955941ad0;  alias, 1 drivers
v0x55795593c990_0 .net "rs_content", 31 0, v0x55795593d900_0;  alias, 1 drivers
v0x55795593ca70_0 .net "rt_content", 31 0, v0x55795593d9c0_0;  alias, 1 drivers
v0x55795593cb50_0 .net "shamt", 4 0, v0x55795593f9a0_0;  alias, 1 drivers
v0x55795593cc30_0 .var "sig_branch", 0 0;
v0x55795593ccf0_0 .var "signExtend", 31 0;
v0x55795593cdd0_0 .var/s "signed_rs", 31 0;
v0x55795593ceb0_0 .var/s "signed_rt", 31 0;
v0x55795593cf90_0 .var/s "temp", 31 0;
v0x55795593d070_0 .var "zeroExtend", 31 0;
E_0x5579558ebea0/0 .event edge, v0x55795593c780_0, v0x55795593cb50_0, v0x55795593ca70_0, v0x55795593c990_0;
E_0x5579558ebea0/1 .event edge, v0x557955916100_0;
E_0x5579558ebea0 .event/or E_0x5579558ebea0/0, E_0x5579558ebea0/1;
S_0x55795593d250 .scope module, "contents" "read_registers" 3 50, 5 4 0, S_0x5579558a72d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data_1"
    .port_info 1 /OUTPUT 32 "read_data_2"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 5 "rs"
    .port_info 4 /INPUT 5 "rt"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 6 "opcode"
    .port_info 7 /INPUT 1 "RegRead"
    .port_info 8 /INPUT 1 "RegWrite"
    .port_info 9 /INPUT 1 "RegDst"
    .port_info 10 /INPUT 1 "clk"
v0x55795593d430_0 .net "RegDst", 0 0, v0x557955940170_0;  alias, 1 drivers
v0x55795593d510_0 .net "RegRead", 0 0, v0x557955940240_0;  alias, 1 drivers
v0x55795593d5d0_0 .net "RegWrite", 0 0, v0x557955940330_0;  alias, 1 drivers
v0x55795593d670_0 .net "clk", 0 0, v0x5579559419e0_0;  alias, 1 drivers
v0x55795593d730_0 .net "opcode", 5 0, L_0x557955941ad0;  alias, 1 drivers
v0x55795593d840_0 .net "rd", 4 0, v0x55795593f6a0_0;  alias, 1 drivers
v0x55795593d900_0 .var "read_data_1", 31 0;
v0x55795593d9c0_0 .var "read_data_2", 31 0;
v0x55795593da60 .array "registers", 0 31, 31 0;
v0x55795593db90_0 .net "rs", 4 0, v0x55795593f770_0;  alias, 1 drivers
v0x55795593dc70_0 .net "rt", 4 0, v0x55795593f840_0;  alias, 1 drivers
v0x55795593dd50_0 .net "write_data", 31 0, v0x557955916060_0;  alias, 1 drivers
E_0x5579558ebfd0 .event edge, v0x55795593ca70_0, v0x55795593c990_0;
E_0x5579558ebd50 .event edge, v0x557955916060_0;
S_0x55795593df80 .scope module, "dataMemory" "read_data_memory" 3 48, 6 4 0, S_0x5579558a72d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 1 "MemWrite"
v0x55795593e1d0_0 .net "MemRead", 0 0, v0x55795593ffa0_0;  alias, 1 drivers
v0x55795593e290_0 .net "MemWrite", 0 0, v0x557955940070_0;  alias, 1 drivers
v0x55795593e350_0 .net "address", 31 0, v0x557955916060_0;  alias, 1 drivers
v0x55795593e470 .array "data_mem", 0 255, 31 0;
v0x55795593e530_0 .net "opcode", 5 0, L_0x557955941ad0;  alias, 1 drivers
v0x55795593e690_0 .var "read_data", 31 0;
v0x55795593e770_0 .net "write_data", 31 0, v0x55795593d9c0_0;  alias, 1 drivers
S_0x55795593e940 .scope module, "inst_mem" "read_instructions" 3 39, 7 4 0, S_0x5579558a72d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction"
    .port_info 1 /INPUT 32 "program_counter"
v0x55795593ebb0_0 .var "instruction", 31 0;
v0x55795593ecb0 .array "instructions", 0 31, 31 0;
v0x55795593ed70_0 .net "program_counter", 31 0, v0x557955940850_0;  1 drivers
E_0x55795593eb30 .event edge, v0x55795593ed70_0;
S_0x55795593ee90 .scope module, "parse" "ins_parser" 3 41, 8 4 0, S_0x5579558a72d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "opcode"
    .port_info 1 /OUTPUT 5 "rs"
    .port_info 2 /OUTPUT 5 "rt"
    .port_info 3 /OUTPUT 5 "rd"
    .port_info 4 /OUTPUT 5 "shamt"
    .port_info 5 /OUTPUT 6 "funct"
    .port_info 6 /OUTPUT 16 "immediate"
    .port_info 7 /OUTPUT 26 "address"
    .port_info 8 /INPUT 32 "instruction"
    .port_info 9 /INPUT 32 "p_count"
v0x55795593f210_0 .var "address", 25 0;
v0x55795593f310_0 .var "funct", 5 0;
v0x55795593f3d0_0 .var "immediate", 15 0;
v0x55795593f470_0 .net "instruction", 31 0, v0x55795593ebb0_0;  alias, 1 drivers
v0x55795593f510_0 .net "opcode", 5 0, L_0x557955941ad0;  alias, 1 drivers
v0x55795593f600_0 .net "p_count", 31 0, v0x557955940850_0;  alias, 1 drivers
v0x55795593f6a0_0 .var "rd", 4 0;
v0x55795593f770_0 .var "rs", 4 0;
v0x55795593f840_0 .var "rt", 4 0;
v0x55795593f9a0_0 .var "shamt", 4 0;
E_0x55795593f1b0 .event edge, v0x55795593ebb0_0;
L_0x557955941ad0 .part v0x55795593ebb0_0, 26, 6;
S_0x55795593fb90 .scope module, "signals" "control_unit" 3 43, 9 13 0, S_0x5579558a72d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegRead"
    .port_info 1 /OUTPUT 1 "RegWrite"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /INPUT 6 "opcode"
    .port_info 7 /INPUT 6 "funct"
v0x55795593feb0_0 .var "Branch", 0 0;
v0x55795593ffa0_0 .var "MemRead", 0 0;
v0x557955940070_0 .var "MemWrite", 0 0;
v0x557955940170_0 .var "RegDst", 0 0;
v0x557955940240_0 .var "RegRead", 0 0;
v0x557955940330_0 .var "RegWrite", 0 0;
v0x557955940400_0 .net "funct", 5 0, v0x55795593f310_0;  alias, 1 drivers
v0x5579559404f0_0 .net "opcode", 5 0, L_0x557955941ad0;  alias, 1 drivers
E_0x55795593fe30 .event edge, v0x557955916100_0, v0x55795593c860_0;
    .scope S_0x55795593e940;
T_0 ;
    %vpi_call 7 12 "$readmemb", "instructions.mem", v0x55795593ecb0, 32'sb00000000000000000000000000011111, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55795593e940;
T_1 ;
    %wait E_0x55795593eb30;
    %ix/getv 4, v0x55795593ed70_0;
    %load/vec4a v0x55795593ecb0, 4;
    %store/vec4 v0x55795593ebb0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55795593ee90;
T_2 ;
    %wait E_0x55795593f1b0;
    %load/vec4 v0x55795593f510_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55795593f470_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x55795593f9a0_0, 0, 5;
    %load/vec4 v0x55795593f470_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x55795593f6a0_0, 0, 5;
    %load/vec4 v0x55795593f470_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x55795593f840_0, 0, 5;
    %load/vec4 v0x55795593f470_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x55795593f770_0, 0, 5;
    %load/vec4 v0x55795593f470_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x55795593f310_0, 0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55795593f510_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55795593f510_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55795593f470_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x55795593f210_0, 0, 26;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55795593f470_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x55795593f840_0, 0, 5;
    %load/vec4 v0x55795593f470_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x55795593f770_0, 0, 5;
    %load/vec4 v0x55795593f470_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55795593f3d0_0, 0, 16;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55795593fb90;
T_3 ;
    %wait E_0x55795593fe30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55795593ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557955940070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557955940330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557955940240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557955940170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55795593feb0_0, 0, 1;
    %load/vec4 v0x5579559404f0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557955940170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557955940240_0, 0, 1;
    %load/vec4 v0x557955940400_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557955940330_0, 0, 1;
T_3.2 ;
T_3.0 ;
    %load/vec4 v0x5579559404f0_0;
    %cmpi/ne 15, 0, 6;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557955940240_0, 0, 1;
T_3.4 ;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557955940330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557955940170_0, 0, 1;
T_3.6 ;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55795593feb0_0, 0, 1;
T_3.8 ;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557955940070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557955940240_0, 0, 1;
T_3.10 ;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5579559404f0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55795593ffa0_0, 0, 1;
T_3.12 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x557955900f80;
T_4 ;
    %wait E_0x5579558ebea0;
    %load/vec4 v0x55795593c990_0;
    %store/vec4 v0x55795593cdd0_0, 0, 32;
    %load/vec4 v0x55795593ca70_0;
    %store/vec4 v0x55795593ceb0_0, 0, 32;
    %load/vec4 v0x55795593c860_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x557955916100_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %jmp T_4.14;
T_4.2 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ceb0_0;
    %add;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.14;
T_4.3 ;
    %load/vec4 v0x55795593c990_0;
    %load/vec4 v0x55795593ca70_0;
    %add;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.14;
T_4.4 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ceb0_0;
    %sub;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.14;
T_4.5 ;
    %load/vec4 v0x55795593c990_0;
    %load/vec4 v0x55795593ca70_0;
    %sub;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.14;
T_4.6 ;
    %load/vec4 v0x55795593c990_0;
    %load/vec4 v0x55795593ca70_0;
    %and;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.14;
T_4.7 ;
    %load/vec4 v0x55795593c990_0;
    %load/vec4 v0x55795593ca70_0;
    %or;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.14;
T_4.8 ;
    %load/vec4 v0x55795593c990_0;
    %load/vec4 v0x55795593ca70_0;
    %or;
    %inv;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.14;
T_4.9 ;
    %load/vec4 v0x55795593ca70_0;
    %store/vec4 v0x55795593cf90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55795593c6c0_0, 0, 32;
T_4.15 ;
    %load/vec4 v0x55795593c6c0_0;
    %load/vec4 v0x55795593cb50_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_4.16, 5;
    %load/vec4 v0x55795593cf90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55795593cf90_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55795593cf90_0, 0, 32;
    %load/vec4 v0x55795593c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55795593c6c0_0, 0, 32;
    %jmp T_4.15;
T_4.16 ;
    %load/vec4 v0x55795593cf90_0;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.14;
T_4.10 ;
    %load/vec4 v0x55795593ca70_0;
    %ix/getv 4, v0x55795593cb50_0;
    %shiftr 4;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.14;
T_4.11 ;
    %load/vec4 v0x55795593ca70_0;
    %ix/getv 4, v0x55795593cb50_0;
    %shiftl 4;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.14;
T_4.12 ;
    %load/vec4 v0x55795593c990_0;
    %load/vec4 v0x55795593ca70_0;
    %cmp/u;
    %jmp/0xz  T_4.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557955916060_0, 0, 32;
T_4.18 ;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ceb0_0;
    %cmp/s;
    %jmp/0xz  T_4.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557955916060_0, 0, 32;
T_4.20 ;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55795593c780_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55795593c780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55795593ccf0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55795593c780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55795593d070_0, 0, 32;
    %load/vec4 v0x55795593c860_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %jmp T_4.37;
T_4.21 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ccf0_0;
    %add;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.22 ;
    %load/vec4 v0x55795593c990_0;
    %load/vec4 v0x55795593ccf0_0;
    %add;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.23 ;
    %load/vec4 v0x55795593c990_0;
    %load/vec4 v0x55795593d070_0;
    %and;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.24 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ceb0_0;
    %sub;
    %store/vec4 v0x557955916060_0, 0, 32;
    %load/vec4 v0x557955916060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55795593cc30_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55795593cc30_0, 0, 1;
T_4.39 ;
    %jmp T_4.37;
T_4.25 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ceb0_0;
    %sub;
    %store/vec4 v0x557955916060_0, 0, 32;
    %load/vec4 v0x557955916060_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55795593cc30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55795593cc30_0, 0, 1;
T_4.41 ;
    %jmp T_4.37;
T_4.26 ;
    %load/vec4 v0x55795593c780_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.27 ;
    %load/vec4 v0x55795593c990_0;
    %load/vec4 v0x55795593d070_0;
    %or;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.28 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ccf0_0;
    %cmp/s;
    %jmp/0xz  T_4.42, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.43;
T_4.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557955916060_0, 0, 32;
T_4.43 ;
    %jmp T_4.37;
T_4.29 ;
    %load/vec4 v0x55795593c990_0;
    %load/vec4 v0x55795593ccf0_0;
    %cmp/u;
    %jmp/0xz  T_4.44, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.45;
T_4.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557955916060_0, 0, 32;
T_4.45 ;
    %jmp T_4.37;
T_4.30 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ccf0_0;
    %add;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.31 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ccf0_0;
    %add;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.32 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ccf0_0;
    %add;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.33 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ccf0_0;
    %add;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.34 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ccf0_0;
    %add;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.35 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ccf0_0;
    %add;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v0x55795593cdd0_0;
    %load/vec4 v0x55795593ccf0_0;
    %add;
    %store/vec4 v0x557955916060_0, 0, 32;
    %jmp T_4.37;
T_4.37 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557955900f80;
T_5 ;
    %vpi_call 4 180 "$monitor", "Opcode : %6b, RS : %32b, RT : %32b, signExtendImm = %32b, Result : %32b\012", v0x55795593c860_0, v0x55795593c990_0, v0x55795593ca70_0, v0x55795593ccf0_0, v0x557955916060_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55795593df80;
T_6 ;
    %vpi_call 6 15 "$readmemb", "data.mem", v0x55795593e470, 32'sb00000000000000000000000000011111, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55795593df80;
T_7 ;
    %wait E_0x5579558ebd50;
    %load/vec4 v0x55795593e290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55795593e530_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55795593e770_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x55795593e350_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55795593e470, 4, 5;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55795593e530_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x55795593e770_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x55795593e350_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55795593e470, 4, 5;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55795593e770_0;
    %ix/getv 4, v0x55795593e350_0;
    %store/vec4a v0x55795593e470, 4, 0;
T_7.5 ;
T_7.3 ;
    %vpi_call 6 30 "$writememb", "data.mem", v0x55795593e470 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55795593df80;
T_8 ;
    %wait E_0x5579558ebd50;
    %load/vec4 v0x55795593e1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0x55795593e350_0;
    %load/vec4a v0x55795593e470, 4;
    %store/vec4 v0x55795593e690_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55795593d250;
T_9 ;
    %vpi_call 5 15 "$readmemb", "registers.mem", v0x55795593da60 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55795593d250;
T_10 ;
    %wait E_0x5579558ebd50;
    %load/vec4 v0x55795593d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55795593d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55795593d730_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x55795593dd50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55795593d840_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55795593da60, 4, 5;
T_10.4 ;
    %load/vec4 v0x55795593d730_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x55795593dd50_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55795593d840_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55795593da60, 4, 5;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55795593dd50_0;
    %load/vec4 v0x55795593d840_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55795593da60, 4, 0;
T_10.7 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55795593d730_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x55795593dd50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55795593dc70_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55795593da60, 4, 5;
T_10.8 ;
    %load/vec4 v0x55795593d730_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_10.10, 4;
    %load/vec4 v0x55795593dd50_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55795593dc70_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55795593da60, 4, 5;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x55795593dd50_0;
    %load/vec4 v0x55795593dc70_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55795593da60, 4, 0;
T_10.11 ;
T_10.3 ;
    %vpi_call 5 46 "$writememb", "registers.mem", v0x55795593da60 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55795593d250;
T_11 ;
    %wait E_0x5579558ebfd0;
    %load/vec4 v0x55795593d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55795593db90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55795593da60, 4;
    %store/vec4 v0x55795593d900_0, 0, 32;
    %load/vec4 v0x55795593dc70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55795593da60, 4;
    %store/vec4 v0x55795593d9c0_0, 0, 32;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5579558a72d0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557955940850_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x5579558a72d0;
T_13 ;
    %wait E_0x5579558ec2c0;
    %load/vec4 v0x557955941230_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x557955940c60_0;
    %pad/u 32;
    %store/vec4 v0x557955940850_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x557955941230_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557955940f20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5579559414f0_0;
    %store/vec4 v0x557955940850_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5579559418e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557955940d00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x557955940850_0;
    %addi 1, 0, 32;
    %load/vec4 v0x557955940fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x557955940850_0, 0, 32;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x557955940850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557955940850_0, 0, 32;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5579558a72d0;
T_14 ;
    %vpi_call 3 73 "$dumpfile", "MIPS_Core.vcd" {0 0 0};
    %vpi_call 3 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5579558a72d0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5579558a7150;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5579558a7150;
T_16 ;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x5579559419e0_0;
    %inv;
    %store/vec4 v0x5579559419e0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5579558a7150;
T_17 ;
    %vpi_call 2 26 "$dumpfile", "mips_testbench.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5579558a7150 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "MIPS_tb.v";
    "./MIPS_core.v";
    "./ALU32bit.v";
    "./Read_Registers.v";
    "./Read_mem.v";
    "./Read_ins.v";
    "./Ins_parse.v";
    "./Control_Unit.v";
