//
// Copyright (c) 2013 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARTIMER_WDT_H_INC_
#define ___ARTIMER_WDT_H_INC_

// Register TIMER_TMR1_TMR_PTV_0
#define TIMER_TMR1_TMR_PTV_0                    _MK_ADDR_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_SECURE                     0x0
#define TIMER_TMR1_TMR_PTV_0_WORD_COUNT                         0x1
#define TIMER_TMR1_TMR_PTV_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_RESET_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR1_TMR_PTV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_READ_MASK                  _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR1_TMR_PTV_0_WRITE_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR1_TMR_PTV_0_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define TIMER_TMR1_TMR_PTV_0_EN_FIELD                   _MK_FIELD_CONST(0x1, TIMER_TMR1_TMR_PTV_0_EN_SHIFT)
#define TIMER_TMR1_TMR_PTV_0_EN_RANGE                   31:31
#define TIMER_TMR1_TMR_PTV_0_EN_WOFFSET                 0x0
#define TIMER_TMR1_TMR_PTV_0_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TIMER_TMR1_TMR_PTV_0_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_EN_DISABLE                 _MK_ENUM_CONST(0)
#define TIMER_TMR1_TMR_PTV_0_EN_ENABLE                  _MK_ENUM_CONST(1)

#define TIMER_TMR1_TMR_PTV_0_PER_SHIFT                  _MK_SHIFT_CONST(30)
#define TIMER_TMR1_TMR_PTV_0_PER_FIELD                  _MK_FIELD_CONST(0x1, TIMER_TMR1_TMR_PTV_0_PER_SHIFT)
#define TIMER_TMR1_TMR_PTV_0_PER_RANGE                  30:30
#define TIMER_TMR1_TMR_PTV_0_PER_WOFFSET                        0x0
#define TIMER_TMR1_TMR_PTV_0_PER_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_PER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TIMER_TMR1_TMR_PTV_0_PER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_PER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_PER_DISABLE                        _MK_ENUM_CONST(0)
#define TIMER_TMR1_TMR_PTV_0_PER_ENABLE                 _MK_ENUM_CONST(1)

#define TIMER_TMR1_TMR_PTV_0_TMR_PTV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR1_TMR_PTV_0_TMR_PTV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR1_TMR_PTV_0_TMR_PTV_SHIFT)
#define TIMER_TMR1_TMR_PTV_0_TMR_PTV_RANGE                      28:0
#define TIMER_TMR1_TMR_PTV_0_TMR_PTV_WOFFSET                    0x0
#define TIMER_TMR1_TMR_PTV_0_TMR_PTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_TMR_PTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR1_TMR_PTV_0_TMR_PTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PTV_0_TMR_PTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR1_TMR_PCR_0
#define TIMER_TMR1_TMR_PCR_0                    _MK_ADDR_CONST(0x4)
#define TIMER_TMR1_TMR_PCR_0_SECURE                     0x0
#define TIMER_TMR1_TMR_PCR_0_WORD_COUNT                         0x1
#define TIMER_TMR1_TMR_PCR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PCR_0_RESET_MASK                         _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR1_TMR_PCR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PCR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PCR_0_READ_MASK                  _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR1_TMR_PCR_0_WRITE_MASK                         _MK_MASK_CONST(0x40000000)
#define TIMER_TMR1_TMR_PCR_0_INTR_CLR_SHIFT                     _MK_SHIFT_CONST(30)
#define TIMER_TMR1_TMR_PCR_0_INTR_CLR_FIELD                     _MK_FIELD_CONST(0x1, TIMER_TMR1_TMR_PCR_0_INTR_CLR_SHIFT)
#define TIMER_TMR1_TMR_PCR_0_INTR_CLR_RANGE                     30:30
#define TIMER_TMR1_TMR_PCR_0_INTR_CLR_WOFFSET                   0x0
#define TIMER_TMR1_TMR_PCR_0_INTR_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PCR_0_INTR_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_TMR1_TMR_PCR_0_INTR_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PCR_0_INTR_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_TMR1_TMR_PCR_0_TMR_PCV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR1_TMR_PCR_0_TMR_PCV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR1_TMR_PCR_0_TMR_PCV_SHIFT)
#define TIMER_TMR1_TMR_PCR_0_TMR_PCV_RANGE                      28:0
#define TIMER_TMR1_TMR_PCR_0_TMR_PCV_WOFFSET                    0x0
#define TIMER_TMR1_TMR_PCR_0_TMR_PCV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PCR_0_TMR_PCV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR1_TMR_PCR_0_TMR_PCV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR1_TMR_PCR_0_TMR_PCV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR2_TMR_PTV_0
#define TIMER_TMR2_TMR_PTV_0                    _MK_ADDR_CONST(0x8)
#define TIMER_TMR2_TMR_PTV_0_SECURE                     0x0
#define TIMER_TMR2_TMR_PTV_0_WORD_COUNT                         0x1
#define TIMER_TMR2_TMR_PTV_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PTV_0_RESET_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR2_TMR_PTV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PTV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PTV_0_READ_MASK                  _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR2_TMR_PTV_0_WRITE_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR2_TMR_PTV_0_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define TIMER_TMR2_TMR_PTV_0_EN_FIELD                   _MK_FIELD_CONST(0x1, TIMER_TMR2_TMR_PTV_0_EN_SHIFT)
#define TIMER_TMR2_TMR_PTV_0_EN_RANGE                   31:31
#define TIMER_TMR2_TMR_PTV_0_EN_WOFFSET                 0x0
#define TIMER_TMR2_TMR_PTV_0_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PTV_0_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TIMER_TMR2_TMR_PTV_0_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PTV_0_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PTV_0_EN_DISABLE                 _MK_ENUM_CONST(0)
#define TIMER_TMR2_TMR_PTV_0_EN_ENABLE                  _MK_ENUM_CONST(1)

#define TIMER_TMR2_TMR_PTV_0_PER_SHIFT                  _MK_SHIFT_CONST(30)
#define TIMER_TMR2_TMR_PTV_0_PER_FIELD                  _MK_FIELD_CONST(0x1, TIMER_TMR2_TMR_PTV_0_PER_SHIFT)
#define TIMER_TMR2_TMR_PTV_0_PER_RANGE                  30:30
#define TIMER_TMR2_TMR_PTV_0_PER_WOFFSET                        0x0
#define TIMER_TMR2_TMR_PTV_0_PER_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PTV_0_PER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TIMER_TMR2_TMR_PTV_0_PER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PTV_0_PER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PTV_0_PER_DISABLE                        _MK_ENUM_CONST(0)
#define TIMER_TMR2_TMR_PTV_0_PER_ENABLE                 _MK_ENUM_CONST(1)

#define TIMER_TMR2_TMR_PTV_0_TMR_PTV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR2_TMR_PTV_0_TMR_PTV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR2_TMR_PTV_0_TMR_PTV_SHIFT)
#define TIMER_TMR2_TMR_PTV_0_TMR_PTV_RANGE                      28:0
#define TIMER_TMR2_TMR_PTV_0_TMR_PTV_WOFFSET                    0x0
#define TIMER_TMR2_TMR_PTV_0_TMR_PTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PTV_0_TMR_PTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR2_TMR_PTV_0_TMR_PTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PTV_0_TMR_PTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR2_TMR_PCR_0
#define TIMER_TMR2_TMR_PCR_0                    _MK_ADDR_CONST(0xc)
#define TIMER_TMR2_TMR_PCR_0_SECURE                     0x0
#define TIMER_TMR2_TMR_PCR_0_WORD_COUNT                         0x1
#define TIMER_TMR2_TMR_PCR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PCR_0_RESET_MASK                         _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR2_TMR_PCR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PCR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PCR_0_READ_MASK                  _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR2_TMR_PCR_0_WRITE_MASK                         _MK_MASK_CONST(0x40000000)
#define TIMER_TMR2_TMR_PCR_0_INTR_CLR_SHIFT                     _MK_SHIFT_CONST(30)
#define TIMER_TMR2_TMR_PCR_0_INTR_CLR_FIELD                     _MK_FIELD_CONST(0x1, TIMER_TMR2_TMR_PCR_0_INTR_CLR_SHIFT)
#define TIMER_TMR2_TMR_PCR_0_INTR_CLR_RANGE                     30:30
#define TIMER_TMR2_TMR_PCR_0_INTR_CLR_WOFFSET                   0x0
#define TIMER_TMR2_TMR_PCR_0_INTR_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PCR_0_INTR_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_TMR2_TMR_PCR_0_INTR_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PCR_0_INTR_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_TMR2_TMR_PCR_0_TMR_PCV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR2_TMR_PCR_0_TMR_PCV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR2_TMR_PCR_0_TMR_PCV_SHIFT)
#define TIMER_TMR2_TMR_PCR_0_TMR_PCV_RANGE                      28:0
#define TIMER_TMR2_TMR_PCR_0_TMR_PCV_WOFFSET                    0x0
#define TIMER_TMR2_TMR_PCR_0_TMR_PCV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PCR_0_TMR_PCV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR2_TMR_PCR_0_TMR_PCV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR2_TMR_PCR_0_TMR_PCV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMERUS_CNTR_1US_0
#define TIMERUS_CNTR_1US_0                      _MK_ADDR_CONST(0x0)
#define TIMERUS_CNTR_1US_0_SECURE                       0x0
#define TIMERUS_CNTR_1US_0_WORD_COUNT                   0x1
#define TIMERUS_CNTR_1US_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_1US_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_1US_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_1US_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_1US_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define TIMERUS_CNTR_1US_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_1US_0_HIGH_VALUE_SHIFT                     _MK_SHIFT_CONST(16)
#define TIMERUS_CNTR_1US_0_HIGH_VALUE_FIELD                     _MK_FIELD_CONST(0xffff, TIMERUS_CNTR_1US_0_HIGH_VALUE_SHIFT)
#define TIMERUS_CNTR_1US_0_HIGH_VALUE_RANGE                     31:16
#define TIMERUS_CNTR_1US_0_HIGH_VALUE_WOFFSET                   0x0
#define TIMERUS_CNTR_1US_0_HIGH_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_1US_0_HIGH_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_1US_0_HIGH_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_1US_0_HIGH_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMERUS_CNTR_1US_0_LOW_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMERUS_CNTR_1US_0_LOW_VALUE_FIELD                      _MK_FIELD_CONST(0xffff, TIMERUS_CNTR_1US_0_LOW_VALUE_SHIFT)
#define TIMERUS_CNTR_1US_0_LOW_VALUE_RANGE                      15:0
#define TIMERUS_CNTR_1US_0_LOW_VALUE_WOFFSET                    0x0
#define TIMERUS_CNTR_1US_0_LOW_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_1US_0_LOW_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_1US_0_LOW_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_1US_0_LOW_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMERUS_USEC_CFG_0
#define TIMERUS_USEC_CFG_0                      _MK_ADDR_CONST(0x4)
#define TIMERUS_USEC_CFG_0_SECURE                       0x0
#define TIMERUS_USEC_CFG_0_WORD_COUNT                   0x1
#define TIMERUS_USEC_CFG_0_RESET_VAL                    _MK_MASK_CONST(0xc)
#define TIMERUS_USEC_CFG_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define TIMERUS_USEC_CFG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TIMERUS_USEC_CFG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TIMERUS_USEC_CFG_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define TIMERUS_USEC_CFG_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define TIMERUS_USEC_CFG_0_USEC_DIVIDEND_SHIFT                  _MK_SHIFT_CONST(8)
#define TIMERUS_USEC_CFG_0_USEC_DIVIDEND_FIELD                  _MK_FIELD_CONST(0xff, TIMERUS_USEC_CFG_0_USEC_DIVIDEND_SHIFT)
#define TIMERUS_USEC_CFG_0_USEC_DIVIDEND_RANGE                  15:8
#define TIMERUS_USEC_CFG_0_USEC_DIVIDEND_WOFFSET                        0x0
#define TIMERUS_USEC_CFG_0_USEC_DIVIDEND_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMERUS_USEC_CFG_0_USEC_DIVIDEND_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define TIMERUS_USEC_CFG_0_USEC_DIVIDEND_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMERUS_USEC_CFG_0_USEC_DIVIDEND_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TIMERUS_USEC_CFG_0_USEC_DIVISOR_SHIFT                   _MK_SHIFT_CONST(0)
#define TIMERUS_USEC_CFG_0_USEC_DIVISOR_FIELD                   _MK_FIELD_CONST(0xff, TIMERUS_USEC_CFG_0_USEC_DIVISOR_SHIFT)
#define TIMERUS_USEC_CFG_0_USEC_DIVISOR_RANGE                   7:0
#define TIMERUS_USEC_CFG_0_USEC_DIVISOR_WOFFSET                 0x0
#define TIMERUS_USEC_CFG_0_USEC_DIVISOR_DEFAULT                 _MK_MASK_CONST(0xc)
#define TIMERUS_USEC_CFG_0_USEC_DIVISOR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define TIMERUS_USEC_CFG_0_USEC_DIVISOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMERUS_USEC_CFG_0_USEC_DIVISOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 8 [0x8]

// Reserved address 12 [0xc]

// Reserved address 16 [0x10]

// Reserved address 20 [0x14]

// Reserved address 24 [0x18]

// Reserved address 28 [0x1c]

// Reserved address 32 [0x20]

// Reserved address 36 [0x24]

// Reserved address 40 [0x28]

// Reserved address 44 [0x2c]

// Reserved address 48 [0x30]

// Reserved address 52 [0x34]

// Reserved address 56 [0x38]

// Register TIMERUS_CNTR_FREEZE_0
#define TIMERUS_CNTR_FREEZE_0                   _MK_ADDR_CONST(0x3c)
#define TIMERUS_CNTR_FREEZE_0_SECURE                    0x0
#define TIMERUS_CNTR_FREEZE_0_WORD_COUNT                        0x1
#define TIMERUS_CNTR_FREEZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define TIMERUS_CNTR_FREEZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define TIMERUS_CNTR_FREEZE_0_WRITE_MASK                        _MK_MASK_CONST(0x1f)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_COP_SHIFT                      _MK_SHIFT_CONST(4)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_COP_FIELD                      _MK_FIELD_CONST(0x1, TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_COP_SHIFT)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_COP_RANGE                      4:4
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_COP_WOFFSET                    0x0
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_COP_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_COP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_COP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_COP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU3_SHIFT                     _MK_SHIFT_CONST(3)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU3_FIELD                     _MK_FIELD_CONST(0x1, TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU3_SHIFT)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU3_RANGE                     3:3
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU3_WOFFSET                   0x0
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU3_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU2_SHIFT                     _MK_SHIFT_CONST(2)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU2_FIELD                     _MK_FIELD_CONST(0x1, TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU2_SHIFT)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU2_RANGE                     2:2
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU2_WOFFSET                   0x0
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU2_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU1_SHIFT                     _MK_SHIFT_CONST(1)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU1_FIELD                     _MK_FIELD_CONST(0x1, TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU1_SHIFT)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU1_RANGE                     1:1
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU1_WOFFSET                   0x0
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU1_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU0_SHIFT                     _MK_SHIFT_CONST(0)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU0_FIELD                     _MK_FIELD_CONST(0x1, TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU0_SHIFT)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU0_RANGE                     0:0
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU0_WOFFSET                   0x0
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU0_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMERUS_CNTR_FREEZE_0_DBG_FREEZE_CPU0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TIMER_TMR3_TMR_PTV_0
#define TIMER_TMR3_TMR_PTV_0                    _MK_ADDR_CONST(0x50)
#define TIMER_TMR3_TMR_PTV_0_SECURE                     0x0
#define TIMER_TMR3_TMR_PTV_0_WORD_COUNT                         0x1
#define TIMER_TMR3_TMR_PTV_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PTV_0_RESET_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR3_TMR_PTV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PTV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PTV_0_READ_MASK                  _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR3_TMR_PTV_0_WRITE_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR3_TMR_PTV_0_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define TIMER_TMR3_TMR_PTV_0_EN_FIELD                   _MK_FIELD_CONST(0x1, TIMER_TMR3_TMR_PTV_0_EN_SHIFT)
#define TIMER_TMR3_TMR_PTV_0_EN_RANGE                   31:31
#define TIMER_TMR3_TMR_PTV_0_EN_WOFFSET                 0x0
#define TIMER_TMR3_TMR_PTV_0_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PTV_0_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TIMER_TMR3_TMR_PTV_0_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PTV_0_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PTV_0_EN_DISABLE                 _MK_ENUM_CONST(0)
#define TIMER_TMR3_TMR_PTV_0_EN_ENABLE                  _MK_ENUM_CONST(1)

#define TIMER_TMR3_TMR_PTV_0_PER_SHIFT                  _MK_SHIFT_CONST(30)
#define TIMER_TMR3_TMR_PTV_0_PER_FIELD                  _MK_FIELD_CONST(0x1, TIMER_TMR3_TMR_PTV_0_PER_SHIFT)
#define TIMER_TMR3_TMR_PTV_0_PER_RANGE                  30:30
#define TIMER_TMR3_TMR_PTV_0_PER_WOFFSET                        0x0
#define TIMER_TMR3_TMR_PTV_0_PER_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PTV_0_PER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TIMER_TMR3_TMR_PTV_0_PER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PTV_0_PER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PTV_0_PER_DISABLE                        _MK_ENUM_CONST(0)
#define TIMER_TMR3_TMR_PTV_0_PER_ENABLE                 _MK_ENUM_CONST(1)

#define TIMER_TMR3_TMR_PTV_0_TMR_PTV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR3_TMR_PTV_0_TMR_PTV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR3_TMR_PTV_0_TMR_PTV_SHIFT)
#define TIMER_TMR3_TMR_PTV_0_TMR_PTV_RANGE                      28:0
#define TIMER_TMR3_TMR_PTV_0_TMR_PTV_WOFFSET                    0x0
#define TIMER_TMR3_TMR_PTV_0_TMR_PTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PTV_0_TMR_PTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR3_TMR_PTV_0_TMR_PTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PTV_0_TMR_PTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR3_TMR_PCR_0
#define TIMER_TMR3_TMR_PCR_0                    _MK_ADDR_CONST(0x54)
#define TIMER_TMR3_TMR_PCR_0_SECURE                     0x0
#define TIMER_TMR3_TMR_PCR_0_WORD_COUNT                         0x1
#define TIMER_TMR3_TMR_PCR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PCR_0_RESET_MASK                         _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR3_TMR_PCR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PCR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PCR_0_READ_MASK                  _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR3_TMR_PCR_0_WRITE_MASK                         _MK_MASK_CONST(0x40000000)
#define TIMER_TMR3_TMR_PCR_0_INTR_CLR_SHIFT                     _MK_SHIFT_CONST(30)
#define TIMER_TMR3_TMR_PCR_0_INTR_CLR_FIELD                     _MK_FIELD_CONST(0x1, TIMER_TMR3_TMR_PCR_0_INTR_CLR_SHIFT)
#define TIMER_TMR3_TMR_PCR_0_INTR_CLR_RANGE                     30:30
#define TIMER_TMR3_TMR_PCR_0_INTR_CLR_WOFFSET                   0x0
#define TIMER_TMR3_TMR_PCR_0_INTR_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PCR_0_INTR_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_TMR3_TMR_PCR_0_INTR_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PCR_0_INTR_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_TMR3_TMR_PCR_0_TMR_PCV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR3_TMR_PCR_0_TMR_PCV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR3_TMR_PCR_0_TMR_PCV_SHIFT)
#define TIMER_TMR3_TMR_PCR_0_TMR_PCV_RANGE                      28:0
#define TIMER_TMR3_TMR_PCR_0_TMR_PCV_WOFFSET                    0x0
#define TIMER_TMR3_TMR_PCR_0_TMR_PCV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PCR_0_TMR_PCV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR3_TMR_PCR_0_TMR_PCV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR3_TMR_PCR_0_TMR_PCV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR4_TMR_PTV_0
#define TIMER_TMR4_TMR_PTV_0                    _MK_ADDR_CONST(0x58)
#define TIMER_TMR4_TMR_PTV_0_SECURE                     0x0
#define TIMER_TMR4_TMR_PTV_0_WORD_COUNT                         0x1
#define TIMER_TMR4_TMR_PTV_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PTV_0_RESET_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR4_TMR_PTV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PTV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PTV_0_READ_MASK                  _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR4_TMR_PTV_0_WRITE_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR4_TMR_PTV_0_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define TIMER_TMR4_TMR_PTV_0_EN_FIELD                   _MK_FIELD_CONST(0x1, TIMER_TMR4_TMR_PTV_0_EN_SHIFT)
#define TIMER_TMR4_TMR_PTV_0_EN_RANGE                   31:31
#define TIMER_TMR4_TMR_PTV_0_EN_WOFFSET                 0x0
#define TIMER_TMR4_TMR_PTV_0_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PTV_0_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TIMER_TMR4_TMR_PTV_0_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PTV_0_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PTV_0_EN_DISABLE                 _MK_ENUM_CONST(0)
#define TIMER_TMR4_TMR_PTV_0_EN_ENABLE                  _MK_ENUM_CONST(1)

#define TIMER_TMR4_TMR_PTV_0_PER_SHIFT                  _MK_SHIFT_CONST(30)
#define TIMER_TMR4_TMR_PTV_0_PER_FIELD                  _MK_FIELD_CONST(0x1, TIMER_TMR4_TMR_PTV_0_PER_SHIFT)
#define TIMER_TMR4_TMR_PTV_0_PER_RANGE                  30:30
#define TIMER_TMR4_TMR_PTV_0_PER_WOFFSET                        0x0
#define TIMER_TMR4_TMR_PTV_0_PER_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PTV_0_PER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TIMER_TMR4_TMR_PTV_0_PER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PTV_0_PER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PTV_0_PER_DISABLE                        _MK_ENUM_CONST(0)
#define TIMER_TMR4_TMR_PTV_0_PER_ENABLE                 _MK_ENUM_CONST(1)

#define TIMER_TMR4_TMR_PTV_0_TMR_PTV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR4_TMR_PTV_0_TMR_PTV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR4_TMR_PTV_0_TMR_PTV_SHIFT)
#define TIMER_TMR4_TMR_PTV_0_TMR_PTV_RANGE                      28:0
#define TIMER_TMR4_TMR_PTV_0_TMR_PTV_WOFFSET                    0x0
#define TIMER_TMR4_TMR_PTV_0_TMR_PTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PTV_0_TMR_PTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR4_TMR_PTV_0_TMR_PTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PTV_0_TMR_PTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR4_TMR_PCR_0
#define TIMER_TMR4_TMR_PCR_0                    _MK_ADDR_CONST(0x5c)
#define TIMER_TMR4_TMR_PCR_0_SECURE                     0x0
#define TIMER_TMR4_TMR_PCR_0_WORD_COUNT                         0x1
#define TIMER_TMR4_TMR_PCR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PCR_0_RESET_MASK                         _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR4_TMR_PCR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PCR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PCR_0_READ_MASK                  _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR4_TMR_PCR_0_WRITE_MASK                         _MK_MASK_CONST(0x40000000)
#define TIMER_TMR4_TMR_PCR_0_INTR_CLR_SHIFT                     _MK_SHIFT_CONST(30)
#define TIMER_TMR4_TMR_PCR_0_INTR_CLR_FIELD                     _MK_FIELD_CONST(0x1, TIMER_TMR4_TMR_PCR_0_INTR_CLR_SHIFT)
#define TIMER_TMR4_TMR_PCR_0_INTR_CLR_RANGE                     30:30
#define TIMER_TMR4_TMR_PCR_0_INTR_CLR_WOFFSET                   0x0
#define TIMER_TMR4_TMR_PCR_0_INTR_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PCR_0_INTR_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_TMR4_TMR_PCR_0_INTR_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PCR_0_INTR_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_TMR4_TMR_PCR_0_TMR_PCV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR4_TMR_PCR_0_TMR_PCV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR4_TMR_PCR_0_TMR_PCV_SHIFT)
#define TIMER_TMR4_TMR_PCR_0_TMR_PCV_RANGE                      28:0
#define TIMER_TMR4_TMR_PCR_0_TMR_PCV_WOFFSET                    0x0
#define TIMER_TMR4_TMR_PCR_0_TMR_PCV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PCR_0_TMR_PCV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR4_TMR_PCR_0_TMR_PCV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR4_TMR_PCR_0_TMR_PCV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR5_TMR_PTV_0
#define TIMER_TMR5_TMR_PTV_0                    _MK_ADDR_CONST(0x60)
#define TIMER_TMR5_TMR_PTV_0_SECURE                     0x0
#define TIMER_TMR5_TMR_PTV_0_WORD_COUNT                         0x1
#define TIMER_TMR5_TMR_PTV_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PTV_0_RESET_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR5_TMR_PTV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PTV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PTV_0_READ_MASK                  _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR5_TMR_PTV_0_WRITE_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR5_TMR_PTV_0_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define TIMER_TMR5_TMR_PTV_0_EN_FIELD                   _MK_FIELD_CONST(0x1, TIMER_TMR5_TMR_PTV_0_EN_SHIFT)
#define TIMER_TMR5_TMR_PTV_0_EN_RANGE                   31:31
#define TIMER_TMR5_TMR_PTV_0_EN_WOFFSET                 0x0
#define TIMER_TMR5_TMR_PTV_0_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PTV_0_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TIMER_TMR5_TMR_PTV_0_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PTV_0_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PTV_0_EN_DISABLE                 _MK_ENUM_CONST(0)
#define TIMER_TMR5_TMR_PTV_0_EN_ENABLE                  _MK_ENUM_CONST(1)

#define TIMER_TMR5_TMR_PTV_0_PER_SHIFT                  _MK_SHIFT_CONST(30)
#define TIMER_TMR5_TMR_PTV_0_PER_FIELD                  _MK_FIELD_CONST(0x1, TIMER_TMR5_TMR_PTV_0_PER_SHIFT)
#define TIMER_TMR5_TMR_PTV_0_PER_RANGE                  30:30
#define TIMER_TMR5_TMR_PTV_0_PER_WOFFSET                        0x0
#define TIMER_TMR5_TMR_PTV_0_PER_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PTV_0_PER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TIMER_TMR5_TMR_PTV_0_PER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PTV_0_PER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PTV_0_PER_DISABLE                        _MK_ENUM_CONST(0)
#define TIMER_TMR5_TMR_PTV_0_PER_ENABLE                 _MK_ENUM_CONST(1)

#define TIMER_TMR5_TMR_PTV_0_TMR_PTV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR5_TMR_PTV_0_TMR_PTV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR5_TMR_PTV_0_TMR_PTV_SHIFT)
#define TIMER_TMR5_TMR_PTV_0_TMR_PTV_RANGE                      28:0
#define TIMER_TMR5_TMR_PTV_0_TMR_PTV_WOFFSET                    0x0
#define TIMER_TMR5_TMR_PTV_0_TMR_PTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PTV_0_TMR_PTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR5_TMR_PTV_0_TMR_PTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PTV_0_TMR_PTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR5_TMR_PCR_0
#define TIMER_TMR5_TMR_PCR_0                    _MK_ADDR_CONST(0x64)
#define TIMER_TMR5_TMR_PCR_0_SECURE                     0x0
#define TIMER_TMR5_TMR_PCR_0_WORD_COUNT                         0x1
#define TIMER_TMR5_TMR_PCR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PCR_0_RESET_MASK                         _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR5_TMR_PCR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PCR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PCR_0_READ_MASK                  _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR5_TMR_PCR_0_WRITE_MASK                         _MK_MASK_CONST(0x40000000)
#define TIMER_TMR5_TMR_PCR_0_INTR_CLR_SHIFT                     _MK_SHIFT_CONST(30)
#define TIMER_TMR5_TMR_PCR_0_INTR_CLR_FIELD                     _MK_FIELD_CONST(0x1, TIMER_TMR5_TMR_PCR_0_INTR_CLR_SHIFT)
#define TIMER_TMR5_TMR_PCR_0_INTR_CLR_RANGE                     30:30
#define TIMER_TMR5_TMR_PCR_0_INTR_CLR_WOFFSET                   0x0
#define TIMER_TMR5_TMR_PCR_0_INTR_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PCR_0_INTR_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_TMR5_TMR_PCR_0_INTR_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PCR_0_INTR_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_TMR5_TMR_PCR_0_TMR_PCV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR5_TMR_PCR_0_TMR_PCV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR5_TMR_PCR_0_TMR_PCV_SHIFT)
#define TIMER_TMR5_TMR_PCR_0_TMR_PCV_RANGE                      28:0
#define TIMER_TMR5_TMR_PCR_0_TMR_PCV_WOFFSET                    0x0
#define TIMER_TMR5_TMR_PCR_0_TMR_PCV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PCR_0_TMR_PCV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR5_TMR_PCR_0_TMR_PCV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR5_TMR_PCR_0_TMR_PCV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR6_TMR_PTV_0
#define TIMER_TMR6_TMR_PTV_0                    _MK_ADDR_CONST(0x68)
#define TIMER_TMR6_TMR_PTV_0_SECURE                     0x0
#define TIMER_TMR6_TMR_PTV_0_WORD_COUNT                         0x1
#define TIMER_TMR6_TMR_PTV_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PTV_0_RESET_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR6_TMR_PTV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PTV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PTV_0_READ_MASK                  _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR6_TMR_PTV_0_WRITE_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR6_TMR_PTV_0_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define TIMER_TMR6_TMR_PTV_0_EN_FIELD                   _MK_FIELD_CONST(0x1, TIMER_TMR6_TMR_PTV_0_EN_SHIFT)
#define TIMER_TMR6_TMR_PTV_0_EN_RANGE                   31:31
#define TIMER_TMR6_TMR_PTV_0_EN_WOFFSET                 0x0
#define TIMER_TMR6_TMR_PTV_0_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PTV_0_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TIMER_TMR6_TMR_PTV_0_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PTV_0_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PTV_0_EN_DISABLE                 _MK_ENUM_CONST(0)
#define TIMER_TMR6_TMR_PTV_0_EN_ENABLE                  _MK_ENUM_CONST(1)

#define TIMER_TMR6_TMR_PTV_0_PER_SHIFT                  _MK_SHIFT_CONST(30)
#define TIMER_TMR6_TMR_PTV_0_PER_FIELD                  _MK_FIELD_CONST(0x1, TIMER_TMR6_TMR_PTV_0_PER_SHIFT)
#define TIMER_TMR6_TMR_PTV_0_PER_RANGE                  30:30
#define TIMER_TMR6_TMR_PTV_0_PER_WOFFSET                        0x0
#define TIMER_TMR6_TMR_PTV_0_PER_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PTV_0_PER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TIMER_TMR6_TMR_PTV_0_PER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PTV_0_PER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PTV_0_PER_DISABLE                        _MK_ENUM_CONST(0)
#define TIMER_TMR6_TMR_PTV_0_PER_ENABLE                 _MK_ENUM_CONST(1)

#define TIMER_TMR6_TMR_PTV_0_TMR_PTV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR6_TMR_PTV_0_TMR_PTV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR6_TMR_PTV_0_TMR_PTV_SHIFT)
#define TIMER_TMR6_TMR_PTV_0_TMR_PTV_RANGE                      28:0
#define TIMER_TMR6_TMR_PTV_0_TMR_PTV_WOFFSET                    0x0
#define TIMER_TMR6_TMR_PTV_0_TMR_PTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PTV_0_TMR_PTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR6_TMR_PTV_0_TMR_PTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PTV_0_TMR_PTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR6_TMR_PCR_0
#define TIMER_TMR6_TMR_PCR_0                    _MK_ADDR_CONST(0x6c)
#define TIMER_TMR6_TMR_PCR_0_SECURE                     0x0
#define TIMER_TMR6_TMR_PCR_0_WORD_COUNT                         0x1
#define TIMER_TMR6_TMR_PCR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PCR_0_RESET_MASK                         _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR6_TMR_PCR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PCR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PCR_0_READ_MASK                  _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR6_TMR_PCR_0_WRITE_MASK                         _MK_MASK_CONST(0x40000000)
#define TIMER_TMR6_TMR_PCR_0_INTR_CLR_SHIFT                     _MK_SHIFT_CONST(30)
#define TIMER_TMR6_TMR_PCR_0_INTR_CLR_FIELD                     _MK_FIELD_CONST(0x1, TIMER_TMR6_TMR_PCR_0_INTR_CLR_SHIFT)
#define TIMER_TMR6_TMR_PCR_0_INTR_CLR_RANGE                     30:30
#define TIMER_TMR6_TMR_PCR_0_INTR_CLR_WOFFSET                   0x0
#define TIMER_TMR6_TMR_PCR_0_INTR_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PCR_0_INTR_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_TMR6_TMR_PCR_0_INTR_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PCR_0_INTR_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_TMR6_TMR_PCR_0_TMR_PCV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR6_TMR_PCR_0_TMR_PCV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR6_TMR_PCR_0_TMR_PCV_SHIFT)
#define TIMER_TMR6_TMR_PCR_0_TMR_PCV_RANGE                      28:0
#define TIMER_TMR6_TMR_PCR_0_TMR_PCV_WOFFSET                    0x0
#define TIMER_TMR6_TMR_PCR_0_TMR_PCV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PCR_0_TMR_PCV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR6_TMR_PCR_0_TMR_PCV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR6_TMR_PCR_0_TMR_PCV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR7_TMR_PTV_0
#define TIMER_TMR7_TMR_PTV_0                    _MK_ADDR_CONST(0x70)
#define TIMER_TMR7_TMR_PTV_0_SECURE                     0x0
#define TIMER_TMR7_TMR_PTV_0_WORD_COUNT                         0x1
#define TIMER_TMR7_TMR_PTV_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PTV_0_RESET_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR7_TMR_PTV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PTV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PTV_0_READ_MASK                  _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR7_TMR_PTV_0_WRITE_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR7_TMR_PTV_0_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define TIMER_TMR7_TMR_PTV_0_EN_FIELD                   _MK_FIELD_CONST(0x1, TIMER_TMR7_TMR_PTV_0_EN_SHIFT)
#define TIMER_TMR7_TMR_PTV_0_EN_RANGE                   31:31
#define TIMER_TMR7_TMR_PTV_0_EN_WOFFSET                 0x0
#define TIMER_TMR7_TMR_PTV_0_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PTV_0_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TIMER_TMR7_TMR_PTV_0_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PTV_0_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PTV_0_EN_DISABLE                 _MK_ENUM_CONST(0)
#define TIMER_TMR7_TMR_PTV_0_EN_ENABLE                  _MK_ENUM_CONST(1)

#define TIMER_TMR7_TMR_PTV_0_PER_SHIFT                  _MK_SHIFT_CONST(30)
#define TIMER_TMR7_TMR_PTV_0_PER_FIELD                  _MK_FIELD_CONST(0x1, TIMER_TMR7_TMR_PTV_0_PER_SHIFT)
#define TIMER_TMR7_TMR_PTV_0_PER_RANGE                  30:30
#define TIMER_TMR7_TMR_PTV_0_PER_WOFFSET                        0x0
#define TIMER_TMR7_TMR_PTV_0_PER_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PTV_0_PER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TIMER_TMR7_TMR_PTV_0_PER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PTV_0_PER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PTV_0_PER_DISABLE                        _MK_ENUM_CONST(0)
#define TIMER_TMR7_TMR_PTV_0_PER_ENABLE                 _MK_ENUM_CONST(1)

#define TIMER_TMR7_TMR_PTV_0_TMR_PTV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR7_TMR_PTV_0_TMR_PTV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR7_TMR_PTV_0_TMR_PTV_SHIFT)
#define TIMER_TMR7_TMR_PTV_0_TMR_PTV_RANGE                      28:0
#define TIMER_TMR7_TMR_PTV_0_TMR_PTV_WOFFSET                    0x0
#define TIMER_TMR7_TMR_PTV_0_TMR_PTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PTV_0_TMR_PTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR7_TMR_PTV_0_TMR_PTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PTV_0_TMR_PTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR7_TMR_PCR_0
#define TIMER_TMR7_TMR_PCR_0                    _MK_ADDR_CONST(0x74)
#define TIMER_TMR7_TMR_PCR_0_SECURE                     0x0
#define TIMER_TMR7_TMR_PCR_0_WORD_COUNT                         0x1
#define TIMER_TMR7_TMR_PCR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PCR_0_RESET_MASK                         _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR7_TMR_PCR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PCR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PCR_0_READ_MASK                  _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR7_TMR_PCR_0_WRITE_MASK                         _MK_MASK_CONST(0x40000000)
#define TIMER_TMR7_TMR_PCR_0_INTR_CLR_SHIFT                     _MK_SHIFT_CONST(30)
#define TIMER_TMR7_TMR_PCR_0_INTR_CLR_FIELD                     _MK_FIELD_CONST(0x1, TIMER_TMR7_TMR_PCR_0_INTR_CLR_SHIFT)
#define TIMER_TMR7_TMR_PCR_0_INTR_CLR_RANGE                     30:30
#define TIMER_TMR7_TMR_PCR_0_INTR_CLR_WOFFSET                   0x0
#define TIMER_TMR7_TMR_PCR_0_INTR_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PCR_0_INTR_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_TMR7_TMR_PCR_0_INTR_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PCR_0_INTR_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_TMR7_TMR_PCR_0_TMR_PCV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR7_TMR_PCR_0_TMR_PCV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR7_TMR_PCR_0_TMR_PCV_SHIFT)
#define TIMER_TMR7_TMR_PCR_0_TMR_PCV_RANGE                      28:0
#define TIMER_TMR7_TMR_PCR_0_TMR_PCV_WOFFSET                    0x0
#define TIMER_TMR7_TMR_PCR_0_TMR_PCV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PCR_0_TMR_PCV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR7_TMR_PCR_0_TMR_PCV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR7_TMR_PCR_0_TMR_PCV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR8_TMR_PTV_0
#define TIMER_TMR8_TMR_PTV_0                    _MK_ADDR_CONST(0x78)
#define TIMER_TMR8_TMR_PTV_0_SECURE                     0x0
#define TIMER_TMR8_TMR_PTV_0_WORD_COUNT                         0x1
#define TIMER_TMR8_TMR_PTV_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PTV_0_RESET_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR8_TMR_PTV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PTV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PTV_0_READ_MASK                  _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR8_TMR_PTV_0_WRITE_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR8_TMR_PTV_0_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define TIMER_TMR8_TMR_PTV_0_EN_FIELD                   _MK_FIELD_CONST(0x1, TIMER_TMR8_TMR_PTV_0_EN_SHIFT)
#define TIMER_TMR8_TMR_PTV_0_EN_RANGE                   31:31
#define TIMER_TMR8_TMR_PTV_0_EN_WOFFSET                 0x0
#define TIMER_TMR8_TMR_PTV_0_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PTV_0_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TIMER_TMR8_TMR_PTV_0_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PTV_0_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PTV_0_EN_DISABLE                 _MK_ENUM_CONST(0)
#define TIMER_TMR8_TMR_PTV_0_EN_ENABLE                  _MK_ENUM_CONST(1)

#define TIMER_TMR8_TMR_PTV_0_PER_SHIFT                  _MK_SHIFT_CONST(30)
#define TIMER_TMR8_TMR_PTV_0_PER_FIELD                  _MK_FIELD_CONST(0x1, TIMER_TMR8_TMR_PTV_0_PER_SHIFT)
#define TIMER_TMR8_TMR_PTV_0_PER_RANGE                  30:30
#define TIMER_TMR8_TMR_PTV_0_PER_WOFFSET                        0x0
#define TIMER_TMR8_TMR_PTV_0_PER_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PTV_0_PER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TIMER_TMR8_TMR_PTV_0_PER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PTV_0_PER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PTV_0_PER_DISABLE                        _MK_ENUM_CONST(0)
#define TIMER_TMR8_TMR_PTV_0_PER_ENABLE                 _MK_ENUM_CONST(1)

#define TIMER_TMR8_TMR_PTV_0_TMR_PTV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR8_TMR_PTV_0_TMR_PTV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR8_TMR_PTV_0_TMR_PTV_SHIFT)
#define TIMER_TMR8_TMR_PTV_0_TMR_PTV_RANGE                      28:0
#define TIMER_TMR8_TMR_PTV_0_TMR_PTV_WOFFSET                    0x0
#define TIMER_TMR8_TMR_PTV_0_TMR_PTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PTV_0_TMR_PTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR8_TMR_PTV_0_TMR_PTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PTV_0_TMR_PTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR8_TMR_PCR_0
#define TIMER_TMR8_TMR_PCR_0                    _MK_ADDR_CONST(0x7c)
#define TIMER_TMR8_TMR_PCR_0_SECURE                     0x0
#define TIMER_TMR8_TMR_PCR_0_WORD_COUNT                         0x1
#define TIMER_TMR8_TMR_PCR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PCR_0_RESET_MASK                         _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR8_TMR_PCR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PCR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PCR_0_READ_MASK                  _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR8_TMR_PCR_0_WRITE_MASK                         _MK_MASK_CONST(0x40000000)
#define TIMER_TMR8_TMR_PCR_0_INTR_CLR_SHIFT                     _MK_SHIFT_CONST(30)
#define TIMER_TMR8_TMR_PCR_0_INTR_CLR_FIELD                     _MK_FIELD_CONST(0x1, TIMER_TMR8_TMR_PCR_0_INTR_CLR_SHIFT)
#define TIMER_TMR8_TMR_PCR_0_INTR_CLR_RANGE                     30:30
#define TIMER_TMR8_TMR_PCR_0_INTR_CLR_WOFFSET                   0x0
#define TIMER_TMR8_TMR_PCR_0_INTR_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PCR_0_INTR_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_TMR8_TMR_PCR_0_INTR_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PCR_0_INTR_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_TMR8_TMR_PCR_0_TMR_PCV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR8_TMR_PCR_0_TMR_PCV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR8_TMR_PCR_0_TMR_PCV_SHIFT)
#define TIMER_TMR8_TMR_PCR_0_TMR_PCV_RANGE                      28:0
#define TIMER_TMR8_TMR_PCR_0_TMR_PCV_WOFFSET                    0x0
#define TIMER_TMR8_TMR_PCR_0_TMR_PCV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PCR_0_TMR_PCV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR8_TMR_PCR_0_TMR_PCV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR8_TMR_PCR_0_TMR_PCV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR9_TMR_PTV_0
#define TIMER_TMR9_TMR_PTV_0                    _MK_ADDR_CONST(0x80)
#define TIMER_TMR9_TMR_PTV_0_SECURE                     0x0
#define TIMER_TMR9_TMR_PTV_0_WORD_COUNT                         0x1
#define TIMER_TMR9_TMR_PTV_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PTV_0_RESET_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR9_TMR_PTV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PTV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PTV_0_READ_MASK                  _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR9_TMR_PTV_0_WRITE_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR9_TMR_PTV_0_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define TIMER_TMR9_TMR_PTV_0_EN_FIELD                   _MK_FIELD_CONST(0x1, TIMER_TMR9_TMR_PTV_0_EN_SHIFT)
#define TIMER_TMR9_TMR_PTV_0_EN_RANGE                   31:31
#define TIMER_TMR9_TMR_PTV_0_EN_WOFFSET                 0x0
#define TIMER_TMR9_TMR_PTV_0_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PTV_0_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TIMER_TMR9_TMR_PTV_0_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PTV_0_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PTV_0_EN_DISABLE                 _MK_ENUM_CONST(0)
#define TIMER_TMR9_TMR_PTV_0_EN_ENABLE                  _MK_ENUM_CONST(1)

#define TIMER_TMR9_TMR_PTV_0_PER_SHIFT                  _MK_SHIFT_CONST(30)
#define TIMER_TMR9_TMR_PTV_0_PER_FIELD                  _MK_FIELD_CONST(0x1, TIMER_TMR9_TMR_PTV_0_PER_SHIFT)
#define TIMER_TMR9_TMR_PTV_0_PER_RANGE                  30:30
#define TIMER_TMR9_TMR_PTV_0_PER_WOFFSET                        0x0
#define TIMER_TMR9_TMR_PTV_0_PER_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PTV_0_PER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TIMER_TMR9_TMR_PTV_0_PER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PTV_0_PER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PTV_0_PER_DISABLE                        _MK_ENUM_CONST(0)
#define TIMER_TMR9_TMR_PTV_0_PER_ENABLE                 _MK_ENUM_CONST(1)

#define TIMER_TMR9_TMR_PTV_0_TMR_PTV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR9_TMR_PTV_0_TMR_PTV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR9_TMR_PTV_0_TMR_PTV_SHIFT)
#define TIMER_TMR9_TMR_PTV_0_TMR_PTV_RANGE                      28:0
#define TIMER_TMR9_TMR_PTV_0_TMR_PTV_WOFFSET                    0x0
#define TIMER_TMR9_TMR_PTV_0_TMR_PTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PTV_0_TMR_PTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR9_TMR_PTV_0_TMR_PTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PTV_0_TMR_PTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR9_TMR_PCR_0
#define TIMER_TMR9_TMR_PCR_0                    _MK_ADDR_CONST(0x84)
#define TIMER_TMR9_TMR_PCR_0_SECURE                     0x0
#define TIMER_TMR9_TMR_PCR_0_WORD_COUNT                         0x1
#define TIMER_TMR9_TMR_PCR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PCR_0_RESET_MASK                         _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR9_TMR_PCR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PCR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PCR_0_READ_MASK                  _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR9_TMR_PCR_0_WRITE_MASK                         _MK_MASK_CONST(0x40000000)
#define TIMER_TMR9_TMR_PCR_0_INTR_CLR_SHIFT                     _MK_SHIFT_CONST(30)
#define TIMER_TMR9_TMR_PCR_0_INTR_CLR_FIELD                     _MK_FIELD_CONST(0x1, TIMER_TMR9_TMR_PCR_0_INTR_CLR_SHIFT)
#define TIMER_TMR9_TMR_PCR_0_INTR_CLR_RANGE                     30:30
#define TIMER_TMR9_TMR_PCR_0_INTR_CLR_WOFFSET                   0x0
#define TIMER_TMR9_TMR_PCR_0_INTR_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PCR_0_INTR_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_TMR9_TMR_PCR_0_INTR_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PCR_0_INTR_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_TMR9_TMR_PCR_0_TMR_PCV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR9_TMR_PCR_0_TMR_PCV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR9_TMR_PCR_0_TMR_PCV_SHIFT)
#define TIMER_TMR9_TMR_PCR_0_TMR_PCV_RANGE                      28:0
#define TIMER_TMR9_TMR_PCR_0_TMR_PCV_WOFFSET                    0x0
#define TIMER_TMR9_TMR_PCR_0_TMR_PCV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PCR_0_TMR_PCV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR9_TMR_PCR_0_TMR_PCV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR9_TMR_PCR_0_TMR_PCV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR0_TMR_PTV_0
#define TIMER_TMR0_TMR_PTV_0                    _MK_ADDR_CONST(0x88)
#define TIMER_TMR0_TMR_PTV_0_SECURE                     0x0
#define TIMER_TMR0_TMR_PTV_0_WORD_COUNT                         0x1
#define TIMER_TMR0_TMR_PTV_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PTV_0_RESET_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR0_TMR_PTV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PTV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PTV_0_READ_MASK                  _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR0_TMR_PTV_0_WRITE_MASK                         _MK_MASK_CONST(0xdfffffff)
#define TIMER_TMR0_TMR_PTV_0_EN_SHIFT                   _MK_SHIFT_CONST(31)
#define TIMER_TMR0_TMR_PTV_0_EN_FIELD                   _MK_FIELD_CONST(0x1, TIMER_TMR0_TMR_PTV_0_EN_SHIFT)
#define TIMER_TMR0_TMR_PTV_0_EN_RANGE                   31:31
#define TIMER_TMR0_TMR_PTV_0_EN_WOFFSET                 0x0
#define TIMER_TMR0_TMR_PTV_0_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PTV_0_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TIMER_TMR0_TMR_PTV_0_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PTV_0_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PTV_0_EN_DISABLE                 _MK_ENUM_CONST(0)
#define TIMER_TMR0_TMR_PTV_0_EN_ENABLE                  _MK_ENUM_CONST(1)

#define TIMER_TMR0_TMR_PTV_0_PER_SHIFT                  _MK_SHIFT_CONST(30)
#define TIMER_TMR0_TMR_PTV_0_PER_FIELD                  _MK_FIELD_CONST(0x1, TIMER_TMR0_TMR_PTV_0_PER_SHIFT)
#define TIMER_TMR0_TMR_PTV_0_PER_RANGE                  30:30
#define TIMER_TMR0_TMR_PTV_0_PER_WOFFSET                        0x0
#define TIMER_TMR0_TMR_PTV_0_PER_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PTV_0_PER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TIMER_TMR0_TMR_PTV_0_PER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PTV_0_PER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PTV_0_PER_DISABLE                        _MK_ENUM_CONST(0)
#define TIMER_TMR0_TMR_PTV_0_PER_ENABLE                 _MK_ENUM_CONST(1)

#define TIMER_TMR0_TMR_PTV_0_TMR_PTV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR0_TMR_PTV_0_TMR_PTV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR0_TMR_PTV_0_TMR_PTV_SHIFT)
#define TIMER_TMR0_TMR_PTV_0_TMR_PTV_RANGE                      28:0
#define TIMER_TMR0_TMR_PTV_0_TMR_PTV_WOFFSET                    0x0
#define TIMER_TMR0_TMR_PTV_0_TMR_PTV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PTV_0_TMR_PTV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR0_TMR_PTV_0_TMR_PTV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PTV_0_TMR_PTV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_TMR0_TMR_PCR_0
#define TIMER_TMR0_TMR_PCR_0                    _MK_ADDR_CONST(0x8c)
#define TIMER_TMR0_TMR_PCR_0_SECURE                     0x0
#define TIMER_TMR0_TMR_PCR_0_WORD_COUNT                         0x1
#define TIMER_TMR0_TMR_PCR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PCR_0_RESET_MASK                         _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR0_TMR_PCR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PCR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PCR_0_READ_MASK                  _MK_MASK_CONST(0x5fffffff)
#define TIMER_TMR0_TMR_PCR_0_WRITE_MASK                         _MK_MASK_CONST(0x40000000)
#define TIMER_TMR0_TMR_PCR_0_INTR_CLR_SHIFT                     _MK_SHIFT_CONST(30)
#define TIMER_TMR0_TMR_PCR_0_INTR_CLR_FIELD                     _MK_FIELD_CONST(0x1, TIMER_TMR0_TMR_PCR_0_INTR_CLR_SHIFT)
#define TIMER_TMR0_TMR_PCR_0_INTR_CLR_RANGE                     30:30
#define TIMER_TMR0_TMR_PCR_0_INTR_CLR_WOFFSET                   0x0
#define TIMER_TMR0_TMR_PCR_0_INTR_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PCR_0_INTR_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_TMR0_TMR_PCR_0_INTR_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PCR_0_INTR_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_TMR0_TMR_PCR_0_TMR_PCV_SHIFT                      _MK_SHIFT_CONST(0)
#define TIMER_TMR0_TMR_PCR_0_TMR_PCV_FIELD                      _MK_FIELD_CONST(0x1fffffff, TIMER_TMR0_TMR_PCR_0_TMR_PCV_SHIFT)
#define TIMER_TMR0_TMR_PCR_0_TMR_PCV_RANGE                      28:0
#define TIMER_TMR0_TMR_PCR_0_TMR_PCV_WOFFSET                    0x0
#define TIMER_TMR0_TMR_PCR_0_TMR_PCV_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PCR_0_TMR_PCV_DEFAULT_MASK                       _MK_MASK_CONST(0x1fffffff)
#define TIMER_TMR0_TMR_PCR_0_TMR_PCV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_TMR0_TMR_PCR_0_TMR_PCV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TIMER_WDT0_CONFIG_0
#define TIMER_WDT0_CONFIG_0                     _MK_ADDR_CONST(0x100)
#define TIMER_WDT0_CONFIG_0_SECURE                      0x0
#define TIMER_WDT0_CONFIG_0_WORD_COUNT                  0x1
#define TIMER_WDT0_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT0_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT0_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT0_CONFIG_0_TimerSource_SHIFT                   _MK_SHIFT_CONST(0)
#define TIMER_WDT0_CONFIG_0_TimerSource_FIELD                   _MK_FIELD_CONST(0xf, TIMER_WDT0_CONFIG_0_TimerSource_SHIFT)
#define TIMER_WDT0_CONFIG_0_TimerSource_RANGE                   3:0
#define TIMER_WDT0_CONFIG_0_TimerSource_WOFFSET                 0x0
#define TIMER_WDT0_CONFIG_0_TimerSource_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_TimerSource_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define TIMER_WDT0_CONFIG_0_TimerSource_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_TimerSource_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_TimerSource_TMR0                    _MK_ENUM_CONST(0)
#define TIMER_WDT0_CONFIG_0_TimerSource_TMR1                    _MK_ENUM_CONST(1)
#define TIMER_WDT0_CONFIG_0_TimerSource_TMR2                    _MK_ENUM_CONST(2)
#define TIMER_WDT0_CONFIG_0_TimerSource_TMR3                    _MK_ENUM_CONST(3)
#define TIMER_WDT0_CONFIG_0_TimerSource_TMR4                    _MK_ENUM_CONST(4)
#define TIMER_WDT0_CONFIG_0_TimerSource_TMR5                    _MK_ENUM_CONST(5)
#define TIMER_WDT0_CONFIG_0_TimerSource_TMR6                    _MK_ENUM_CONST(6)
#define TIMER_WDT0_CONFIG_0_TimerSource_TMR7                    _MK_ENUM_CONST(7)
#define TIMER_WDT0_CONFIG_0_TimerSource_TMR8                    _MK_ENUM_CONST(8)
#define TIMER_WDT0_CONFIG_0_TimerSource_TMR9                    _MK_ENUM_CONST(9)

#define TIMER_WDT0_CONFIG_0_Period_SHIFT                        _MK_SHIFT_CONST(4)
#define TIMER_WDT0_CONFIG_0_Period_FIELD                        _MK_FIELD_CONST(0xff, TIMER_WDT0_CONFIG_0_Period_SHIFT)
#define TIMER_WDT0_CONFIG_0_Period_RANGE                        11:4
#define TIMER_WDT0_CONFIG_0_Period_WOFFSET                      0x0
#define TIMER_WDT0_CONFIG_0_Period_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_Period_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TIMER_WDT0_CONFIG_0_Period_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_Period_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define TIMER_WDT0_CONFIG_0_InterruptEnable_SHIFT                       _MK_SHIFT_CONST(12)
#define TIMER_WDT0_CONFIG_0_InterruptEnable_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT0_CONFIG_0_InterruptEnable_SHIFT)
#define TIMER_WDT0_CONFIG_0_InterruptEnable_RANGE                       12:12
#define TIMER_WDT0_CONFIG_0_InterruptEnable_WOFFSET                     0x0
#define TIMER_WDT0_CONFIG_0_InterruptEnable_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_InterruptEnable_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT0_CONFIG_0_InterruptEnable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_InterruptEnable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_InterruptEnable_DISABLE                     _MK_ENUM_CONST(0)
#define TIMER_WDT0_CONFIG_0_InterruptEnable_ENABLE                      _MK_ENUM_CONST(1)

#define TIMER_WDT0_CONFIG_0_FIQEnable_SHIFT                     _MK_SHIFT_CONST(13)
#define TIMER_WDT0_CONFIG_0_FIQEnable_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT0_CONFIG_0_FIQEnable_SHIFT)
#define TIMER_WDT0_CONFIG_0_FIQEnable_RANGE                     13:13
#define TIMER_WDT0_CONFIG_0_FIQEnable_WOFFSET                   0x0
#define TIMER_WDT0_CONFIG_0_FIQEnable_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_FIQEnable_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT0_CONFIG_0_FIQEnable_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_FIQEnable_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_FIQEnable_DISABLE                   _MK_ENUM_CONST(0)
#define TIMER_WDT0_CONFIG_0_FIQEnable_ENABLE                    _MK_ENUM_CONST(1)

#define TIMER_WDT0_CONFIG_0_SystemResetEnable_SHIFT                     _MK_SHIFT_CONST(14)
#define TIMER_WDT0_CONFIG_0_SystemResetEnable_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT0_CONFIG_0_SystemResetEnable_SHIFT)
#define TIMER_WDT0_CONFIG_0_SystemResetEnable_RANGE                     14:14
#define TIMER_WDT0_CONFIG_0_SystemResetEnable_WOFFSET                   0x0
#define TIMER_WDT0_CONFIG_0_SystemResetEnable_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_SystemResetEnable_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT0_CONFIG_0_SystemResetEnable_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_SystemResetEnable_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_SystemResetEnable_DISABLE                   _MK_ENUM_CONST(0)
#define TIMER_WDT0_CONFIG_0_SystemResetEnable_ENABLE                    _MK_ENUM_CONST(1)

#define TIMER_WDT0_CONFIG_0_Pmc2CarResetEn_SHIFT                        _MK_SHIFT_CONST(15)
#define TIMER_WDT0_CONFIG_0_Pmc2CarResetEn_FIELD                        _MK_FIELD_CONST(0x1, TIMER_WDT0_CONFIG_0_Pmc2CarResetEn_SHIFT)
#define TIMER_WDT0_CONFIG_0_Pmc2CarResetEn_RANGE                        15:15
#define TIMER_WDT0_CONFIG_0_Pmc2CarResetEn_WOFFSET                      0x0
#define TIMER_WDT0_CONFIG_0_Pmc2CarResetEn_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_Pmc2CarResetEn_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TIMER_WDT0_CONFIG_0_Pmc2CarResetEn_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_Pmc2CarResetEn_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_Pmc2CarResetEn_DISABLE                      _MK_ENUM_CONST(0)
#define TIMER_WDT0_CONFIG_0_Pmc2CarResetEn_ENABLE                       _MK_ENUM_CONST(1)

#define TIMER_WDT0_CONFIG_0_CoreResetBitmapEn_SHIFT                     _MK_SHIFT_CONST(16)
#define TIMER_WDT0_CONFIG_0_CoreResetBitmapEn_FIELD                     _MK_FIELD_CONST(0x1f, TIMER_WDT0_CONFIG_0_CoreResetBitmapEn_SHIFT)
#define TIMER_WDT0_CONFIG_0_CoreResetBitmapEn_RANGE                     20:16
#define TIMER_WDT0_CONFIG_0_CoreResetBitmapEn_WOFFSET                   0x0
#define TIMER_WDT0_CONFIG_0_CoreResetBitmapEn_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_CoreResetBitmapEn_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define TIMER_WDT0_CONFIG_0_CoreResetBitmapEn_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT0_CONFIG_0_CoreResetBitmapEn_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TIMER_WDT0_STATUS_0
#define TIMER_WDT0_STATUS_0                     _MK_ADDR_CONST(0x104)
#define TIMER_WDT0_STATUS_0_SECURE                      0x0
#define TIMER_WDT0_STATUS_0_WORD_COUNT                  0x1
#define TIMER_WDT0_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x3ff7)
#define TIMER_WDT0_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3ff7)
#define TIMER_WDT0_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_Enabled_SHIFT                       _MK_SHIFT_CONST(0)
#define TIMER_WDT0_STATUS_0_Enabled_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT0_STATUS_0_Enabled_SHIFT)
#define TIMER_WDT0_STATUS_0_Enabled_RANGE                       0:0
#define TIMER_WDT0_STATUS_0_Enabled_WOFFSET                     0x0
#define TIMER_WDT0_STATUS_0_Enabled_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_Enabled_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT0_STATUS_0_Enabled_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_Enabled_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TIMER_WDT0_STATUS_0_InterruptStatus_SHIFT                       _MK_SHIFT_CONST(1)
#define TIMER_WDT0_STATUS_0_InterruptStatus_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT0_STATUS_0_InterruptStatus_SHIFT)
#define TIMER_WDT0_STATUS_0_InterruptStatus_RANGE                       1:1
#define TIMER_WDT0_STATUS_0_InterruptStatus_WOFFSET                     0x0
#define TIMER_WDT0_STATUS_0_InterruptStatus_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_InterruptStatus_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT0_STATUS_0_InterruptStatus_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_InterruptStatus_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TIMER_WDT0_STATUS_0_FiqStatus_SHIFT                     _MK_SHIFT_CONST(2)
#define TIMER_WDT0_STATUS_0_FiqStatus_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT0_STATUS_0_FiqStatus_SHIFT)
#define TIMER_WDT0_STATUS_0_FiqStatus_RANGE                     2:2
#define TIMER_WDT0_STATUS_0_FiqStatus_WOFFSET                   0x0
#define TIMER_WDT0_STATUS_0_FiqStatus_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_FiqStatus_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT0_STATUS_0_FiqStatus_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_FiqStatus_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_WDT0_STATUS_0_CurrentCount_SHIFT                  _MK_SHIFT_CONST(4)
#define TIMER_WDT0_STATUS_0_CurrentCount_FIELD                  _MK_FIELD_CONST(0xff, TIMER_WDT0_STATUS_0_CurrentCount_SHIFT)
#define TIMER_WDT0_STATUS_0_CurrentCount_RANGE                  11:4
#define TIMER_WDT0_STATUS_0_CurrentCount_WOFFSET                        0x0
#define TIMER_WDT0_STATUS_0_CurrentCount_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_CurrentCount_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define TIMER_WDT0_STATUS_0_CurrentCount_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_CurrentCount_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TIMER_WDT0_STATUS_0_CurrentExpirationCount_SHIFT                        _MK_SHIFT_CONST(12)
#define TIMER_WDT0_STATUS_0_CurrentExpirationCount_FIELD                        _MK_FIELD_CONST(0x3, TIMER_WDT0_STATUS_0_CurrentExpirationCount_SHIFT)
#define TIMER_WDT0_STATUS_0_CurrentExpirationCount_RANGE                        13:12
#define TIMER_WDT0_STATUS_0_CurrentExpirationCount_WOFFSET                      0x0
#define TIMER_WDT0_STATUS_0_CurrentExpirationCount_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_CurrentExpirationCount_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TIMER_WDT0_STATUS_0_CurrentExpirationCount_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_STATUS_0_CurrentExpirationCount_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TIMER_WDT0_COMMAND_0
#define TIMER_WDT0_COMMAND_0                    _MK_ADDR_CONST(0x108)
#define TIMER_WDT0_COMMAND_0_SECURE                     0x0
#define TIMER_WDT0_COMMAND_0_WORD_COUNT                         0x1
#define TIMER_WDT0_COMMAND_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_WDT0_COMMAND_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define TIMER_WDT0_COMMAND_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_WDT0_COMMAND_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_WDT0_COMMAND_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define TIMER_WDT0_COMMAND_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define TIMER_WDT0_COMMAND_0_StartCounter_SHIFT                 _MK_SHIFT_CONST(0)
#define TIMER_WDT0_COMMAND_0_StartCounter_FIELD                 _MK_FIELD_CONST(0x1, TIMER_WDT0_COMMAND_0_StartCounter_SHIFT)
#define TIMER_WDT0_COMMAND_0_StartCounter_RANGE                 0:0
#define TIMER_WDT0_COMMAND_0_StartCounter_WOFFSET                       0x0
#define TIMER_WDT0_COMMAND_0_StartCounter_DEFAULT                       _MK_MASK_CONST(0x0)
#define TIMER_WDT0_COMMAND_0_StartCounter_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TIMER_WDT0_COMMAND_0_StartCounter_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_WDT0_COMMAND_0_StartCounter_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define TIMER_WDT0_COMMAND_0_DisableCounter_SHIFT                       _MK_SHIFT_CONST(1)
#define TIMER_WDT0_COMMAND_0_DisableCounter_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT0_COMMAND_0_DisableCounter_SHIFT)
#define TIMER_WDT0_COMMAND_0_DisableCounter_RANGE                       1:1
#define TIMER_WDT0_COMMAND_0_DisableCounter_WOFFSET                     0x0
#define TIMER_WDT0_COMMAND_0_DisableCounter_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT0_COMMAND_0_DisableCounter_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT0_COMMAND_0_DisableCounter_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT0_COMMAND_0_DisableCounter_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TIMER_WDT0_UNLOCK_PATTERN_0
#define TIMER_WDT0_UNLOCK_PATTERN_0                     _MK_ADDR_CONST(0x10c)
#define TIMER_WDT0_UNLOCK_PATTERN_0_SECURE                      0x0
#define TIMER_WDT0_UNLOCK_PATTERN_0_WORD_COUNT                  0x1
#define TIMER_WDT0_UNLOCK_PATTERN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT0_UNLOCK_PATTERN_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT0_UNLOCK_PATTERN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT0_UNLOCK_PATTERN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT0_UNLOCK_PATTERN_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define TIMER_WDT0_UNLOCK_PATTERN_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT0_UNLOCK_PATTERN_0_UnlockPattern_SHIFT                 _MK_SHIFT_CONST(0)
#define TIMER_WDT0_UNLOCK_PATTERN_0_UnlockPattern_FIELD                 _MK_FIELD_CONST(0xffff, TIMER_WDT0_UNLOCK_PATTERN_0_UnlockPattern_SHIFT)
#define TIMER_WDT0_UNLOCK_PATTERN_0_UnlockPattern_RANGE                 15:0
#define TIMER_WDT0_UNLOCK_PATTERN_0_UnlockPattern_WOFFSET                       0x0
#define TIMER_WDT0_UNLOCK_PATTERN_0_UnlockPattern_DEFAULT                       _MK_MASK_CONST(0x0)
#define TIMER_WDT0_UNLOCK_PATTERN_0_UnlockPattern_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT0_UNLOCK_PATTERN_0_UnlockPattern_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_WDT0_UNLOCK_PATTERN_0_UnlockPattern_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TIMER_WDT1_CONFIG_0
#define TIMER_WDT1_CONFIG_0                     _MK_ADDR_CONST(0x120)
#define TIMER_WDT1_CONFIG_0_SECURE                      0x0
#define TIMER_WDT1_CONFIG_0_WORD_COUNT                  0x1
#define TIMER_WDT1_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT1_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT1_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT1_CONFIG_0_TimerSource_SHIFT                   _MK_SHIFT_CONST(0)
#define TIMER_WDT1_CONFIG_0_TimerSource_FIELD                   _MK_FIELD_CONST(0xf, TIMER_WDT1_CONFIG_0_TimerSource_SHIFT)
#define TIMER_WDT1_CONFIG_0_TimerSource_RANGE                   3:0
#define TIMER_WDT1_CONFIG_0_TimerSource_WOFFSET                 0x0
#define TIMER_WDT1_CONFIG_0_TimerSource_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_TimerSource_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define TIMER_WDT1_CONFIG_0_TimerSource_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_TimerSource_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_TimerSource_TMR0                    _MK_ENUM_CONST(0)
#define TIMER_WDT1_CONFIG_0_TimerSource_TMR1                    _MK_ENUM_CONST(1)
#define TIMER_WDT1_CONFIG_0_TimerSource_TMR2                    _MK_ENUM_CONST(2)
#define TIMER_WDT1_CONFIG_0_TimerSource_TMR3                    _MK_ENUM_CONST(3)
#define TIMER_WDT1_CONFIG_0_TimerSource_TMR4                    _MK_ENUM_CONST(4)
#define TIMER_WDT1_CONFIG_0_TimerSource_TMR5                    _MK_ENUM_CONST(5)
#define TIMER_WDT1_CONFIG_0_TimerSource_TMR6                    _MK_ENUM_CONST(6)
#define TIMER_WDT1_CONFIG_0_TimerSource_TMR7                    _MK_ENUM_CONST(7)
#define TIMER_WDT1_CONFIG_0_TimerSource_TMR8                    _MK_ENUM_CONST(8)
#define TIMER_WDT1_CONFIG_0_TimerSource_TMR9                    _MK_ENUM_CONST(9)

#define TIMER_WDT1_CONFIG_0_Period_SHIFT                        _MK_SHIFT_CONST(4)
#define TIMER_WDT1_CONFIG_0_Period_FIELD                        _MK_FIELD_CONST(0xff, TIMER_WDT1_CONFIG_0_Period_SHIFT)
#define TIMER_WDT1_CONFIG_0_Period_RANGE                        11:4
#define TIMER_WDT1_CONFIG_0_Period_WOFFSET                      0x0
#define TIMER_WDT1_CONFIG_0_Period_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_Period_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TIMER_WDT1_CONFIG_0_Period_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_Period_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define TIMER_WDT1_CONFIG_0_InterruptEnable_SHIFT                       _MK_SHIFT_CONST(12)
#define TIMER_WDT1_CONFIG_0_InterruptEnable_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT1_CONFIG_0_InterruptEnable_SHIFT)
#define TIMER_WDT1_CONFIG_0_InterruptEnable_RANGE                       12:12
#define TIMER_WDT1_CONFIG_0_InterruptEnable_WOFFSET                     0x0
#define TIMER_WDT1_CONFIG_0_InterruptEnable_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_InterruptEnable_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT1_CONFIG_0_InterruptEnable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_InterruptEnable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_InterruptEnable_DISABLE                     _MK_ENUM_CONST(0)
#define TIMER_WDT1_CONFIG_0_InterruptEnable_ENABLE                      _MK_ENUM_CONST(1)

#define TIMER_WDT1_CONFIG_0_FIQEnable_SHIFT                     _MK_SHIFT_CONST(13)
#define TIMER_WDT1_CONFIG_0_FIQEnable_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT1_CONFIG_0_FIQEnable_SHIFT)
#define TIMER_WDT1_CONFIG_0_FIQEnable_RANGE                     13:13
#define TIMER_WDT1_CONFIG_0_FIQEnable_WOFFSET                   0x0
#define TIMER_WDT1_CONFIG_0_FIQEnable_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_FIQEnable_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT1_CONFIG_0_FIQEnable_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_FIQEnable_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_FIQEnable_DISABLE                   _MK_ENUM_CONST(0)
#define TIMER_WDT1_CONFIG_0_FIQEnable_ENABLE                    _MK_ENUM_CONST(1)

#define TIMER_WDT1_CONFIG_0_SystemResetEnable_SHIFT                     _MK_SHIFT_CONST(14)
#define TIMER_WDT1_CONFIG_0_SystemResetEnable_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT1_CONFIG_0_SystemResetEnable_SHIFT)
#define TIMER_WDT1_CONFIG_0_SystemResetEnable_RANGE                     14:14
#define TIMER_WDT1_CONFIG_0_SystemResetEnable_WOFFSET                   0x0
#define TIMER_WDT1_CONFIG_0_SystemResetEnable_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_SystemResetEnable_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT1_CONFIG_0_SystemResetEnable_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_SystemResetEnable_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_SystemResetEnable_DISABLE                   _MK_ENUM_CONST(0)
#define TIMER_WDT1_CONFIG_0_SystemResetEnable_ENABLE                    _MK_ENUM_CONST(1)

#define TIMER_WDT1_CONFIG_0_Pmc2CarResetEn_SHIFT                        _MK_SHIFT_CONST(15)
#define TIMER_WDT1_CONFIG_0_Pmc2CarResetEn_FIELD                        _MK_FIELD_CONST(0x1, TIMER_WDT1_CONFIG_0_Pmc2CarResetEn_SHIFT)
#define TIMER_WDT1_CONFIG_0_Pmc2CarResetEn_RANGE                        15:15
#define TIMER_WDT1_CONFIG_0_Pmc2CarResetEn_WOFFSET                      0x0
#define TIMER_WDT1_CONFIG_0_Pmc2CarResetEn_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_Pmc2CarResetEn_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TIMER_WDT1_CONFIG_0_Pmc2CarResetEn_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_Pmc2CarResetEn_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_Pmc2CarResetEn_DISABLE                      _MK_ENUM_CONST(0)
#define TIMER_WDT1_CONFIG_0_Pmc2CarResetEn_ENABLE                       _MK_ENUM_CONST(1)

#define TIMER_WDT1_CONFIG_0_CoreResetBitmapEn_SHIFT                     _MK_SHIFT_CONST(16)
#define TIMER_WDT1_CONFIG_0_CoreResetBitmapEn_FIELD                     _MK_FIELD_CONST(0x1f, TIMER_WDT1_CONFIG_0_CoreResetBitmapEn_SHIFT)
#define TIMER_WDT1_CONFIG_0_CoreResetBitmapEn_RANGE                     20:16
#define TIMER_WDT1_CONFIG_0_CoreResetBitmapEn_WOFFSET                   0x0
#define TIMER_WDT1_CONFIG_0_CoreResetBitmapEn_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_CoreResetBitmapEn_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define TIMER_WDT1_CONFIG_0_CoreResetBitmapEn_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT1_CONFIG_0_CoreResetBitmapEn_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TIMER_WDT1_STATUS_0
#define TIMER_WDT1_STATUS_0                     _MK_ADDR_CONST(0x124)
#define TIMER_WDT1_STATUS_0_SECURE                      0x0
#define TIMER_WDT1_STATUS_0_WORD_COUNT                  0x1
#define TIMER_WDT1_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x3ff7)
#define TIMER_WDT1_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3ff7)
#define TIMER_WDT1_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_Enabled_SHIFT                       _MK_SHIFT_CONST(0)
#define TIMER_WDT1_STATUS_0_Enabled_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT1_STATUS_0_Enabled_SHIFT)
#define TIMER_WDT1_STATUS_0_Enabled_RANGE                       0:0
#define TIMER_WDT1_STATUS_0_Enabled_WOFFSET                     0x0
#define TIMER_WDT1_STATUS_0_Enabled_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_Enabled_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT1_STATUS_0_Enabled_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_Enabled_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TIMER_WDT1_STATUS_0_InterruptStatus_SHIFT                       _MK_SHIFT_CONST(1)
#define TIMER_WDT1_STATUS_0_InterruptStatus_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT1_STATUS_0_InterruptStatus_SHIFT)
#define TIMER_WDT1_STATUS_0_InterruptStatus_RANGE                       1:1
#define TIMER_WDT1_STATUS_0_InterruptStatus_WOFFSET                     0x0
#define TIMER_WDT1_STATUS_0_InterruptStatus_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_InterruptStatus_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT1_STATUS_0_InterruptStatus_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_InterruptStatus_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TIMER_WDT1_STATUS_0_FiqStatus_SHIFT                     _MK_SHIFT_CONST(2)
#define TIMER_WDT1_STATUS_0_FiqStatus_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT1_STATUS_0_FiqStatus_SHIFT)
#define TIMER_WDT1_STATUS_0_FiqStatus_RANGE                     2:2
#define TIMER_WDT1_STATUS_0_FiqStatus_WOFFSET                   0x0
#define TIMER_WDT1_STATUS_0_FiqStatus_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_FiqStatus_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT1_STATUS_0_FiqStatus_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_FiqStatus_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_WDT1_STATUS_0_CurrentCount_SHIFT                  _MK_SHIFT_CONST(4)
#define TIMER_WDT1_STATUS_0_CurrentCount_FIELD                  _MK_FIELD_CONST(0xff, TIMER_WDT1_STATUS_0_CurrentCount_SHIFT)
#define TIMER_WDT1_STATUS_0_CurrentCount_RANGE                  11:4
#define TIMER_WDT1_STATUS_0_CurrentCount_WOFFSET                        0x0
#define TIMER_WDT1_STATUS_0_CurrentCount_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_CurrentCount_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define TIMER_WDT1_STATUS_0_CurrentCount_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_CurrentCount_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TIMER_WDT1_STATUS_0_CurrentExpirationCount_SHIFT                        _MK_SHIFT_CONST(12)
#define TIMER_WDT1_STATUS_0_CurrentExpirationCount_FIELD                        _MK_FIELD_CONST(0x3, TIMER_WDT1_STATUS_0_CurrentExpirationCount_SHIFT)
#define TIMER_WDT1_STATUS_0_CurrentExpirationCount_RANGE                        13:12
#define TIMER_WDT1_STATUS_0_CurrentExpirationCount_WOFFSET                      0x0
#define TIMER_WDT1_STATUS_0_CurrentExpirationCount_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_CurrentExpirationCount_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TIMER_WDT1_STATUS_0_CurrentExpirationCount_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_STATUS_0_CurrentExpirationCount_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TIMER_WDT1_COMMAND_0
#define TIMER_WDT1_COMMAND_0                    _MK_ADDR_CONST(0x128)
#define TIMER_WDT1_COMMAND_0_SECURE                     0x0
#define TIMER_WDT1_COMMAND_0_WORD_COUNT                         0x1
#define TIMER_WDT1_COMMAND_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_WDT1_COMMAND_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define TIMER_WDT1_COMMAND_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_WDT1_COMMAND_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_WDT1_COMMAND_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define TIMER_WDT1_COMMAND_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define TIMER_WDT1_COMMAND_0_StartCounter_SHIFT                 _MK_SHIFT_CONST(0)
#define TIMER_WDT1_COMMAND_0_StartCounter_FIELD                 _MK_FIELD_CONST(0x1, TIMER_WDT1_COMMAND_0_StartCounter_SHIFT)
#define TIMER_WDT1_COMMAND_0_StartCounter_RANGE                 0:0
#define TIMER_WDT1_COMMAND_0_StartCounter_WOFFSET                       0x0
#define TIMER_WDT1_COMMAND_0_StartCounter_DEFAULT                       _MK_MASK_CONST(0x0)
#define TIMER_WDT1_COMMAND_0_StartCounter_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TIMER_WDT1_COMMAND_0_StartCounter_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_WDT1_COMMAND_0_StartCounter_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define TIMER_WDT1_COMMAND_0_DisableCounter_SHIFT                       _MK_SHIFT_CONST(1)
#define TIMER_WDT1_COMMAND_0_DisableCounter_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT1_COMMAND_0_DisableCounter_SHIFT)
#define TIMER_WDT1_COMMAND_0_DisableCounter_RANGE                       1:1
#define TIMER_WDT1_COMMAND_0_DisableCounter_WOFFSET                     0x0
#define TIMER_WDT1_COMMAND_0_DisableCounter_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT1_COMMAND_0_DisableCounter_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT1_COMMAND_0_DisableCounter_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT1_COMMAND_0_DisableCounter_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TIMER_WDT1_UNLOCK_PATTERN_0
#define TIMER_WDT1_UNLOCK_PATTERN_0                     _MK_ADDR_CONST(0x12c)
#define TIMER_WDT1_UNLOCK_PATTERN_0_SECURE                      0x0
#define TIMER_WDT1_UNLOCK_PATTERN_0_WORD_COUNT                  0x1
#define TIMER_WDT1_UNLOCK_PATTERN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT1_UNLOCK_PATTERN_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT1_UNLOCK_PATTERN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT1_UNLOCK_PATTERN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT1_UNLOCK_PATTERN_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define TIMER_WDT1_UNLOCK_PATTERN_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT1_UNLOCK_PATTERN_0_UnlockPattern_SHIFT                 _MK_SHIFT_CONST(0)
#define TIMER_WDT1_UNLOCK_PATTERN_0_UnlockPattern_FIELD                 _MK_FIELD_CONST(0xffff, TIMER_WDT1_UNLOCK_PATTERN_0_UnlockPattern_SHIFT)
#define TIMER_WDT1_UNLOCK_PATTERN_0_UnlockPattern_RANGE                 15:0
#define TIMER_WDT1_UNLOCK_PATTERN_0_UnlockPattern_WOFFSET                       0x0
#define TIMER_WDT1_UNLOCK_PATTERN_0_UnlockPattern_DEFAULT                       _MK_MASK_CONST(0x0)
#define TIMER_WDT1_UNLOCK_PATTERN_0_UnlockPattern_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT1_UNLOCK_PATTERN_0_UnlockPattern_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_WDT1_UNLOCK_PATTERN_0_UnlockPattern_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TIMER_WDT2_CONFIG_0
#define TIMER_WDT2_CONFIG_0                     _MK_ADDR_CONST(0x140)
#define TIMER_WDT2_CONFIG_0_SECURE                      0x0
#define TIMER_WDT2_CONFIG_0_WORD_COUNT                  0x1
#define TIMER_WDT2_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT2_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT2_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT2_CONFIG_0_TimerSource_SHIFT                   _MK_SHIFT_CONST(0)
#define TIMER_WDT2_CONFIG_0_TimerSource_FIELD                   _MK_FIELD_CONST(0xf, TIMER_WDT2_CONFIG_0_TimerSource_SHIFT)
#define TIMER_WDT2_CONFIG_0_TimerSource_RANGE                   3:0
#define TIMER_WDT2_CONFIG_0_TimerSource_WOFFSET                 0x0
#define TIMER_WDT2_CONFIG_0_TimerSource_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_TimerSource_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define TIMER_WDT2_CONFIG_0_TimerSource_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_TimerSource_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_TimerSource_TMR0                    _MK_ENUM_CONST(0)
#define TIMER_WDT2_CONFIG_0_TimerSource_TMR1                    _MK_ENUM_CONST(1)
#define TIMER_WDT2_CONFIG_0_TimerSource_TMR2                    _MK_ENUM_CONST(2)
#define TIMER_WDT2_CONFIG_0_TimerSource_TMR3                    _MK_ENUM_CONST(3)
#define TIMER_WDT2_CONFIG_0_TimerSource_TMR4                    _MK_ENUM_CONST(4)
#define TIMER_WDT2_CONFIG_0_TimerSource_TMR5                    _MK_ENUM_CONST(5)
#define TIMER_WDT2_CONFIG_0_TimerSource_TMR6                    _MK_ENUM_CONST(6)
#define TIMER_WDT2_CONFIG_0_TimerSource_TMR7                    _MK_ENUM_CONST(7)
#define TIMER_WDT2_CONFIG_0_TimerSource_TMR8                    _MK_ENUM_CONST(8)
#define TIMER_WDT2_CONFIG_0_TimerSource_TMR9                    _MK_ENUM_CONST(9)

#define TIMER_WDT2_CONFIG_0_Period_SHIFT                        _MK_SHIFT_CONST(4)
#define TIMER_WDT2_CONFIG_0_Period_FIELD                        _MK_FIELD_CONST(0xff, TIMER_WDT2_CONFIG_0_Period_SHIFT)
#define TIMER_WDT2_CONFIG_0_Period_RANGE                        11:4
#define TIMER_WDT2_CONFIG_0_Period_WOFFSET                      0x0
#define TIMER_WDT2_CONFIG_0_Period_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_Period_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TIMER_WDT2_CONFIG_0_Period_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_Period_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define TIMER_WDT2_CONFIG_0_InterruptEnable_SHIFT                       _MK_SHIFT_CONST(12)
#define TIMER_WDT2_CONFIG_0_InterruptEnable_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT2_CONFIG_0_InterruptEnable_SHIFT)
#define TIMER_WDT2_CONFIG_0_InterruptEnable_RANGE                       12:12
#define TIMER_WDT2_CONFIG_0_InterruptEnable_WOFFSET                     0x0
#define TIMER_WDT2_CONFIG_0_InterruptEnable_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_InterruptEnable_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT2_CONFIG_0_InterruptEnable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_InterruptEnable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_InterruptEnable_DISABLE                     _MK_ENUM_CONST(0)
#define TIMER_WDT2_CONFIG_0_InterruptEnable_ENABLE                      _MK_ENUM_CONST(1)

#define TIMER_WDT2_CONFIG_0_FIQEnable_SHIFT                     _MK_SHIFT_CONST(13)
#define TIMER_WDT2_CONFIG_0_FIQEnable_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT2_CONFIG_0_FIQEnable_SHIFT)
#define TIMER_WDT2_CONFIG_0_FIQEnable_RANGE                     13:13
#define TIMER_WDT2_CONFIG_0_FIQEnable_WOFFSET                   0x0
#define TIMER_WDT2_CONFIG_0_FIQEnable_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_FIQEnable_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT2_CONFIG_0_FIQEnable_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_FIQEnable_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_FIQEnable_DISABLE                   _MK_ENUM_CONST(0)
#define TIMER_WDT2_CONFIG_0_FIQEnable_ENABLE                    _MK_ENUM_CONST(1)

#define TIMER_WDT2_CONFIG_0_SystemResetEnable_SHIFT                     _MK_SHIFT_CONST(14)
#define TIMER_WDT2_CONFIG_0_SystemResetEnable_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT2_CONFIG_0_SystemResetEnable_SHIFT)
#define TIMER_WDT2_CONFIG_0_SystemResetEnable_RANGE                     14:14
#define TIMER_WDT2_CONFIG_0_SystemResetEnable_WOFFSET                   0x0
#define TIMER_WDT2_CONFIG_0_SystemResetEnable_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_SystemResetEnable_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT2_CONFIG_0_SystemResetEnable_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_SystemResetEnable_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_SystemResetEnable_DISABLE                   _MK_ENUM_CONST(0)
#define TIMER_WDT2_CONFIG_0_SystemResetEnable_ENABLE                    _MK_ENUM_CONST(1)

#define TIMER_WDT2_CONFIG_0_Pmc2CarResetEn_SHIFT                        _MK_SHIFT_CONST(15)
#define TIMER_WDT2_CONFIG_0_Pmc2CarResetEn_FIELD                        _MK_FIELD_CONST(0x1, TIMER_WDT2_CONFIG_0_Pmc2CarResetEn_SHIFT)
#define TIMER_WDT2_CONFIG_0_Pmc2CarResetEn_RANGE                        15:15
#define TIMER_WDT2_CONFIG_0_Pmc2CarResetEn_WOFFSET                      0x0
#define TIMER_WDT2_CONFIG_0_Pmc2CarResetEn_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_Pmc2CarResetEn_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TIMER_WDT2_CONFIG_0_Pmc2CarResetEn_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_Pmc2CarResetEn_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_Pmc2CarResetEn_DISABLE                      _MK_ENUM_CONST(0)
#define TIMER_WDT2_CONFIG_0_Pmc2CarResetEn_ENABLE                       _MK_ENUM_CONST(1)

#define TIMER_WDT2_CONFIG_0_CoreResetBitmapEn_SHIFT                     _MK_SHIFT_CONST(16)
#define TIMER_WDT2_CONFIG_0_CoreResetBitmapEn_FIELD                     _MK_FIELD_CONST(0x1f, TIMER_WDT2_CONFIG_0_CoreResetBitmapEn_SHIFT)
#define TIMER_WDT2_CONFIG_0_CoreResetBitmapEn_RANGE                     20:16
#define TIMER_WDT2_CONFIG_0_CoreResetBitmapEn_WOFFSET                   0x0
#define TIMER_WDT2_CONFIG_0_CoreResetBitmapEn_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_CoreResetBitmapEn_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define TIMER_WDT2_CONFIG_0_CoreResetBitmapEn_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT2_CONFIG_0_CoreResetBitmapEn_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TIMER_WDT2_STATUS_0
#define TIMER_WDT2_STATUS_0                     _MK_ADDR_CONST(0x144)
#define TIMER_WDT2_STATUS_0_SECURE                      0x0
#define TIMER_WDT2_STATUS_0_WORD_COUNT                  0x1
#define TIMER_WDT2_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x3ff7)
#define TIMER_WDT2_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3ff7)
#define TIMER_WDT2_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_Enabled_SHIFT                       _MK_SHIFT_CONST(0)
#define TIMER_WDT2_STATUS_0_Enabled_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT2_STATUS_0_Enabled_SHIFT)
#define TIMER_WDT2_STATUS_0_Enabled_RANGE                       0:0
#define TIMER_WDT2_STATUS_0_Enabled_WOFFSET                     0x0
#define TIMER_WDT2_STATUS_0_Enabled_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_Enabled_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT2_STATUS_0_Enabled_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_Enabled_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TIMER_WDT2_STATUS_0_InterruptStatus_SHIFT                       _MK_SHIFT_CONST(1)
#define TIMER_WDT2_STATUS_0_InterruptStatus_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT2_STATUS_0_InterruptStatus_SHIFT)
#define TIMER_WDT2_STATUS_0_InterruptStatus_RANGE                       1:1
#define TIMER_WDT2_STATUS_0_InterruptStatus_WOFFSET                     0x0
#define TIMER_WDT2_STATUS_0_InterruptStatus_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_InterruptStatus_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT2_STATUS_0_InterruptStatus_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_InterruptStatus_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TIMER_WDT2_STATUS_0_FiqStatus_SHIFT                     _MK_SHIFT_CONST(2)
#define TIMER_WDT2_STATUS_0_FiqStatus_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT2_STATUS_0_FiqStatus_SHIFT)
#define TIMER_WDT2_STATUS_0_FiqStatus_RANGE                     2:2
#define TIMER_WDT2_STATUS_0_FiqStatus_WOFFSET                   0x0
#define TIMER_WDT2_STATUS_0_FiqStatus_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_FiqStatus_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT2_STATUS_0_FiqStatus_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_FiqStatus_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_WDT2_STATUS_0_CurrentCount_SHIFT                  _MK_SHIFT_CONST(4)
#define TIMER_WDT2_STATUS_0_CurrentCount_FIELD                  _MK_FIELD_CONST(0xff, TIMER_WDT2_STATUS_0_CurrentCount_SHIFT)
#define TIMER_WDT2_STATUS_0_CurrentCount_RANGE                  11:4
#define TIMER_WDT2_STATUS_0_CurrentCount_WOFFSET                        0x0
#define TIMER_WDT2_STATUS_0_CurrentCount_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_CurrentCount_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define TIMER_WDT2_STATUS_0_CurrentCount_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_CurrentCount_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TIMER_WDT2_STATUS_0_CurrentExpirationCount_SHIFT                        _MK_SHIFT_CONST(12)
#define TIMER_WDT2_STATUS_0_CurrentExpirationCount_FIELD                        _MK_FIELD_CONST(0x3, TIMER_WDT2_STATUS_0_CurrentExpirationCount_SHIFT)
#define TIMER_WDT2_STATUS_0_CurrentExpirationCount_RANGE                        13:12
#define TIMER_WDT2_STATUS_0_CurrentExpirationCount_WOFFSET                      0x0
#define TIMER_WDT2_STATUS_0_CurrentExpirationCount_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_CurrentExpirationCount_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TIMER_WDT2_STATUS_0_CurrentExpirationCount_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_STATUS_0_CurrentExpirationCount_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TIMER_WDT2_COMMAND_0
#define TIMER_WDT2_COMMAND_0                    _MK_ADDR_CONST(0x148)
#define TIMER_WDT2_COMMAND_0_SECURE                     0x0
#define TIMER_WDT2_COMMAND_0_WORD_COUNT                         0x1
#define TIMER_WDT2_COMMAND_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_WDT2_COMMAND_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define TIMER_WDT2_COMMAND_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_WDT2_COMMAND_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_WDT2_COMMAND_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define TIMER_WDT2_COMMAND_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define TIMER_WDT2_COMMAND_0_StartCounter_SHIFT                 _MK_SHIFT_CONST(0)
#define TIMER_WDT2_COMMAND_0_StartCounter_FIELD                 _MK_FIELD_CONST(0x1, TIMER_WDT2_COMMAND_0_StartCounter_SHIFT)
#define TIMER_WDT2_COMMAND_0_StartCounter_RANGE                 0:0
#define TIMER_WDT2_COMMAND_0_StartCounter_WOFFSET                       0x0
#define TIMER_WDT2_COMMAND_0_StartCounter_DEFAULT                       _MK_MASK_CONST(0x0)
#define TIMER_WDT2_COMMAND_0_StartCounter_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TIMER_WDT2_COMMAND_0_StartCounter_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_WDT2_COMMAND_0_StartCounter_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define TIMER_WDT2_COMMAND_0_DisableCounter_SHIFT                       _MK_SHIFT_CONST(1)
#define TIMER_WDT2_COMMAND_0_DisableCounter_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT2_COMMAND_0_DisableCounter_SHIFT)
#define TIMER_WDT2_COMMAND_0_DisableCounter_RANGE                       1:1
#define TIMER_WDT2_COMMAND_0_DisableCounter_WOFFSET                     0x0
#define TIMER_WDT2_COMMAND_0_DisableCounter_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT2_COMMAND_0_DisableCounter_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT2_COMMAND_0_DisableCounter_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT2_COMMAND_0_DisableCounter_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TIMER_WDT2_UNLOCK_PATTERN_0
#define TIMER_WDT2_UNLOCK_PATTERN_0                     _MK_ADDR_CONST(0x14c)
#define TIMER_WDT2_UNLOCK_PATTERN_0_SECURE                      0x0
#define TIMER_WDT2_UNLOCK_PATTERN_0_WORD_COUNT                  0x1
#define TIMER_WDT2_UNLOCK_PATTERN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT2_UNLOCK_PATTERN_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT2_UNLOCK_PATTERN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT2_UNLOCK_PATTERN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT2_UNLOCK_PATTERN_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define TIMER_WDT2_UNLOCK_PATTERN_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT2_UNLOCK_PATTERN_0_UnlockPattern_SHIFT                 _MK_SHIFT_CONST(0)
#define TIMER_WDT2_UNLOCK_PATTERN_0_UnlockPattern_FIELD                 _MK_FIELD_CONST(0xffff, TIMER_WDT2_UNLOCK_PATTERN_0_UnlockPattern_SHIFT)
#define TIMER_WDT2_UNLOCK_PATTERN_0_UnlockPattern_RANGE                 15:0
#define TIMER_WDT2_UNLOCK_PATTERN_0_UnlockPattern_WOFFSET                       0x0
#define TIMER_WDT2_UNLOCK_PATTERN_0_UnlockPattern_DEFAULT                       _MK_MASK_CONST(0x0)
#define TIMER_WDT2_UNLOCK_PATTERN_0_UnlockPattern_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT2_UNLOCK_PATTERN_0_UnlockPattern_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_WDT2_UNLOCK_PATTERN_0_UnlockPattern_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TIMER_WDT3_CONFIG_0
#define TIMER_WDT3_CONFIG_0                     _MK_ADDR_CONST(0x160)
#define TIMER_WDT3_CONFIG_0_SECURE                      0x0
#define TIMER_WDT3_CONFIG_0_WORD_COUNT                  0x1
#define TIMER_WDT3_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT3_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT3_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT3_CONFIG_0_TimerSource_SHIFT                   _MK_SHIFT_CONST(0)
#define TIMER_WDT3_CONFIG_0_TimerSource_FIELD                   _MK_FIELD_CONST(0xf, TIMER_WDT3_CONFIG_0_TimerSource_SHIFT)
#define TIMER_WDT3_CONFIG_0_TimerSource_RANGE                   3:0
#define TIMER_WDT3_CONFIG_0_TimerSource_WOFFSET                 0x0
#define TIMER_WDT3_CONFIG_0_TimerSource_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_TimerSource_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define TIMER_WDT3_CONFIG_0_TimerSource_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_TimerSource_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_TimerSource_TMR0                    _MK_ENUM_CONST(0)
#define TIMER_WDT3_CONFIG_0_TimerSource_TMR1                    _MK_ENUM_CONST(1)
#define TIMER_WDT3_CONFIG_0_TimerSource_TMR2                    _MK_ENUM_CONST(2)
#define TIMER_WDT3_CONFIG_0_TimerSource_TMR3                    _MK_ENUM_CONST(3)
#define TIMER_WDT3_CONFIG_0_TimerSource_TMR4                    _MK_ENUM_CONST(4)
#define TIMER_WDT3_CONFIG_0_TimerSource_TMR5                    _MK_ENUM_CONST(5)
#define TIMER_WDT3_CONFIG_0_TimerSource_TMR6                    _MK_ENUM_CONST(6)
#define TIMER_WDT3_CONFIG_0_TimerSource_TMR7                    _MK_ENUM_CONST(7)
#define TIMER_WDT3_CONFIG_0_TimerSource_TMR8                    _MK_ENUM_CONST(8)
#define TIMER_WDT3_CONFIG_0_TimerSource_TMR9                    _MK_ENUM_CONST(9)

#define TIMER_WDT3_CONFIG_0_Period_SHIFT                        _MK_SHIFT_CONST(4)
#define TIMER_WDT3_CONFIG_0_Period_FIELD                        _MK_FIELD_CONST(0xff, TIMER_WDT3_CONFIG_0_Period_SHIFT)
#define TIMER_WDT3_CONFIG_0_Period_RANGE                        11:4
#define TIMER_WDT3_CONFIG_0_Period_WOFFSET                      0x0
#define TIMER_WDT3_CONFIG_0_Period_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_Period_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TIMER_WDT3_CONFIG_0_Period_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_Period_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define TIMER_WDT3_CONFIG_0_InterruptEnable_SHIFT                       _MK_SHIFT_CONST(12)
#define TIMER_WDT3_CONFIG_0_InterruptEnable_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT3_CONFIG_0_InterruptEnable_SHIFT)
#define TIMER_WDT3_CONFIG_0_InterruptEnable_RANGE                       12:12
#define TIMER_WDT3_CONFIG_0_InterruptEnable_WOFFSET                     0x0
#define TIMER_WDT3_CONFIG_0_InterruptEnable_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_InterruptEnable_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT3_CONFIG_0_InterruptEnable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_InterruptEnable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_InterruptEnable_DISABLE                     _MK_ENUM_CONST(0)
#define TIMER_WDT3_CONFIG_0_InterruptEnable_ENABLE                      _MK_ENUM_CONST(1)

#define TIMER_WDT3_CONFIG_0_FIQEnable_SHIFT                     _MK_SHIFT_CONST(13)
#define TIMER_WDT3_CONFIG_0_FIQEnable_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT3_CONFIG_0_FIQEnable_SHIFT)
#define TIMER_WDT3_CONFIG_0_FIQEnable_RANGE                     13:13
#define TIMER_WDT3_CONFIG_0_FIQEnable_WOFFSET                   0x0
#define TIMER_WDT3_CONFIG_0_FIQEnable_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_FIQEnable_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT3_CONFIG_0_FIQEnable_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_FIQEnable_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_FIQEnable_DISABLE                   _MK_ENUM_CONST(0)
#define TIMER_WDT3_CONFIG_0_FIQEnable_ENABLE                    _MK_ENUM_CONST(1)

#define TIMER_WDT3_CONFIG_0_SystemResetEnable_SHIFT                     _MK_SHIFT_CONST(14)
#define TIMER_WDT3_CONFIG_0_SystemResetEnable_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT3_CONFIG_0_SystemResetEnable_SHIFT)
#define TIMER_WDT3_CONFIG_0_SystemResetEnable_RANGE                     14:14
#define TIMER_WDT3_CONFIG_0_SystemResetEnable_WOFFSET                   0x0
#define TIMER_WDT3_CONFIG_0_SystemResetEnable_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_SystemResetEnable_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT3_CONFIG_0_SystemResetEnable_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_SystemResetEnable_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_SystemResetEnable_DISABLE                   _MK_ENUM_CONST(0)
#define TIMER_WDT3_CONFIG_0_SystemResetEnable_ENABLE                    _MK_ENUM_CONST(1)

#define TIMER_WDT3_CONFIG_0_Pmc2CarResetEn_SHIFT                        _MK_SHIFT_CONST(15)
#define TIMER_WDT3_CONFIG_0_Pmc2CarResetEn_FIELD                        _MK_FIELD_CONST(0x1, TIMER_WDT3_CONFIG_0_Pmc2CarResetEn_SHIFT)
#define TIMER_WDT3_CONFIG_0_Pmc2CarResetEn_RANGE                        15:15
#define TIMER_WDT3_CONFIG_0_Pmc2CarResetEn_WOFFSET                      0x0
#define TIMER_WDT3_CONFIG_0_Pmc2CarResetEn_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_Pmc2CarResetEn_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TIMER_WDT3_CONFIG_0_Pmc2CarResetEn_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_Pmc2CarResetEn_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_Pmc2CarResetEn_DISABLE                      _MK_ENUM_CONST(0)
#define TIMER_WDT3_CONFIG_0_Pmc2CarResetEn_ENABLE                       _MK_ENUM_CONST(1)

#define TIMER_WDT3_CONFIG_0_CoreResetBitmapEn_SHIFT                     _MK_SHIFT_CONST(16)
#define TIMER_WDT3_CONFIG_0_CoreResetBitmapEn_FIELD                     _MK_FIELD_CONST(0x1f, TIMER_WDT3_CONFIG_0_CoreResetBitmapEn_SHIFT)
#define TIMER_WDT3_CONFIG_0_CoreResetBitmapEn_RANGE                     20:16
#define TIMER_WDT3_CONFIG_0_CoreResetBitmapEn_WOFFSET                   0x0
#define TIMER_WDT3_CONFIG_0_CoreResetBitmapEn_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_CoreResetBitmapEn_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define TIMER_WDT3_CONFIG_0_CoreResetBitmapEn_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT3_CONFIG_0_CoreResetBitmapEn_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TIMER_WDT3_STATUS_0
#define TIMER_WDT3_STATUS_0                     _MK_ADDR_CONST(0x164)
#define TIMER_WDT3_STATUS_0_SECURE                      0x0
#define TIMER_WDT3_STATUS_0_WORD_COUNT                  0x1
#define TIMER_WDT3_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x3ff7)
#define TIMER_WDT3_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3ff7)
#define TIMER_WDT3_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_Enabled_SHIFT                       _MK_SHIFT_CONST(0)
#define TIMER_WDT3_STATUS_0_Enabled_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT3_STATUS_0_Enabled_SHIFT)
#define TIMER_WDT3_STATUS_0_Enabled_RANGE                       0:0
#define TIMER_WDT3_STATUS_0_Enabled_WOFFSET                     0x0
#define TIMER_WDT3_STATUS_0_Enabled_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_Enabled_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT3_STATUS_0_Enabled_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_Enabled_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TIMER_WDT3_STATUS_0_InterruptStatus_SHIFT                       _MK_SHIFT_CONST(1)
#define TIMER_WDT3_STATUS_0_InterruptStatus_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT3_STATUS_0_InterruptStatus_SHIFT)
#define TIMER_WDT3_STATUS_0_InterruptStatus_RANGE                       1:1
#define TIMER_WDT3_STATUS_0_InterruptStatus_WOFFSET                     0x0
#define TIMER_WDT3_STATUS_0_InterruptStatus_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_InterruptStatus_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT3_STATUS_0_InterruptStatus_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_InterruptStatus_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TIMER_WDT3_STATUS_0_FiqStatus_SHIFT                     _MK_SHIFT_CONST(2)
#define TIMER_WDT3_STATUS_0_FiqStatus_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT3_STATUS_0_FiqStatus_SHIFT)
#define TIMER_WDT3_STATUS_0_FiqStatus_RANGE                     2:2
#define TIMER_WDT3_STATUS_0_FiqStatus_WOFFSET                   0x0
#define TIMER_WDT3_STATUS_0_FiqStatus_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_FiqStatus_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT3_STATUS_0_FiqStatus_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_FiqStatus_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_WDT3_STATUS_0_CurrentCount_SHIFT                  _MK_SHIFT_CONST(4)
#define TIMER_WDT3_STATUS_0_CurrentCount_FIELD                  _MK_FIELD_CONST(0xff, TIMER_WDT3_STATUS_0_CurrentCount_SHIFT)
#define TIMER_WDT3_STATUS_0_CurrentCount_RANGE                  11:4
#define TIMER_WDT3_STATUS_0_CurrentCount_WOFFSET                        0x0
#define TIMER_WDT3_STATUS_0_CurrentCount_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_CurrentCount_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define TIMER_WDT3_STATUS_0_CurrentCount_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_CurrentCount_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TIMER_WDT3_STATUS_0_CurrentExpirationCount_SHIFT                        _MK_SHIFT_CONST(12)
#define TIMER_WDT3_STATUS_0_CurrentExpirationCount_FIELD                        _MK_FIELD_CONST(0x3, TIMER_WDT3_STATUS_0_CurrentExpirationCount_SHIFT)
#define TIMER_WDT3_STATUS_0_CurrentExpirationCount_RANGE                        13:12
#define TIMER_WDT3_STATUS_0_CurrentExpirationCount_WOFFSET                      0x0
#define TIMER_WDT3_STATUS_0_CurrentExpirationCount_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_CurrentExpirationCount_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TIMER_WDT3_STATUS_0_CurrentExpirationCount_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_STATUS_0_CurrentExpirationCount_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TIMER_WDT3_COMMAND_0
#define TIMER_WDT3_COMMAND_0                    _MK_ADDR_CONST(0x168)
#define TIMER_WDT3_COMMAND_0_SECURE                     0x0
#define TIMER_WDT3_COMMAND_0_WORD_COUNT                         0x1
#define TIMER_WDT3_COMMAND_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_WDT3_COMMAND_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define TIMER_WDT3_COMMAND_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_WDT3_COMMAND_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_WDT3_COMMAND_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define TIMER_WDT3_COMMAND_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define TIMER_WDT3_COMMAND_0_StartCounter_SHIFT                 _MK_SHIFT_CONST(0)
#define TIMER_WDT3_COMMAND_0_StartCounter_FIELD                 _MK_FIELD_CONST(0x1, TIMER_WDT3_COMMAND_0_StartCounter_SHIFT)
#define TIMER_WDT3_COMMAND_0_StartCounter_RANGE                 0:0
#define TIMER_WDT3_COMMAND_0_StartCounter_WOFFSET                       0x0
#define TIMER_WDT3_COMMAND_0_StartCounter_DEFAULT                       _MK_MASK_CONST(0x0)
#define TIMER_WDT3_COMMAND_0_StartCounter_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TIMER_WDT3_COMMAND_0_StartCounter_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_WDT3_COMMAND_0_StartCounter_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define TIMER_WDT3_COMMAND_0_DisableCounter_SHIFT                       _MK_SHIFT_CONST(1)
#define TIMER_WDT3_COMMAND_0_DisableCounter_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT3_COMMAND_0_DisableCounter_SHIFT)
#define TIMER_WDT3_COMMAND_0_DisableCounter_RANGE                       1:1
#define TIMER_WDT3_COMMAND_0_DisableCounter_WOFFSET                     0x0
#define TIMER_WDT3_COMMAND_0_DisableCounter_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT3_COMMAND_0_DisableCounter_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT3_COMMAND_0_DisableCounter_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT3_COMMAND_0_DisableCounter_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TIMER_WDT3_UNLOCK_PATTERN_0
#define TIMER_WDT3_UNLOCK_PATTERN_0                     _MK_ADDR_CONST(0x16c)
#define TIMER_WDT3_UNLOCK_PATTERN_0_SECURE                      0x0
#define TIMER_WDT3_UNLOCK_PATTERN_0_WORD_COUNT                  0x1
#define TIMER_WDT3_UNLOCK_PATTERN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT3_UNLOCK_PATTERN_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT3_UNLOCK_PATTERN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT3_UNLOCK_PATTERN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT3_UNLOCK_PATTERN_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define TIMER_WDT3_UNLOCK_PATTERN_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT3_UNLOCK_PATTERN_0_UnlockPattern_SHIFT                 _MK_SHIFT_CONST(0)
#define TIMER_WDT3_UNLOCK_PATTERN_0_UnlockPattern_FIELD                 _MK_FIELD_CONST(0xffff, TIMER_WDT3_UNLOCK_PATTERN_0_UnlockPattern_SHIFT)
#define TIMER_WDT3_UNLOCK_PATTERN_0_UnlockPattern_RANGE                 15:0
#define TIMER_WDT3_UNLOCK_PATTERN_0_UnlockPattern_WOFFSET                       0x0
#define TIMER_WDT3_UNLOCK_PATTERN_0_UnlockPattern_DEFAULT                       _MK_MASK_CONST(0x0)
#define TIMER_WDT3_UNLOCK_PATTERN_0_UnlockPattern_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT3_UNLOCK_PATTERN_0_UnlockPattern_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_WDT3_UNLOCK_PATTERN_0_UnlockPattern_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TIMER_WDT4_CONFIG_0
#define TIMER_WDT4_CONFIG_0                     _MK_ADDR_CONST(0x180)
#define TIMER_WDT4_CONFIG_0_SECURE                      0x0
#define TIMER_WDT4_CONFIG_0_WORD_COUNT                  0x1
#define TIMER_WDT4_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT4_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT4_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffff)
#define TIMER_WDT4_CONFIG_0_TimerSource_SHIFT                   _MK_SHIFT_CONST(0)
#define TIMER_WDT4_CONFIG_0_TimerSource_FIELD                   _MK_FIELD_CONST(0xf, TIMER_WDT4_CONFIG_0_TimerSource_SHIFT)
#define TIMER_WDT4_CONFIG_0_TimerSource_RANGE                   3:0
#define TIMER_WDT4_CONFIG_0_TimerSource_WOFFSET                 0x0
#define TIMER_WDT4_CONFIG_0_TimerSource_DEFAULT                 _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_TimerSource_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define TIMER_WDT4_CONFIG_0_TimerSource_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_TimerSource_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_TimerSource_TMR0                    _MK_ENUM_CONST(0)
#define TIMER_WDT4_CONFIG_0_TimerSource_TMR1                    _MK_ENUM_CONST(1)
#define TIMER_WDT4_CONFIG_0_TimerSource_TMR2                    _MK_ENUM_CONST(2)
#define TIMER_WDT4_CONFIG_0_TimerSource_TMR3                    _MK_ENUM_CONST(3)
#define TIMER_WDT4_CONFIG_0_TimerSource_TMR4                    _MK_ENUM_CONST(4)
#define TIMER_WDT4_CONFIG_0_TimerSource_TMR5                    _MK_ENUM_CONST(5)
#define TIMER_WDT4_CONFIG_0_TimerSource_TMR6                    _MK_ENUM_CONST(6)
#define TIMER_WDT4_CONFIG_0_TimerSource_TMR7                    _MK_ENUM_CONST(7)
#define TIMER_WDT4_CONFIG_0_TimerSource_TMR8                    _MK_ENUM_CONST(8)
#define TIMER_WDT4_CONFIG_0_TimerSource_TMR9                    _MK_ENUM_CONST(9)

#define TIMER_WDT4_CONFIG_0_Period_SHIFT                        _MK_SHIFT_CONST(4)
#define TIMER_WDT4_CONFIG_0_Period_FIELD                        _MK_FIELD_CONST(0xff, TIMER_WDT4_CONFIG_0_Period_SHIFT)
#define TIMER_WDT4_CONFIG_0_Period_RANGE                        11:4
#define TIMER_WDT4_CONFIG_0_Period_WOFFSET                      0x0
#define TIMER_WDT4_CONFIG_0_Period_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_Period_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define TIMER_WDT4_CONFIG_0_Period_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_Period_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define TIMER_WDT4_CONFIG_0_InterruptEnable_SHIFT                       _MK_SHIFT_CONST(12)
#define TIMER_WDT4_CONFIG_0_InterruptEnable_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT4_CONFIG_0_InterruptEnable_SHIFT)
#define TIMER_WDT4_CONFIG_0_InterruptEnable_RANGE                       12:12
#define TIMER_WDT4_CONFIG_0_InterruptEnable_WOFFSET                     0x0
#define TIMER_WDT4_CONFIG_0_InterruptEnable_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_InterruptEnable_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT4_CONFIG_0_InterruptEnable_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_InterruptEnable_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_InterruptEnable_DISABLE                     _MK_ENUM_CONST(0)
#define TIMER_WDT4_CONFIG_0_InterruptEnable_ENABLE                      _MK_ENUM_CONST(1)

#define TIMER_WDT4_CONFIG_0_FIQEnable_SHIFT                     _MK_SHIFT_CONST(13)
#define TIMER_WDT4_CONFIG_0_FIQEnable_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT4_CONFIG_0_FIQEnable_SHIFT)
#define TIMER_WDT4_CONFIG_0_FIQEnable_RANGE                     13:13
#define TIMER_WDT4_CONFIG_0_FIQEnable_WOFFSET                   0x0
#define TIMER_WDT4_CONFIG_0_FIQEnable_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_FIQEnable_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT4_CONFIG_0_FIQEnable_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_FIQEnable_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_FIQEnable_DISABLE                   _MK_ENUM_CONST(0)
#define TIMER_WDT4_CONFIG_0_FIQEnable_ENABLE                    _MK_ENUM_CONST(1)

#define TIMER_WDT4_CONFIG_0_SystemResetEnable_SHIFT                     _MK_SHIFT_CONST(14)
#define TIMER_WDT4_CONFIG_0_SystemResetEnable_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT4_CONFIG_0_SystemResetEnable_SHIFT)
#define TIMER_WDT4_CONFIG_0_SystemResetEnable_RANGE                     14:14
#define TIMER_WDT4_CONFIG_0_SystemResetEnable_WOFFSET                   0x0
#define TIMER_WDT4_CONFIG_0_SystemResetEnable_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_SystemResetEnable_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT4_CONFIG_0_SystemResetEnable_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_SystemResetEnable_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_SystemResetEnable_DISABLE                   _MK_ENUM_CONST(0)
#define TIMER_WDT4_CONFIG_0_SystemResetEnable_ENABLE                    _MK_ENUM_CONST(1)

#define TIMER_WDT4_CONFIG_0_Pmc2CarResetEn_SHIFT                        _MK_SHIFT_CONST(15)
#define TIMER_WDT4_CONFIG_0_Pmc2CarResetEn_FIELD                        _MK_FIELD_CONST(0x1, TIMER_WDT4_CONFIG_0_Pmc2CarResetEn_SHIFT)
#define TIMER_WDT4_CONFIG_0_Pmc2CarResetEn_RANGE                        15:15
#define TIMER_WDT4_CONFIG_0_Pmc2CarResetEn_WOFFSET                      0x0
#define TIMER_WDT4_CONFIG_0_Pmc2CarResetEn_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_Pmc2CarResetEn_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TIMER_WDT4_CONFIG_0_Pmc2CarResetEn_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_Pmc2CarResetEn_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_Pmc2CarResetEn_DISABLE                      _MK_ENUM_CONST(0)
#define TIMER_WDT4_CONFIG_0_Pmc2CarResetEn_ENABLE                       _MK_ENUM_CONST(1)

#define TIMER_WDT4_CONFIG_0_CoreResetBitmapEn_SHIFT                     _MK_SHIFT_CONST(16)
#define TIMER_WDT4_CONFIG_0_CoreResetBitmapEn_FIELD                     _MK_FIELD_CONST(0x1f, TIMER_WDT4_CONFIG_0_CoreResetBitmapEn_SHIFT)
#define TIMER_WDT4_CONFIG_0_CoreResetBitmapEn_RANGE                     20:16
#define TIMER_WDT4_CONFIG_0_CoreResetBitmapEn_WOFFSET                   0x0
#define TIMER_WDT4_CONFIG_0_CoreResetBitmapEn_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_CoreResetBitmapEn_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define TIMER_WDT4_CONFIG_0_CoreResetBitmapEn_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT4_CONFIG_0_CoreResetBitmapEn_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register TIMER_WDT4_STATUS_0
#define TIMER_WDT4_STATUS_0                     _MK_ADDR_CONST(0x184)
#define TIMER_WDT4_STATUS_0_SECURE                      0x0
#define TIMER_WDT4_STATUS_0_WORD_COUNT                  0x1
#define TIMER_WDT4_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x3ff7)
#define TIMER_WDT4_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3ff7)
#define TIMER_WDT4_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_Enabled_SHIFT                       _MK_SHIFT_CONST(0)
#define TIMER_WDT4_STATUS_0_Enabled_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT4_STATUS_0_Enabled_SHIFT)
#define TIMER_WDT4_STATUS_0_Enabled_RANGE                       0:0
#define TIMER_WDT4_STATUS_0_Enabled_WOFFSET                     0x0
#define TIMER_WDT4_STATUS_0_Enabled_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_Enabled_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT4_STATUS_0_Enabled_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_Enabled_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TIMER_WDT4_STATUS_0_InterruptStatus_SHIFT                       _MK_SHIFT_CONST(1)
#define TIMER_WDT4_STATUS_0_InterruptStatus_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT4_STATUS_0_InterruptStatus_SHIFT)
#define TIMER_WDT4_STATUS_0_InterruptStatus_RANGE                       1:1
#define TIMER_WDT4_STATUS_0_InterruptStatus_WOFFSET                     0x0
#define TIMER_WDT4_STATUS_0_InterruptStatus_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_InterruptStatus_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT4_STATUS_0_InterruptStatus_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_InterruptStatus_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define TIMER_WDT4_STATUS_0_FiqStatus_SHIFT                     _MK_SHIFT_CONST(2)
#define TIMER_WDT4_STATUS_0_FiqStatus_FIELD                     _MK_FIELD_CONST(0x1, TIMER_WDT4_STATUS_0_FiqStatus_SHIFT)
#define TIMER_WDT4_STATUS_0_FiqStatus_RANGE                     2:2
#define TIMER_WDT4_STATUS_0_FiqStatus_WOFFSET                   0x0
#define TIMER_WDT4_STATUS_0_FiqStatus_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_FiqStatus_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TIMER_WDT4_STATUS_0_FiqStatus_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_FiqStatus_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define TIMER_WDT4_STATUS_0_CurrentCount_SHIFT                  _MK_SHIFT_CONST(4)
#define TIMER_WDT4_STATUS_0_CurrentCount_FIELD                  _MK_FIELD_CONST(0xff, TIMER_WDT4_STATUS_0_CurrentCount_SHIFT)
#define TIMER_WDT4_STATUS_0_CurrentCount_RANGE                  11:4
#define TIMER_WDT4_STATUS_0_CurrentCount_WOFFSET                        0x0
#define TIMER_WDT4_STATUS_0_CurrentCount_DEFAULT                        _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_CurrentCount_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define TIMER_WDT4_STATUS_0_CurrentCount_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_CurrentCount_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define TIMER_WDT4_STATUS_0_CurrentExpirationCount_SHIFT                        _MK_SHIFT_CONST(12)
#define TIMER_WDT4_STATUS_0_CurrentExpirationCount_FIELD                        _MK_FIELD_CONST(0x3, TIMER_WDT4_STATUS_0_CurrentExpirationCount_SHIFT)
#define TIMER_WDT4_STATUS_0_CurrentExpirationCount_RANGE                        13:12
#define TIMER_WDT4_STATUS_0_CurrentExpirationCount_WOFFSET                      0x0
#define TIMER_WDT4_STATUS_0_CurrentExpirationCount_DEFAULT                      _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_CurrentExpirationCount_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define TIMER_WDT4_STATUS_0_CurrentExpirationCount_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_STATUS_0_CurrentExpirationCount_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TIMER_WDT4_COMMAND_0
#define TIMER_WDT4_COMMAND_0                    _MK_ADDR_CONST(0x188)
#define TIMER_WDT4_COMMAND_0_SECURE                     0x0
#define TIMER_WDT4_COMMAND_0_WORD_COUNT                         0x1
#define TIMER_WDT4_COMMAND_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TIMER_WDT4_COMMAND_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define TIMER_WDT4_COMMAND_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TIMER_WDT4_COMMAND_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TIMER_WDT4_COMMAND_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define TIMER_WDT4_COMMAND_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define TIMER_WDT4_COMMAND_0_StartCounter_SHIFT                 _MK_SHIFT_CONST(0)
#define TIMER_WDT4_COMMAND_0_StartCounter_FIELD                 _MK_FIELD_CONST(0x1, TIMER_WDT4_COMMAND_0_StartCounter_SHIFT)
#define TIMER_WDT4_COMMAND_0_StartCounter_RANGE                 0:0
#define TIMER_WDT4_COMMAND_0_StartCounter_WOFFSET                       0x0
#define TIMER_WDT4_COMMAND_0_StartCounter_DEFAULT                       _MK_MASK_CONST(0x0)
#define TIMER_WDT4_COMMAND_0_StartCounter_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TIMER_WDT4_COMMAND_0_StartCounter_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_WDT4_COMMAND_0_StartCounter_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define TIMER_WDT4_COMMAND_0_DisableCounter_SHIFT                       _MK_SHIFT_CONST(1)
#define TIMER_WDT4_COMMAND_0_DisableCounter_FIELD                       _MK_FIELD_CONST(0x1, TIMER_WDT4_COMMAND_0_DisableCounter_SHIFT)
#define TIMER_WDT4_COMMAND_0_DisableCounter_RANGE                       1:1
#define TIMER_WDT4_COMMAND_0_DisableCounter_WOFFSET                     0x0
#define TIMER_WDT4_COMMAND_0_DisableCounter_DEFAULT                     _MK_MASK_CONST(0x0)
#define TIMER_WDT4_COMMAND_0_DisableCounter_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TIMER_WDT4_COMMAND_0_DisableCounter_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TIMER_WDT4_COMMAND_0_DisableCounter_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TIMER_WDT4_UNLOCK_PATTERN_0
#define TIMER_WDT4_UNLOCK_PATTERN_0                     _MK_ADDR_CONST(0x18c)
#define TIMER_WDT4_UNLOCK_PATTERN_0_SECURE                      0x0
#define TIMER_WDT4_UNLOCK_PATTERN_0_WORD_COUNT                  0x1
#define TIMER_WDT4_UNLOCK_PATTERN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TIMER_WDT4_UNLOCK_PATTERN_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT4_UNLOCK_PATTERN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TIMER_WDT4_UNLOCK_PATTERN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TIMER_WDT4_UNLOCK_PATTERN_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define TIMER_WDT4_UNLOCK_PATTERN_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT4_UNLOCK_PATTERN_0_UnlockPattern_SHIFT                 _MK_SHIFT_CONST(0)
#define TIMER_WDT4_UNLOCK_PATTERN_0_UnlockPattern_FIELD                 _MK_FIELD_CONST(0xffff, TIMER_WDT4_UNLOCK_PATTERN_0_UnlockPattern_SHIFT)
#define TIMER_WDT4_UNLOCK_PATTERN_0_UnlockPattern_RANGE                 15:0
#define TIMER_WDT4_UNLOCK_PATTERN_0_UnlockPattern_WOFFSET                       0x0
#define TIMER_WDT4_UNLOCK_PATTERN_0_UnlockPattern_DEFAULT                       _MK_MASK_CONST(0x0)
#define TIMER_WDT4_UNLOCK_PATTERN_0_UnlockPattern_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define TIMER_WDT4_UNLOCK_PATTERN_0_UnlockPattern_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TIMER_WDT4_UNLOCK_PATTERN_0_UnlockPattern_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SHARED_INTR_STATUS_0
#define SHARED_INTR_STATUS_0                    _MK_ADDR_CONST(0x0)
#define SHARED_INTR_STATUS_0_SECURE                     0x0
#define SHARED_INTR_STATUS_0_WORD_COUNT                         0x1
#define SHARED_INTR_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define SHARED_INTR_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x7df)
#define SHARED_INTR_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SHARED_INTR_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SHARED_INTR_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x7df)
#define SHARED_INTR_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define SHARED_INTR_STATUS_0_TimerSrcBitmap_SHIFT                       _MK_SHIFT_CONST(6)
#define SHARED_INTR_STATUS_0_TimerSrcBitmap_FIELD                       _MK_FIELD_CONST(0x1f, SHARED_INTR_STATUS_0_TimerSrcBitmap_SHIFT)
#define SHARED_INTR_STATUS_0_TimerSrcBitmap_RANGE                       10:6
#define SHARED_INTR_STATUS_0_TimerSrcBitmap_WOFFSET                     0x0
#define SHARED_INTR_STATUS_0_TimerSrcBitmap_DEFAULT                     _MK_MASK_CONST(0x0)
#define SHARED_INTR_STATUS_0_TimerSrcBitmap_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define SHARED_INTR_STATUS_0_TimerSrcBitmap_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_INTR_STATUS_0_TimerSrcBitmap_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SHARED_INTR_STATUS_0_WatchdogSrcBitmap_SHIFT                    _MK_SHIFT_CONST(0)
#define SHARED_INTR_STATUS_0_WatchdogSrcBitmap_FIELD                    _MK_FIELD_CONST(0x1f, SHARED_INTR_STATUS_0_WatchdogSrcBitmap_SHIFT)
#define SHARED_INTR_STATUS_0_WatchdogSrcBitmap_RANGE                    4:0
#define SHARED_INTR_STATUS_0_WatchdogSrcBitmap_WOFFSET                  0x0
#define SHARED_INTR_STATUS_0_WatchdogSrcBitmap_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_INTR_STATUS_0_WatchdogSrcBitmap_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define SHARED_INTR_STATUS_0_WatchdogSrcBitmap_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_INTR_STATUS_0_WatchdogSrcBitmap_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SHARED_TIMER_SECURE_CFG_0
#define SHARED_TIMER_SECURE_CFG_0                       _MK_ADDR_CONST(0x4)
#define SHARED_TIMER_SECURE_CFG_0_SECURE                        0x0
#define SHARED_TIMER_SECURE_CFG_0_WORD_COUNT                    0x1
#define SHARED_TIMER_SECURE_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x11f3ff)
#define SHARED_TIMER_SECURE_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_READ_MASK                     _MK_MASK_CONST(0x11f3ff)
#define SHARED_TIMER_SECURE_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x11f3ff)
#define SHARED_TIMER_SECURE_CFG_0_USEC_SHIFT                    _MK_SHIFT_CONST(20)
#define SHARED_TIMER_SECURE_CFG_0_USEC_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_USEC_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_USEC_RANGE                    20:20
#define SHARED_TIMER_SECURE_CFG_0_USEC_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_USEC_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_USEC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_USEC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_USEC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_WDT4_SHIFT                    _MK_SHIFT_CONST(16)
#define SHARED_TIMER_SECURE_CFG_0_WDT4_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_WDT4_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_WDT4_RANGE                    16:16
#define SHARED_TIMER_SECURE_CFG_0_WDT4_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_WDT4_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_WDT4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_WDT4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_WDT4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_WDT3_SHIFT                    _MK_SHIFT_CONST(15)
#define SHARED_TIMER_SECURE_CFG_0_WDT3_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_WDT3_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_WDT3_RANGE                    15:15
#define SHARED_TIMER_SECURE_CFG_0_WDT3_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_WDT3_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_WDT3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_WDT3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_WDT3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_WDT2_SHIFT                    _MK_SHIFT_CONST(14)
#define SHARED_TIMER_SECURE_CFG_0_WDT2_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_WDT2_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_WDT2_RANGE                    14:14
#define SHARED_TIMER_SECURE_CFG_0_WDT2_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_WDT2_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_WDT2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_WDT2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_WDT2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_WDT1_SHIFT                    _MK_SHIFT_CONST(13)
#define SHARED_TIMER_SECURE_CFG_0_WDT1_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_WDT1_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_WDT1_RANGE                    13:13
#define SHARED_TIMER_SECURE_CFG_0_WDT1_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_WDT1_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_WDT1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_WDT1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_WDT1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_WDT0_SHIFT                    _MK_SHIFT_CONST(12)
#define SHARED_TIMER_SECURE_CFG_0_WDT0_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_WDT0_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_WDT0_RANGE                    12:12
#define SHARED_TIMER_SECURE_CFG_0_WDT0_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_WDT0_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_WDT0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_WDT0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_WDT0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_TMR9_SHIFT                    _MK_SHIFT_CONST(9)
#define SHARED_TIMER_SECURE_CFG_0_TMR9_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_TMR9_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_TMR9_RANGE                    9:9
#define SHARED_TIMER_SECURE_CFG_0_TMR9_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_TMR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_TMR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_TMR8_SHIFT                    _MK_SHIFT_CONST(8)
#define SHARED_TIMER_SECURE_CFG_0_TMR8_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_TMR8_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_TMR8_RANGE                    8:8
#define SHARED_TIMER_SECURE_CFG_0_TMR8_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_TMR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_TMR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_TMR7_SHIFT                    _MK_SHIFT_CONST(7)
#define SHARED_TIMER_SECURE_CFG_0_TMR7_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_TMR7_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_TMR7_RANGE                    7:7
#define SHARED_TIMER_SECURE_CFG_0_TMR7_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_TMR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_TMR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_TMR6_SHIFT                    _MK_SHIFT_CONST(6)
#define SHARED_TIMER_SECURE_CFG_0_TMR6_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_TMR6_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_TMR6_RANGE                    6:6
#define SHARED_TIMER_SECURE_CFG_0_TMR6_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_TMR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_TMR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_TMR5_SHIFT                    _MK_SHIFT_CONST(5)
#define SHARED_TIMER_SECURE_CFG_0_TMR5_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_TMR5_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_TMR5_RANGE                    5:5
#define SHARED_TIMER_SECURE_CFG_0_TMR5_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_TMR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_TMR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_TMR4_SHIFT                    _MK_SHIFT_CONST(4)
#define SHARED_TIMER_SECURE_CFG_0_TMR4_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_TMR4_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_TMR4_RANGE                    4:4
#define SHARED_TIMER_SECURE_CFG_0_TMR4_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_TMR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_TMR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_TMR3_SHIFT                    _MK_SHIFT_CONST(3)
#define SHARED_TIMER_SECURE_CFG_0_TMR3_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_TMR3_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_TMR3_RANGE                    3:3
#define SHARED_TIMER_SECURE_CFG_0_TMR3_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_TMR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_TMR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_TMR2_SHIFT                    _MK_SHIFT_CONST(2)
#define SHARED_TIMER_SECURE_CFG_0_TMR2_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_TMR2_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_TMR2_RANGE                    2:2
#define SHARED_TIMER_SECURE_CFG_0_TMR2_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_TMR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_TMR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_TMR1_SHIFT                    _MK_SHIFT_CONST(1)
#define SHARED_TIMER_SECURE_CFG_0_TMR1_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_TMR1_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_TMR1_RANGE                    1:1
#define SHARED_TIMER_SECURE_CFG_0_TMR1_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_TMR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_TMR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SHARED_TIMER_SECURE_CFG_0_TMR0_SHIFT                    _MK_SHIFT_CONST(0)
#define SHARED_TIMER_SECURE_CFG_0_TMR0_FIELD                    _MK_FIELD_CONST(0x1, SHARED_TIMER_SECURE_CFG_0_TMR0_SHIFT)
#define SHARED_TIMER_SECURE_CFG_0_TMR0_RANGE                    0:0
#define SHARED_TIMER_SECURE_CFG_0_TMR0_WOFFSET                  0x0
#define SHARED_TIMER_SECURE_CFG_0_TMR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SHARED_TIMER_SECURE_CFG_0_TMR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SHARED_TIMER_SECURE_CFG_0_TMR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARTIMER_WDT_REGS(_op_) \
_op_(TIMER_TMR1_TMR_PTV_0) \
_op_(TIMER_TMR1_TMR_PCR_0) \
_op_(TIMER_TMR2_TMR_PTV_0) \
_op_(TIMER_TMR2_TMR_PCR_0) \
_op_(TIMERUS_CNTR_1US_0) \
_op_(TIMERUS_USEC_CFG_0) \
_op_(TIMERUS_CNTR_FREEZE_0) \
_op_(TIMER_TMR3_TMR_PTV_0) \
_op_(TIMER_TMR3_TMR_PCR_0) \
_op_(TIMER_TMR4_TMR_PTV_0) \
_op_(TIMER_TMR4_TMR_PCR_0) \
_op_(TIMER_TMR5_TMR_PTV_0) \
_op_(TIMER_TMR5_TMR_PCR_0) \
_op_(TIMER_TMR6_TMR_PTV_0) \
_op_(TIMER_TMR6_TMR_PCR_0) \
_op_(TIMER_TMR7_TMR_PTV_0) \
_op_(TIMER_TMR7_TMR_PCR_0) \
_op_(TIMER_TMR8_TMR_PTV_0) \
_op_(TIMER_TMR8_TMR_PCR_0) \
_op_(TIMER_TMR9_TMR_PTV_0) \
_op_(TIMER_TMR9_TMR_PCR_0) \
_op_(TIMER_TMR0_TMR_PTV_0) \
_op_(TIMER_TMR0_TMR_PCR_0) \
_op_(TIMER_WDT0_CONFIG_0) \
_op_(TIMER_WDT0_STATUS_0) \
_op_(TIMER_WDT0_COMMAND_0) \
_op_(TIMER_WDT0_UNLOCK_PATTERN_0) \
_op_(TIMER_WDT1_CONFIG_0) \
_op_(TIMER_WDT1_STATUS_0) \
_op_(TIMER_WDT1_COMMAND_0) \
_op_(TIMER_WDT1_UNLOCK_PATTERN_0) \
_op_(TIMER_WDT2_CONFIG_0) \
_op_(TIMER_WDT2_STATUS_0) \
_op_(TIMER_WDT2_COMMAND_0) \
_op_(TIMER_WDT2_UNLOCK_PATTERN_0) \
_op_(TIMER_WDT3_CONFIG_0) \
_op_(TIMER_WDT3_STATUS_0) \
_op_(TIMER_WDT3_COMMAND_0) \
_op_(TIMER_WDT3_UNLOCK_PATTERN_0) \
_op_(TIMER_WDT4_CONFIG_0) \
_op_(TIMER_WDT4_STATUS_0) \
_op_(TIMER_WDT4_COMMAND_0) \
_op_(TIMER_WDT4_UNLOCK_PATTERN_0) \
_op_(SHARED_INTR_STATUS_0) \
_op_(SHARED_TIMER_SECURE_CFG_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_TIMER_TMR1 0x00000000
#define BASE_ADDRESS_TIMER_TMR2 0x00000008
#define BASE_ADDRESS_TIMER_TIMERUS      0x00000010
#define BASE_ADDRESS_TIMERUS    0x00000000
#define BASE_ADDRESS_TIMER_TMR3 0x00000050
#define BASE_ADDRESS_TIMER_TMR4 0x00000058
#define BASE_ADDRESS_TIMER_TMR5 0x00000060
#define BASE_ADDRESS_TIMER_TMR6 0x00000068
#define BASE_ADDRESS_TIMER_TMR7 0x00000070
#define BASE_ADDRESS_TIMER_TMR8 0x00000078
#define BASE_ADDRESS_TIMER_TMR9 0x00000080
#define BASE_ADDRESS_TIMER_TMR0 0x00000088
#define BASE_ADDRESS_TIMER_WDT0 0x00000100
#define BASE_ADDRESS_TIMER_WDT1 0x00000120
#define BASE_ADDRESS_TIMER_WDT2 0x00000140
#define BASE_ADDRESS_TIMER_WDT3 0x00000160
#define BASE_ADDRESS_TIMER_WDT4 0x00000180
#define BASE_ADDRESS_TIMER_TMR_SHARED_INTR_STATUS       0x000001a0
#define BASE_ADDRESS_SHARED     0x00000000

//
// ARTIMER_WDT REGISTER BANKS
//

#define TIMER_TMR10_FIRST_REG 0x0000 // TIMER_TMR1_TMR_PTV_0
#define TIMER_TMR10_LAST_REG 0x0004 // TIMER_TMR1_TMR_PCR_0
#define TIMER_TMR20_FIRST_REG 0x0008 // TIMER_TMR2_TMR_PTV_0
#define TIMER_TMR20_LAST_REG 0x000c // TIMER_TMR2_TMR_PCR_0
#define TIMERUS0_FIRST_REG 0x0000 // TIMERUS_CNTR_1US_0
#define TIMERUS0_LAST_REG 0x0004 // TIMERUS_USEC_CFG_0
#define TIMERUS1_FIRST_REG 0x003c // TIMERUS_CNTR_FREEZE_0
#define TIMERUS1_LAST_REG 0x003c // TIMERUS_CNTR_FREEZE_0
#define TIMER_TMR30_FIRST_REG 0x0050 // TIMER_TMR3_TMR_PTV_0
#define TIMER_TMR30_LAST_REG 0x0054 // TIMER_TMR3_TMR_PCR_0
#define TIMER_TMR40_FIRST_REG 0x0058 // TIMER_TMR4_TMR_PTV_0
#define TIMER_TMR40_LAST_REG 0x005c // TIMER_TMR4_TMR_PCR_0
#define TIMER_TMR50_FIRST_REG 0x0060 // TIMER_TMR5_TMR_PTV_0
#define TIMER_TMR50_LAST_REG 0x0064 // TIMER_TMR5_TMR_PCR_0
#define TIMER_TMR60_FIRST_REG 0x0068 // TIMER_TMR6_TMR_PTV_0
#define TIMER_TMR60_LAST_REG 0x006c // TIMER_TMR6_TMR_PCR_0
#define TIMER_TMR70_FIRST_REG 0x0070 // TIMER_TMR7_TMR_PTV_0
#define TIMER_TMR70_LAST_REG 0x0074 // TIMER_TMR7_TMR_PCR_0
#define TIMER_TMR80_FIRST_REG 0x0078 // TIMER_TMR8_TMR_PTV_0
#define TIMER_TMR80_LAST_REG 0x007c // TIMER_TMR8_TMR_PCR_0
#define TIMER_TMR90_FIRST_REG 0x0080 // TIMER_TMR9_TMR_PTV_0
#define TIMER_TMR90_LAST_REG 0x0084 // TIMER_TMR9_TMR_PCR_0
#define TIMER_TMR00_FIRST_REG 0x0088 // TIMER_TMR0_TMR_PTV_0
#define TIMER_TMR00_LAST_REG 0x008c // TIMER_TMR0_TMR_PCR_0
#define TIMER_WDT00_FIRST_REG 0x0100 // TIMER_WDT0_CONFIG_0
#define TIMER_WDT00_LAST_REG 0x010c // TIMER_WDT0_UNLOCK_PATTERN_0
#define TIMER_WDT10_FIRST_REG 0x0120 // TIMER_WDT1_CONFIG_0
#define TIMER_WDT10_LAST_REG 0x012c // TIMER_WDT1_UNLOCK_PATTERN_0
#define TIMER_WDT20_FIRST_REG 0x0140 // TIMER_WDT2_CONFIG_0
#define TIMER_WDT20_LAST_REG 0x014c // TIMER_WDT2_UNLOCK_PATTERN_0
#define TIMER_WDT30_FIRST_REG 0x0160 // TIMER_WDT3_CONFIG_0
#define TIMER_WDT30_LAST_REG 0x016c // TIMER_WDT3_UNLOCK_PATTERN_0
#define TIMER_WDT40_FIRST_REG 0x0180 // TIMER_WDT4_CONFIG_0
#define TIMER_WDT40_LAST_REG 0x018c // TIMER_WDT4_UNLOCK_PATTERN_0
#define SHARED0_FIRST_REG 0x0000 // SHARED_INTR_STATUS_0
#define SHARED0_LAST_REG 0x0004 // SHARED_TIMER_SECURE_CFG_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARTIMER_WDT_H_INC_
