{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729695392020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729695392020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 21:56:31 2024 " "Processing started: Wed Oct 23 21:56:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729695392020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729695392020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729695392020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729695392194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729695392194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/virtual_clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file utils/virtual_clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 virtual_clock-vclock " "Found design unit 1: virtual_clock-vclock" {  } { { "utils/virtual_clock.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398818 ""} { "Info" "ISGN_ENTITY_NAME" "1 virtual_clock " "Found entity 1: virtual_clock" {  } { { "utils/virtual_clock.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729695398818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file utils/types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine_state_type (utils) " "Found design unit 1: machine_state_type (utils)" {  } { { "utils/types.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/types.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398819 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 machine_state_type-body " "Found design unit 2: machine_state_type-body" {  } { { "utils/types.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/types.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729695398819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/fonts.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file utils/fonts.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonts (utils) " "Found design unit 1: fonts (utils)" {  } { { "utils/fonts.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/fonts.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729695398820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398821 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729695398821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0nano_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0nano_adc-main " "Found design unit 1: de0nano_adc-main" {  } { { "de0nano_adc.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398822 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0nano_adc " "Found entity 1: de0nano_adc" {  } { { "de0nano_adc.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729695398822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-main " "Found design unit 1: top_level-main" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398823 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729695398823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tb-sim " "Found design unit 1: top_level_tb-sim" {  } { { "top_level_tb.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level_tb.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398824 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level_tb.vhd" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729695398824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_mcp4725.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_mcp4725.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MCP4725-Behavioral " "Found design unit 1: I2C_MCP4725-Behavioral" {  } { { "I2C_MCP4725.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/I2C_MCP4725.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398824 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MCP4725 " "Found entity 1: I2C_MCP4725" {  } { { "I2C_MCP4725.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/I2C_MCP4725.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729695398824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729695398824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729695398843 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "voltage_level top_level.vhd(52) " "Verilog HDL or VHDL warning at top_level.vhd(52): object \"voltage_level\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729695398845 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "virtual_clock virtual_clock:vclock " "Elaborating entity \"virtual_clock\" for hierarchy \"virtual_clock:vclock\"" {  } { { "top_level.vhd" "vclock" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729695398845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0nano_adc de0nano_adc:adc " "Elaborating entity \"de0nano_adc\" for hierarchy \"de0nano_adc:adc\"" {  } { { "top_level.vhd" "adc" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729695398846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master de0nano_adc:adc\|spi_master:spi_driver " "Elaborating entity \"spi_master\" for hierarchy \"de0nano_adc:adc\|spi_master:spi_driver\"" {  } { { "de0nano_adc.vhd" "spi_driver" { Text "D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729695398847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MCP4725 I2C_MCP4725:dac " "Elaborating entity \"I2C_MCP4725\" for hierarchy \"I2C_MCP4725:dac\"" {  } { { "top_level.vhd" "dac" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729695398849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sda_int I2C_MCP4725.vhd(20) " "Verilog HDL or VHDL warning at I2C_MCP4725.vhd(20): object \"sda_int\" assigned a value but never read" {  } { { "I2C_MCP4725.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/I2C_MCP4725.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729695398850 "|top_level|I2C_MCP4725:dac"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729695398945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 21:56:38 2024 " "Processing ended: Wed Oct 23 21:56:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729695398945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729695398945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729695398945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729695398945 ""}
