{
    "nworkers": 24,
    "declarations": [
        "sysmem",
        "L3_0", "L3_1", "L3_2", "L3_3",
        "L2_0_0", "L2_0_1", "L2_0_2", "L2_0_3", "L2_0_4", "L2_0_5",
        "L2_1_0", "L2_1_1", "L2_1_2", "L2_1_3", "L2_1_4", "L2_1_5",
        "L2_2_0", "L2_2_1", "L2_2_2", "L2_2_3", "L2_2_4", "L2_2_5",
        "L2_3_0", "L2_3_1", "L2_3_2", "L2_3_3", "L2_3_4", "L2_3_5",
        "GPU0", "GPU1",
        "Interconnect"
    ],
    "reachability": [
        ["sysmem", "L3_0"], ["sysmem", "L3_1"], ["sysmem", "L3_2"], ["sysmem", "L3_3"],
        ["L3_0", "L2_0_0"], ["L3_0", "L2_0_1"], ["L3_0", "L2_0_2"],
            ["L3_0", "L2_0_3"], ["L3_0", "L2_0_4"], ["L3_0", "L2_0_5"],
        ["L3_1", "L2_1_0"], ["L3_1", "L2_1_1"], ["L3_1", "L2_1_2"],
            ["L3_1", "L2_1_3"], ["L3_1", "L2_1_4"], ["L3_1", "L2_1_5"],
        ["L3_1", "L2_2_0"], ["L3_1", "L2_2_1"], ["L3_1", "L2_2_2"],
            ["L3_1", "L2_2_3"], ["L3_1", "L2_2_4"], ["L3_1", "L2_2_5"],
        ["L3_1", "L2_3_0"], ["L3_1", "L2_3_1"], ["L3_1", "L2_3_2"],
            ["L3_1", "L2_3_3"], ["L3_1", "L2_3_4"], ["L3_1", "L2_3_5"],
        ["sysmem", "GPU0"], ["sysmem", "GPU1"],
        ["sysmem", "Interconnect"]
    ],
    "pop_paths": {
        "default": ["L2_$(id / 6)_$(id % 6)", "L3_$(id / 6)", "sysmem"]
    },
    "steal_paths": {
        "default": ["L2_$(id / 6)_$(id % 6)", "L3_$(id / 6)", "sysmem"]
    }
}
