# Vivado FPGA Expert - DÃ¶kÃ¼man Ä°ndeksi

## ğŸ“š Ä°ndexlenmiÅŸ DÃ¶kÃ¼manlar

Bu dosya, RAG sistemine eklenen dÃ¶kÃ¼manlarÄ± listeler.

### Design Tools (Vivado)
- [ ] UG835 - Vivado Design Suite Tcl Command Reference Guide
- [ ] UG892 - Vivado Design Suite User Guide: Design Flows Overview
- [ ] UG893 - Vivado Design Suite User Guide: Using the Vivado IDE
- [ ] UG894 - Vivado Design Suite User Guide: Using Constraints
- [ ] UG901 - Vivado Design Suite User Guide: Synthesis
- [ ] UG904 - Vivado Design Suite User Guide: Implementation
- [ ] UG906 - Vivado Design Suite User Guide: Design Analysis and Closure
- [ ] UG912 - Vivado Design Suite Properties Reference Guide
- [ ] UG949 - UltraFast Design Methodology Guide
- [ ] UG994 - Vivado Design Suite User Guide: Designing IP Subsystems

### IP Cores
- [ ] PG057 - AXI Interconnect
- [ ] PG058 - FIFO Generator
- [ ] PG065 - Block Memory Generator
- [ ] PG080 - AXI DMA
- [ ] PG150 - AXI SmartConnect

### SoC & Embedded
- [ ] UG585 - Zynq-7000 SoC Technical Reference Manual
- [ ] UG1085 - Zynq UltraScale+ MPSoC Technical Reference Manual
- [ ] UG1144 - PetaLinux Tools Documentation

### Vitis HLS
- [ ] UG1399 - Vitis HLS User Guide
- [ ] UG1393 - Vitis Unified Software Platform Documentation

### Transceivers
- [ ] UG476 - 7 Series FPGAs GTX/GTH Transceivers
- [ ] UG576 - UltraScale Architecture GTH Transceivers

### Datasheets
- [ ] DS180 - Artix-7 FPGAs Data Sheet
- [ ] DS190 - Zynq-7000 SoC Data Sheet
- [ ] DS925 - Zynq UltraScale+ MPSoC Data Sheet

---

## ğŸ“Š Ä°statistikler

- **Toplam DÃ¶kÃ¼man:** 0 (henÃ¼z eklenmedi)
- **Toplam Sayfa:** 0
- **Toplam Chunk:** 0
- **Vector Database Boyutu:** 0 MB

---

## ğŸ”„ Son GÃ¼ncelleme

**Tarih:** HenÃ¼z indexleme yapÄ±lmadÄ±
**Vivado Versiyonu:** 2023.2 (hedef)

---

## ğŸ’¡ NasÄ±l KullanÄ±lÄ±r?

1. YukarÄ±daki dÃ¶kÃ¼manlarÄ± indirin
2. `official_docs/` klasÃ¶rÃ¼ne yerleÅŸtirin
3. `python setup_vivado_ai.py` Ã§alÄ±ÅŸtÄ±rÄ±n
4. Bu dosyadaki checkbox'larÄ± iÅŸaretleyin
