gpasm-1.7.0_beta1 (Jan 22 2015)_divuint.asm       2015-1-22  23:36:59          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Jan 22 2015) (Linux)
                      00004 ; This file was generated Thu Jan 22 23:36:59 2015
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divuint.c"
                      00009         list    p=33p78
                      00010         radix dec
                      00011         include "mc33p78.inc"
                      00001 
                      00002 ;mc33p78 header file
                      00003 ;define must write at first row
                      00004 
  000001B0            00005 INDF    EQU     0X01B0       
  000001B0            00006 INDF0   EQU     0X01B0
  000001B1            00007 INDF1   EQU     0X01B1
  000001B2            00008 INDF2   EQU     0X01B2
  000001B3            00009 HIBYTE  EQU     0X01B3
  000001B4            00010 FSR     EQU     0X01B4
  000001B4            00011 FSR0    EQU     0X01B4
  000001B5            00012 FSR1    EQU     0X1B5
  000001B6            00013 PCL     EQU     0X1B6
  000001B7            00014 PFLAG   EQU    0X1B7
  000001B7            00015 STATUS  EQU     0X1B7
  000001B8            00016 MCR     EQU     0X1B8
  000001B9            00017 INDF3   EQU    0X1B9   
  000001BA            00018 INTE    EQU     0X1BA
  000001BB            00019 INTF    EQU     0X1BB
  000001BC            00020 OSCM    EQU     0X1BC
                      00021 ;IOP0    EQU     0X1C0
                      00022 ;OEP0    EQU     0X1C1
                      00023 ;PUP0    EQU     0X1C2
                      00024 ;IOP1    EQU     0X1C4
                      00025 ;OEP1    EQU     0X1C5
                      00026 ;PUP1    EQU     0X1C6
  000001C8            00027 IOP1    EQU     0X1C8
  000001C9            00028 OEP1    EQU     0X1C9
  000001CA            00029 PUP1    EQU     0X1CA
                      00030 
  000001CE            00031 DKWP1    EQU     0X1CE
                      00032 
  000001D0            00033 IOP2    EQU     0X1D0
  000001D1            00034 OEP2    EQU     0X1D1
  000001D2            00035 PUP2    EQU     0X1D2
                      00036 ;T0DATA  EQU     0X1D3
                      00037 ;T1CR    EQU     0X1D4
                      00038 ;T1CNT   EQU     0X1D5
  000001D6            00039 DKWP2   EQU     0X1D6
  000001D7            00040 KBCR    EQU     0X1D7
  000001D8            00041 T0CR    EQU     0X1D8
  000001D9            00042 T0LOADH EQU     0X1D9
  000001DA            00043 T0LOADL  EQU     0X1DA
  000001DB            00044 T0LATFL   EQU     0X1DB
  000001DC            00045 T0LATFH EQU     0X1DC
                      00046 
  000001DD            00047 T0LATRL  EQU     0X1DD
  000001DE            00048 T0LATRH  EQU     0X1DE
                      00049 
  000001E0            00050 T1CR    EQU     0X1E0
  000001E1            00051 T1DATA  EQU     0X1E1
  000001E2            00052 T1LOAD  EQU     0X1E2
                      00053 
  000001E4            00054 OPCR0   EQU     0X1E4
  000001E5            00055 OPCR1   EQU     0X1E5
  000001E6            00056 DKW0    EQU     0X1E6
  000001E7            00057 DKW1    EQU     0X1E7
                      00058 
                      00059 ;pflag bit 
                      00060 #define         Z       PFLAG,2
                      00061 #define         DC      PFLAG,1
                      00062 #define         C       PFLAG,0 
                      00063 
                      00064 ;MCR
                      00065 #define         GIE     MCR,7
                      00066 #DEFINE         TO      MCR,5
                      00067 #DEFINE         PD      MCR,4
                      00068 #DEFINE         MINT11  MCR,3
                      00069 
                      00070 
                      00071 ;INTE
                      00072 #define         KBIE    INTE,7
                      00073 #DEFINE         INT1IE  INTE,3
                      00074 #DEFINE         INT0IE  INTE,2
                      00075 #DEFINE         T1IE    INTE,1
                      00076 #define         T0IE    INTE,0
                      00077 
                      00078 ;INTF
                      00079 #DEFINE         KBIF    INTF,7
                      00080 #DEFINE         T0RF    INTF,6
                      00081 #DEFINE         INT1IF  INTF,3
                      00082 #DEFINE         INT0IF  INTF,2
                      00083 #DEFINE         T1IF    INTF,1
                      00084 #DEFINE         T0IF    INTF,0
                      00085 
                      00086 ;DKW0
                      00087 #DEFINE         DKWE    DKW0,7
                      00088 #DEFINE         IROS    DKW0,6
                      00089 #DEFINE         IROT    DKW0,5         
                      00090 #DEFINE         WSEL0   DKW0,4
                      00091 #DEFINE         WSEL1   DKW0,3
                      00092 #DEFINE         RSEL    DKW0,2
                      00093 #DEFINE         ISEL1   DKW0,1
                      00094 #define         ISEL0   DKW0,0 
                      00095 
                      00096 #define                                 HFEN            OSCM,0
                      00097 #define                                 LFEN            OSCM,1
                      00098 #define                                 CLKS            OSCM,2
                      00099 #define                                 STBH            OSCM,4
                      00100 #DEFINE                                 STBL            OSCM,5
                      00101 
                      00102 ;T0CR
                      00103 #DEFINE         TC0EN   T0CR,7
                      00104 ;#DEFINE  
                      00105 
                      00106 ;T1CR
                      00107 #DEFINE         TC1EN   T1CR,7
                      00108          
                      00109     
                      00110 
                      00111 
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divuint
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divuint_0  udata
0000                  00038 r0x1001 res     1
0000                  00039 r0x1000 res     1
0001                  00040 r0x1003 res     1
0001                  00041 r0x1002 res     1
0002                  00042 r0x1004 res     1
0002                  00043 r0x1005 res     1
0003                  00044 r0x1006 res     1
0003                  00045 r0x1007 res     1
0004                  00046 r0x1009 res     1
                      00047 ;--------------------------------------------------------
                      00048 ; initialized data
                      00049 ;--------------------------------------------------------
                      00050 ;--------------------------------------------------------
                      00051 ; overlayable items in internal ram 
                      00052 ;--------------------------------------------------------
                      00053 ;       udata_ovr
                      00054 ;--------------------------------------------------------
                      00055 ; code
                      00056 ;--------------------------------------------------------
                      00057 code__divuint   code
                      00058 ;***
                      00059 ;  pBlock Stats: dbName = C
                      00060 ;***
                      00061 ;entry:  __divuint      ;Function start
                      00062 ; 2 exit points
                      00063 ;has an exit
                      00064 ;15 compiler assigned registers:
                      00065 ;   r0x1000
                      00066 ;   STK00
                      00067 ;   r0x1001
                      00068 ;   STK01
                      00069 ;   r0x1002
                      00070 ;   STK02
                      00071 ;   r0x1003
                      00072 ;   r0x1004
                      00073 ;   r0x1005
                      00074 ;   r0x1006
                      00075 ;   r0x1007
                      00076 ;   r0x1008
                      00077 ;   r0x1009
                      00078 ;   r0x100A
                      00079 ;   r0x100B
                      00080 ;; Starting pCode block
                      00081 ;;[ICODE] ../libsdcc/_divuint.c:30:  _entry($12) :
                      00082 ;;[ICODE] ../libsdcc/_divuint.c:30:     proc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0000                  00083 __divuint       ;Function start
                      00084 ; 2 exit points
                      00085 ;;[ICODE] ../libsdcc/_divuint.c:30: iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00086 ;       .line   30; "../libsdcc/_divuint.c"     _divuint (unsigned int a, unsigned int b)
0000   5600           00087         MOVRA   r0x1000
0001   5800           00088         MOVAR   STK00
0002   5600           00089         MOVRA   r0x1001
                      00090 ;;[ICODE] ../libsdcc/_divuint.c:30: iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0003   5800           00091         MOVAR   STK01
0004   5600           00092         MOVRA   r0x1002
0005   5800           00093         MOVAR   STK02
0006   5600           00094         MOVRA   r0x1003
                      00095 ;;[ICODE] ../libsdcc/_divuint.c:32:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] := 0x0 {unsigned-int literal}
                      00096 ;       .line   32; "../libsdcc/_divuint.c"     unsigned int result = 0;
0007   7600           00097         CLRR    r0x1004
0008   7600           00098         CLRR    r0x1005
                      00099 ;;[ICODE] ../libsdcc/_divuint.c:33:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] := 0x1 {unsigned-int literal}
                      00100 ;       .line   33; "../libsdcc/_divuint.c"     unsigned int mask = 0x01;
0009   3C01           00101         MOVAI   0x01
000A   5600           00102         MOVRA   r0x1006
000B   7600           00103         CLRR    r0x1007
                      00104 ;;[ICODE] ../libsdcc/_divuint.c:36:     if iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] != 0 goto _whilecontinue_0($3)
                      00105 ;       .line   36; "../libsdcc/_divuint.c"     if (!b) return (unsigned int)-1;
000C   5800           00106         MOVAR   r0x1003
000D   5C00           00107         ORAR    r0x1002
000E   E5B7           00108         JBSET   STATUS,2
000F   A000           00109         GOTO    _00107_DS_
                      00110 ;;[ICODE] ../libsdcc/_divuint.c:36:     ret 0xffff {unsigned-int literal}
0010   3CFF           00111         MOVAI   0xff
0011   5600           00112         MOVRA   STK00
0012   3CFF           00113         MOVAI   0xff
0013   A000           00114         GOTO    _00115_DS_
                      00115 ;;[ICODE] ../libsdcc/_divuint.c:40:  _whilecontinue_0($3) :
                      00116 ;;[ICODE] ../libsdcc/_divuint.c:40:     iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] = (unsigned-long-int register)iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
0014                  00117 _00107_DS_
                      00118 ;       .line   40; "../libsdcc/_divuint.c"     while (!(b & (1UL << (8*sizeof(unsigned int)-1)))) {
0014   5800           00119         MOVAR   r0x1003
                      00120 ;;1     MOVRA   r0x1008
0015   5800           00121         MOVAR   r0x1002
0016   5600           00122         MOVRA   r0x1009
                      00123 ;;1     CLRR    r0x100A
                      00124 ;;1     CLRR    r0x100B
                      00125 ;;[ICODE] ../libsdcc/_divuint.c:40:     iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] & 0x8000 {unsigned-long-int literal}
0017   FE00           00126         JBCLR   r0x1009,7
0018   A000           00127         GOTO    _00112_DS_
                      00128 ;;[ICODE] ../libsdcc/_divuint.c:40:     if iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00129 ;;[ICODE] ../libsdcc/_divuint.c:41:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] << 0x1 {const-unsigned-char literal}
                      00130 ;       .line   41; "../libsdcc/_divuint.c"     b <<= 1;
0019   D1B7           00131         BCLR    STATUS,0
001A   5200           00132         RLR     r0x1003
001B   5200           00133         RLR     r0x1002
                      00134 ;;[ICODE] ../libsdcc/_divuint.c:42:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] << 0x1 {const-unsigned-char literal}
                      00135 ;       .line   42; "../libsdcc/_divuint.c"     mask <<= 1;
001C   D1B7           00136         BCLR    STATUS,0
001D   5200           00137         RLR     r0x1006
001E   5200           00138         RLR     r0x1007
                      00139 ;;[ICODE] ../libsdcc/_divuint.c:42:      goto _whilecontinue_0($3)
001F   A000           00140         GOTO    _00107_DS_
                      00141 ;;[ICODE] ../libsdcc/_divuint.c:47:  _whilecontinue_1($8) :
                      00142 ;;[ICODE] ../libsdcc/_divuint.c:47:     if iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] == 0 goto _whilebreak_1($10)
0020                  00143 _00112_DS_
                      00144 ;       .line   47; "../libsdcc/_divuint.c"     while (mask) {
0020   5800           00145         MOVAR   r0x1006
0021   5C00           00146         ORAR    r0x1007
0022   F5B7           00147         JBCLR   STATUS,2
0023   A000           00148         GOTO    _00114_DS_
                      00149 ;;[ICODE] ../libsdcc/_divuint.c:48:     iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] < iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00150 ;       .line   48; "../libsdcc/_divuint.c"     if (a >= b) {
0024   5800           00151         MOVAR   r0x1002
0025   4800           00152         RSUBAR  r0x1000
0026   E5B7           00153         JBSET   STATUS,2
0027   A000           00154         GOTO    _00129_DS_
0028   5800           00155         MOVAR   r0x1003
0029   4800           00156         RSUBAR  r0x1001
002A                  00157 _00129_DS_
002A   E1B7           00158         JBSET   STATUS,0
002B   A000           00159         GOTO    _00111_DS_
                      00160 ;;genSkipc:3246: created from rifx:0xbff28e20
                      00161 ;;[ICODE] ../libsdcc/_divuint.c:48:     if iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00162 ;;[ICODE] ../libsdcc/_divuint.c:49:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] = iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] + iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ]
                      00163 ;       .line   49; "../libsdcc/_divuint.c"     result += mask;
002C   5800           00164         MOVAR   r0x1006
002D   7E00           00165         ADDRA   r0x1004
002E   5800           00166         MOVAR   r0x1007
002F   F1B7           00167         JBCLR   STATUS,0
0030   6000           00168         JZAR    r0x1007
0031   7E00           00169         ADDRA   r0x1005
                      00170 ;;[ICODE] ../libsdcc/_divuint.c:50:     iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] - iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00171 ;       .line   50; "../libsdcc/_divuint.c"     a -= b;
0032   5800           00172         MOVAR   r0x1003
0033   4A00           00173         RSUBRA  r0x1001
0034   5800           00174         MOVAR   r0x1002
0035   E1B7           00175         JBSET   STATUS,0
0036   6000           00176         JZAR    r0x1002
0037   4A00           00177         RSUBRA  r0x1000
                      00178 ;;[ICODE] ../libsdcc/_divuint.c:50:  _iffalse_1($7) :
                      00179 ;;[ICODE] ../libsdcc/_divuint.c:52:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] >> 0x1 {const-unsigned-char literal}
                      00180 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=2, sign=0, same=1, offr=0
0038                  00181 _00111_DS_
                      00182 ;       .line   52; "../libsdcc/_divuint.c"     b >>= 1;
0038   D1B7           00183         BCLR    STATUS,0
0039   4E00           00184         RRR     r0x1002
003A   4E00           00185         RRR     r0x1003
                      00186 ;;[ICODE] ../libsdcc/_divuint.c:53:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] >> 0x1 {const-unsigned-char literal}
                      00187 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=2, sign=0, same=1, offr=0
                      00188 ;       .line   53; "../libsdcc/_divuint.c"     mask >>= 1;
003B   D1B7           00189         BCLR    STATUS,0
003C   4E00           00190         RRR     r0x1007
003D   4E00           00191         RRR     r0x1006
                      00192 ;;[ICODE] ../libsdcc/_divuint.c:53:      goto _whilecontinue_1($8)
003E   A000           00193         GOTO    _00112_DS_
                      00194 ;;[ICODE] ../libsdcc/_divuint.c:53:  _whilebreak_1($10) :
                      00195 ;;[ICODE] ../libsdcc/_divuint.c:56:     ret iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ]
003F                  00196 _00114_DS_
                      00197 ;       .line   56; "../libsdcc/_divuint.c"     return result;
003F   5800           00198         MOVAR   r0x1004
0040   5600           00199         MOVRA   STK00
0041   5800           00200         MOVAR   r0x1005
                      00201 ;;[ICODE] ../libsdcc/_divuint.c:56:  _return($11) :
                      00202 ;;[ICODE] ../libsdcc/_divuint.c:56:     eproc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0042                  00203 _00115_DS_
0042   000C           00204         RETURN  
                      00205 ; exit point of __divuint
                      00206 
                      00207 
                      00208 ;       code size estimation:
                      00209 ;          67+    0 =    67 instructions (  134 byte)
                      00210 
                      00211         end
gpasm-1.7.0_beta1 (Jan 22 2015)_divuint.asm       2015-1-22  23:36:59          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

DKW0                              000001E6
DKW1                              000001E7
DKWP1                             000001CE
DKWP2                             000001D6
FSR                               000001B4
FSR0                              000001B4
FSR1                              000001B5
HIBYTE                            000001B3
INDF                              000001B0
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INTE                              000001BA
INTF                              000001BB
IOP1                              000001C8
IOP2                              000001D0
KBCR                              000001D7
MCR                               000001B8
OEP1                              000001C9
OEP2                              000001D1
OPCR0                             000001E4
OPCR1                             000001E5
OSCM                              000001BC
PCL                               000001B6
PFLAG                             000001B7
PUP1                              000001CA
PUP2                              000001D2
STATUS                            000001B7
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CR                              000001D8
T0LATFH                           000001DC
T0LATFL                           000001DB
T0LATRH                           000001DE
T0LATRL                           000001DD
T0LOADH                           000001D9
T0LOADL                           000001DA
T1CR                              000001E0
T1DATA                            000001E1
T1LOAD                            000001E2
_00107_DS_                        00000014
_00111_DS_                        00000038
_00112_DS_                        00000020
_00114_DS_                        0000003F
_00115_DS_                        00000042
_00129_DS_                        0000002A
__33P78                           00000001
__divuint                         00000000
r0x1000                           00000001
r0x1001                           00000000
r0x1002                           00000003
r0x1003                           00000002
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1009                           00000008
C                                 PFLAG,0
CLKS                              OSCM,2
DC                                PFLAG,1
DKWE                              DKW0,7
GIE                               MCR,7
HFEN                              OSCM,0
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
IROS                              DKW0,6
IROT                              DKW0,5
ISEL0                             DKW0,0
ISEL1                             DKW0,1
KBIE                              INTE,7
KBIF                              INTF,7
LFEN                              OSCM,1
MINT11                            MCR,3
PD                                MCR,4
RSEL                              DKW0,2
STBH                              OSCM,4
STBL                              OSCM,5
T0IE                              INTE,0
T0IF                              INTF,0
T0RF                              INTF,6
T1IE                              INTE,1
T1IF                              INTF,1
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
WSEL0                             DKW0,4
WSEL1                             DKW0,3
Z                                 PFLAG,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

