Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Aug 13 17:17:15 2018
| Host         : DESKTOP-JKG1DO6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |              21 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------+-----------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+-----------------------+-----------------------+------------------+----------------+
|  int_clk_BUFG      |                       | rr/q111_out           |                1 |              1 |
|  int_clk_BUFG      | rr/qml                | rr/qml15_out          |                1 |              1 |
|  rr/RB0            |                       |                       |                1 |              1 |
|  vga/R0            |                       |                       |                1 |              1 |
|  int_clk_BUFG      | rr/X_ball[10]_i_2_n_0 | rr/X_ball[10]_i_1_n_0 |                3 |              4 |
|  int_clk_BUFG      |                       |                       |                5 |              5 |
|  int_clk_BUFG      | rr/X_ball[10]_i_2_n_0 | rr/X_ball[8]_i_1_n_0  |                3 |              5 |
|  xxx/inst/clk_out1 | vga/vsenable          |                       |                3 |             10 |
|  int_clk_BUFG      | rr/Y_ball[10]_i_2_n_0 | rr/Y_ball[10]_i_1_n_0 |                5 |             11 |
|  int_clk_BUFG      | db/E[0]               |                       |                6 |             11 |
|  xxx/inst/clk_out1 |                       |                       |                6 |             11 |
|  clk_IBUF_BUFG     |                       |                       |               10 |             18 |
|  clk_IBUF_BUFG     |                       | c33/clear             |                7 |             25 |
+--------------------+-----------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 4      |                     1 |
| 5      |                     2 |
| 10     |                     1 |
| 11     |                     3 |
| 16+    |                     2 |
+--------+-----------------------+


