[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TMS320VC5509APGE production of TEXAS INSTRUMENTS from the text:TMS320VC5509A Fixed-Point\nDigital Signal Processor\nData Manual\nLiterature Number: SPRS205K\nNovember 2002 − Revised January 2008\n/C0080/C0082/C0079/C0068/C0085/C0067/C0084/C0073/C0079/C0078  /C0068/C0065/C0084/C0065  /C0105/C0110/C0102/C0111/C0114/C0109/C0097/C0116/C0105/C0111/C0110  /C0105/C0115 /C0099/C0117/C0114/C0114/C0101/C0110/C0116  /C0097/C0115 /C0111/C0102 /C0112/C0117/C0098/C0108/C0105/C0099/C0097/C0116/C0105/C0111/C0110  /C0100/C0097/C0116/C0101/C0046\n/C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0115  /C0099/C0111/C0110/C0102/C0111/C0114/C0109  /C0116/C0111 /C0115/C0112/C0101/C0099/C0105/C0102/C0105/C0099/C0097/C0116/C0105/C0111/C0110/C0115  /C0112/C0101/C0114 /C0116/C0104/C0101 /C0116/C0101/C0114/C0109/C0115  /C0111/C0102 /C0084/C0101/C0120/C0097/C0115  /C0073/C0110/C0115/C0116/C0114/C0117/C0109/C0101/C0110/C0116/C0115\n/C0115/C0116/C0097/C0110/C0100/C0097/C0114/C0100  /C0119/C0097/C0114/C0114/C0097/C0110/C0116/C0121/C0046  /C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0105/C0111/C0110  /C0112/C0114/C0111/C0099/C0101/C0115/C0115/C0105/C0110/C0103  /C0100/C0111/C0101/C0115  /C0110/C0111/C0116 /C0110/C0101/C0099/C0101/C0115/C0115/C0097/C0114/C0105/C0108/C0121  /C0105/C0110/C0099/C0108/C0117/C0100/C0101\n/C0116/C0101/C0115/C0116/C0105/C0110/C0103  /C0111/C0102 /C0097/C0108/C0108 /C0112/C0097/C0114/C0097/C0109/C0101/C0116/C0101/C0114/C0115/C0046\n\nRevision History\n3 November 2002 − Revised January 2008 SPRS205KREVISION HISTORY\nThis revision history highlights the technical changes made to SPRS205J to generate SPRS205K.\nPAGE(S)\nNO.ADDITIONS/CHANGES/DELETIONS\n20Table 2−3, Signal Descriptions (Continued):− Updated/changed D[15:0] FUNCTION  description from “... The data bus keepers are disabled at reset, ...” to “... The\ndata bus keepers are enabled at reset, ...”.\nRevision History\n4 November 2002 − Revised January 2008 SPRS205K\nContents\n5 November 2002 − Revised January 2008 SPRS205KContents\nSection Page\n1 TMS320VC5509A Features 13 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n2 Introduction 14 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . \n2.1 Description 14 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . \n2.2 Pin Assignments 15 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . \n2.2.1 Terminal Assignments for the GHH and ZHH Packages 15 . . . . . . . . . . . . . . . . . . . . . . \n2.2.2 Pin Assignments for the PGE Package 17 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n2.3 Signal Descriptions 19 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3 Functional Overview 31 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . \n3.1 Memory 32 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . \n3.1.1 On-Chip Dual-Access RAM (DARAM) 32 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.1.2 On-Chip Single-Access RAM (SARAM) 32 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.1.3 On-Chip Read-Only Memory (ROM) 33 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.1.4 Memory Map 33 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.1.5 Boot Configuration 36 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.2 Peripherals 37 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . \n3.3 Direct Memory Access (DMA) Controller 37 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.3.1 DMA Channel Control Register (DMA_CCR) 38 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.4 I 2C Interface 39 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . \n3.5 Configurable External Buses 39 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.5.1 External Bus Selection Register (EBSR) 40 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.5.2 Parallel Port 42 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.5.3 Parallel Port Signal Routing 43 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.5.4 Serial Ports 45 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.6 General-Purpose Input/Output (GPIO) Ports 46 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.6.1 Dedicated General-Purpose I/O 46 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.6.2 Address Bus General-Purpose I/O 47 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.6.3 EHPI General-Purpose I/O 49 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.7 System Register 51 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . \n3.8 USB Clock Generation 51 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.9 Memory-Mapped Registers 54 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.10 Peripheral Register Description 56 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.11 Interrupts 73 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . \n3.11.1 IFR and IER Registers 74 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.11.2 Interrupt Timing 76 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.11.3 Waking Up From IDLE Condition 76 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3.11.4 Idling Clock Domain When External Parallel Bus Operating in EHPI Mode 76 . . . . . . \n4 Support 77 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . \n4.1 Notices Concerning JTAG (IEEE 1149.1) Boundary Scan Test Capability 77 . . . . . . . . . . . . . . . . . \n4.1.1 Initialization Requirements for Boundary Scan Test 77 . . . . . . . . . . . . . . . . . . . . . . . . . . \n4.1.2 Boundary Scan Description Language (BSDL) Model 77 . . . . . . . . . . . . . . . . . . . . . . . . \nContents\n6 November 2002 − Revised January 2008 SPRS205KSection Page\n4.2 Documentation Support 77 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n4.3 Device and Development-Support Tool Nomenclature 78 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n4.4 TMS320VC5509A Device Nomenclature 79 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5 Electrical Specifications 80 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  \n5.1 Absolute Maximum Ratings 80 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.2 Recommended Operating Conditions 81 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.2.1 Recommended Operating Conditions for CV DD = 1.2 V (108 MHz) 81 . . . . . . . . . . . . . \n5.2.2 Recommended Operating Conditions for CV DD = 1.35 V (144 MHz) 82 . . . . . . . . . . . \n5.2.3 Recommended Operating Conditions for CV DD = 1.6 V (200 MHz) 83 . . . . . . . . . . . . . \n5.3 Electrical Characteristics 84 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.3.1 Electrical Characteristics Over Recommended Operating Case Temperature\nRange for CV DD = 1.2 V (108 MHz)  84 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.3.2 Electrical Characteristics Over Recommended Operating Case Temperature\nRange for CV DD = 1.35 V (144 MHz)  85 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.3.3 Electrical Characteristics Over Recommended Operating Case Temperature\nRange for CV DD = 1.6 V (200 MHz)  86 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.4 ESD Performance 87 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  \n5.5 Timing Parameter Symbology 87 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.6 Clock Options 88 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . \n5.6.1 Internal System Oscillator With External Crystal 88 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.6.2 Layout Considerations 89 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.6.3 Clock Generation in Bypass Mode (DPLL Disabled) 90 . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.6.4 Clock Generation in Lock Mode (DPLL Synthesis Enabled) 91 . . . . . . . . . . . . . . . . . . . \n5.6.5 Real-Time Clock Oscillator With External Crystal 92 . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.7 Memory Interface Timings 93 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.7.1 Asynchronous Memory Timings 93 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.7.2 Synchronous DRAM (SDRAM) Timings 96 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.8 Reset Timings 104 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . \n5.8.1 Power-Up Reset (On-Chip Oscillator Active) 104 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.8.2 Power-Up Reset (On-Chip Oscillator Inactive) 105 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.8.3 Warm Reset 106 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.9 External Interrupt Timings 107 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.10 Wake-Up From IDLE 107 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.11 XF Timings 108 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . \n5.12 General-Purpose Input/Output (GPIOx) Timings 109 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.13 TIN/TOUT Timings (Timer0 Only) 110 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.14 Multichannel Buffered Serial Port (McBSP) Timings 111 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.14.1 McBSP0 Timings 111 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.14.2 McBSP1 and McBSP2 Timings 113 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.14.3 McBSP as SPI Master or Slave Timings 116 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.14.4 McBSP General-Purpose I/O Timings 124 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.15 Enhanced Host-Port Interface (EHPI) Timings 125 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.16 I 2C Timings 131 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . \n5.17 MultiMedia Card (MMC) Timings 134 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.18 Secure Digital (SD) Card Timings 135 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.19 Universal Serial Bus (USB) Timings 136 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5.20 ADC Timings 138 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . \nContents\n7 November 2002 − Revised January 2008 SPRS205KSection Page\n6 Mechanical Data 139 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . \n6.1 Package Thermal Resistance Characteristics 139 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n6.2 Packaging Information 139 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nFigures\n8 November 2002 − Revised January 2008 SPRS205KList of Figures \nFigure Page\n2−1 179-Terminal GHH and ZHH Ball Grid Array (Bottom View) 15 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n2−2 144-Pin PGE Low-Profile Quad Flatpack (Top View) 17 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−1 Block Diagram of the TMS320VC5509A 31 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−2 TMS320VC5509A Memory Map (PGE Package) 34 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−3 TMS320VC5509A Memory Map (GHH and ZHH Packages) 35 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−4 DMA_CCR Bit Locations 38 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−5 External Bus Selection Register 40 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−6 Parallel Port Signal Routing 43 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−7 Parallel Port (EMIF) Signal Interface 44 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−8 I/O Direction Register (IODIR) Bit Layout 46 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−9 I/O Data Register (IODATA) Bit Layout 47 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−10 Address/GPIO Enable Register (AGPIOEN) Bit Layout 47 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−11 Address/GPIO Direction Register (AGPIODIR) Bit Layout 48 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−12 Address/GPIO Data Register (AGPIODATA) Bit Layout 48 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−13 EHPI GPIO Enable Register (EHPIGPIOEN) Bit Layout 49 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−14 EHPI GPIO Direction Register (EHPIGPIODIR) Bit Layout 49 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−15 EHPI GPIO Data Register (EHPIGPIODATA) Bit Layout 50 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−16 System Register Bit Locations 51 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−17 USB Clock Generation 51 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  \n3−18 USB PLL Selection and Status Register Bit Layout 52 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−19 USB APLL Clock Mode Register Bit Layout 52 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−20 IFR0 and IER0 Bit Locations 74 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−21 IFR1 and IER1 Bit Locations 75 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n4−1 Device Nomenclature for the TMS320VC5509A 79 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−1 3.3-V Test Load Circuit 87 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  \n5−2 Internal System Oscillator With External Crystal 88 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−3 Bypass Mode Clock Timings 90 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−4 External Multiply-by-N Clock Timings 92 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−5 Real-Time Clock Oscillator With External Crystal 92 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−6 Asynchronous Memory Read Timings 94 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−7 Asynchronous Memory Write Timings 95 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−8 Three SDRAM Read Commands 97 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−9 Three SDRAM WRT Commands 98 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−10 SDRAM ACTV Command 99 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−11 SDRAM DCAB Command 100 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−12 SDRAM REFR Command 101 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nFigures\n9 November 2002 − Revised January 2008 SPRS205KFigure Page\n5−13 SDRAM MRS Command 102 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−14 SDRAM Self-Refresh Command 103 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−15 Power-Up Reset (On-Chip Oscillator Active) Timings 104 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−16 Power-Up Reset (On-Chip Oscillator Inactive) Timings 105 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−17 Reset Timings 106 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . \n5−18 External Interrupt Timings 107 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−19 Wake-Up From IDLE Timings 107 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−20 XF Timings 108 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . \n5−21 General-Purpose Input/Output (IOx) Signal Timings 109 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−22 TIN/TOUT Timings When Configured as Inputs 110 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−23 TIN/TOUT Timings When Configured as Outputs 110 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−24 McBSP Receive Timings 115 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−25 McBSP Transmit Timings 115 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−26 McBSP Timings as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0 117 . . . . . . . . . . . . . . . . . . . . . . . \n5−27 McBSP Timings as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0 119 . . . . . . . . . . . . . . . . . . . . . . . \n5−28 McBSP Timings as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1 121 . . . . . . . . . . . . . . . . . . . . . . . \n5−29 McBSP Timings as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1 123 . . . . . . . . . . . . . . . . . . . . . . . \n5−30 McBSP General-Purpose I/O Timings 124 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−31 HINT  Timings 126 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . \n5−32 EHPI Nonmultiplexed Read/Write Timings 126 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−33 EHPI Multiplexed Memory (HPID) Read/Write Timings Without Autoincrement 127 . . . . . . . . . . . . . . . . \n5−34 EHPI Multiplexed Memory (HPID) Read Timings With Autoincrement 128 . . . . . . . . . . . . . . . . . . . . . . . . \n5−35 EHPI Multiplexed Memory (HPID) Write Timings With Autoincrement 129 . . . . . . . . . . . . . . . . . . . . . . . . \n5−36 EHPI Multiplexed Register Read/Write Timings 130 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−37 I 2C Receive Timings 132 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . \n5−38 I 2C Transmit Timings 133 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . \n5−39 MultiMedia Card (MMC) Timings 134 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−40 Secure Digital (SD) Timings 135 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−41 USB Timings 136 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . \n5−42 Full-Speed Loads 137 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . \nTables\n10 November 2002 − Revised January 2008 SPRS205KList of Tables\nTable Page\n2−1 Pin Assignments for the GHH and ZHH Packages  16 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n2−2 Pin Assignments for the PGE Package 18 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n2−3 Signal Descriptions  19 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . \n3−1 DARAM Blocks 32 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . \n3−2 SARAM Blocks 32 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . \n3−3 Boot Configuration Summary 36 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−4 Synchronization Control Function  38 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−5 External Bus Selection Register Bit Field Description 40 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−6 TMS320VC5509A Parallel Port Signal Routing 42 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−7 TMS320VC5509A Serial Port1 Signal Routing 45 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−8 TMS320VC5509A Serial Port2 Signal Routing 45 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−9 I/O Direction Register (IODIR) Bit Functions  46 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−10 I/O Data Register (IODATA) Bit Functions 47 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−11 Address/GPIO Enable Register (AGPIOEN) Bit Functions 47 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−12 Address/GPIO Direction Register (AGPIODIR) Bit Functions 48 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−13 Address/GPIO Data Register (AGPIODATA) Bit Functions 48 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−14 EHPI GPIO Enable Register (EHPIGPIOEN) Bit Functions 49 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−15 EHPI GPIO Direction Register (EHPIGPIODIR) Bit Functions 49 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−16 EHPI GPIO Data Register (EHPIGPIODATA) Bit Functions 50 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−17 System Register Bit Fields 51 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−18 USB PLL Selection and Status Register Bit Functions 52 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−19 USB APLL Clock Mode Register Bit Functions  52 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−20 M and D Values Based on MODE, DIV, and K 53 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−21 CPU Memory-Mapped Registers  54 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−22 Idle Control, Status, and System Registers 56 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−23 External Memory Interface Registers 56 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−24 DMA Configuration Registers  57 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−25 Real-Time Clock Registers 63 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−26 Clock Generator 63 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . \n3−27 Timers 63 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . \n3−28 Multichannel Serial Port #0  64 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−29 Multichannel Serial Port #1  65 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−30 Multichannel Serial Port #2  66 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−31 GPIO 67 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . \n3−32 Device Revision ID 67 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . \n3−33 I 2C Module Registers 67 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  \n3−34 Watchdog Timer Registers 68 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−35 MMC/SD1 Module Registers  68 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−36 MMC/SD2 Module Registers 69 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−37 USB Module Registers  70 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−38 Analog-to-Digital Controller (ADC) Registers 72 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−39 External Bus Selection Register 72 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−40 Interrupt Table 73 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . \n3−41 IFR0 and IER0 Register Bit Fields  74 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n3−42 IFR1 and IER1 Register Bit Fields 75 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nTables\n11 November 2002 − Revised January 2008 SPRS205KTable Page\n5−1 Recommended Crystal Parameters 88 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−2 CLKIN Timing Requirements 90 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−3 CLKOUT Switching Characteristics 90 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−4 Multiply-By-N Clock Option Timing Requirements 91 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−5 Multiply-By-N Clock Option Switching Characteristics 91 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−6 Recommended RTC Crystal Parameters 92 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−7 Asynchronous Memory Cycle Timing Requirements 93 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−8 Asynchronous Memory Cycle Switching Characteristics 93 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−9 Synchronous DRAM Cycle Timing Requirements 96 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−10 Synchronous DRAM Cycle Switching Characteristics 96 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−11 Power-Up Reset (On-Chip Oscillator Active) Timing Requirements 104 . . . . . . . . . . . . . . . . . . . . . . . . . \n5−12 Power-Up Reset (On-Chip Oscillator Inactive) Timing Requirements 105 . . . . . . . . . . . . . . . . . . . . . . . . \n5−13 Power-Up Reset (On-Chip Oscillator Inactive) Switching Characteristics 105 . . . . . . . . . . . . . . . . . . . . \n5−14 Reset Timing Requirements 106 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−15 Reset Switching Characteristics 106 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−16 External Interrupt Timing Requirements 107 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−17 Wake-Up From IDLE Switching Characteristics 107 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−18 XF Switching Characteristics 108 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−19 GPIO Pins Configured as Inputs Timing Requirements 109 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−20 GPIO Pins Configured as Outputs Switching Characteristics 109 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−21 TIN/TOUT Pins Configured as Inputs Timing Requirements 110 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−22 TIN/TOUT Pins Configured as Outputs Switching Characteristics 110 . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−23 McBSP0 Timing Requirements 111 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−24 McBSP0 Switching Characteristics 112 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−25 McBSP1 and McBSP2 Timing Requirements 113 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−26 McBSP1 and McBSP2 Switching Characteristics 114 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−27 McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0) 116 . . . . . . . . . . \n5−28 McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0) 116 . . . . . . \n5−29 McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0) 118 . . . . . . . . . . \n5−30 McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0) 118 . . . . . . . \n5−31 McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1) 120 . . . . . . . . . . \n5−32 McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1) 120 . . . . . . \n5−33 McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1) 122 . . . . . . . . . . \n5−34 McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1) 122 . . . . . . . \n5−35 McBSP General-Purpose I/O Timing Requirements 124 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−36 McBSP General-Purpose I/O Switching Characteristics 124 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−37 EHPI Timing Requirements 125 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−38 EHPI Switching Characteristics 125 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−39 I 2C Signals (SDA and SCL) Timing Requirements 131 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−40 I 2C Signals (SDA and SCL) Switching Characteristics 133 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−41 MultiMedia Card (MMC) Timing Requirements 134 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−42 MultiMedia Card (MMC) Switching Characteristics 134 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−43 Secure Digital (SD) Card Timing Requirements 135 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−44 Secure Digital (SD) Card Switching Characteristics 135 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−45 Universal Serial Bus (USB) Characteristics 136 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n5−46 ADC Characteristics 138 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . \nTables\n12 November 2002 − Revised January 2008 SPRS205KTable Page\n6−1 Thermal Resistance Characteristics (Ambient)  139 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n6−2 Thermal Resistance Characteristics (Case) 139 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nFeatures\n13 November 2002 − Revised January 2008 SPRS205K1 TMS320VC5509A Features\n/C0068High-Performance, Low-Power, Fixed-Point\nTMS320C55x \uf8ea Digital Signal Processor\n− 9.26-, 6.95-, 5-ns Instruction Cycle Time\n− 108-, 144-, 200-MHz Clock Rate− One/Two Instruction(s) Executed per\nCycle\n− Dual Multipliers [Up to 400 Million\nMultiply-Accumulates per Second(MMACS)]\n− Two Arithmetic/Logic Units (ALUs)− Three Internal Data/Operand Read Buses\nand Two Internal Data/Operand WriteBuses\n/C0068128K x 16-Bit On-Chip RAM, Composed of:\n− 64K Bytes of Dual-Access RAM (DARAM)\n8 Blocks of 4K × 16-Bit\n− 192K Bytes of Single-Access RAM\n(SARAM) 24 Blocks of 4K × 16-Bit\n/C006864K Bytes of One-Wait-State On-Chip ROM\n(32K × 16-Bit)\n/C00688M × 16-Bit Maximum Addressable External\nMemory Space (Synchronous DRAM)\n/C006816-Bit External Parallel Bus MemorySupporting Either:\n− External Memory Interface (EMIF) With\nGPIO Capabilities and Glueless Interface\nto:\n− Asynchronous Static RAM (SRAM)\n− Asynchronous EPROM− Synchronous DRAM (SDRAM)\n− 16-Bit Parallel Enhanced Host-Port\nInterface (EHPI) With GPIO Capabilities\n/C0068Programmable Low-Power Control of Six\nDevice Functional Domains\n/C0068On-Chip Scan-Based Emulation Logic/C0068On-Chip Peripherals\n− Two 20-Bit Timers\n− Watchdog Timer− Six-Channel Direct Memory Access\n(DMA) Controller\n− Three Serial Ports Supporting a\nCombination of:\n− Up to 3 Multichannel Buffered Serial\nPorts (McBSPs)\n− Up to 2 MultiMedia/Secure Digital Card\nInterfaces\n− Programmable Phase-Locked Loop\nClock Generator\n− Seven (LQFP) or Eight (BGA) General-\nPurpose I/O (GPIO) Pins and a General-\nPurpose Output Pin (XF)\n− USB Full-Speed (12 Mbps) Slave Port\nSupporting Bulk, Interrupt and\nIsochronous Transfers\n− Inter-Integrated Circuit (I\n2C) Multi-Master\nand Slave Interface\n− Real-Time Clock (RTC) With Crystal\nInput, Separate Clock Domain, Separate\nPower Supply\n− 4-Channel (BGA) or 2-Channel (LQFP)\n10-Bit Successive Approximation A/D\n/C0068IEEE Std 1149.1 † (JTAG) Boundary Scan\nLogic\n/C0068Packages:\n− 144-Terminal Low-Profile Quad Flatpack\n(LQFP) (PGE Suffix)\n− 179-Terminal MicroStar BGA \uf8ea (Ball Grid\nArray) (GHH Suffix)\n− 179-Terminal Lead-Free MicroStar BGA \uf8ea\n(Ball Grid Array) (ZHH Suffix)\n/C00681.2-V Core (108 MHz), 2.7-V – 3.6-V I/Os\n/C00681.35-V Core (144 MHz), 2.7-V – 3.6-V I/Os\n/C00681.6-V Core (200 MHz), 2.7-V – 3.6-V I/Os\nAll trademarks are the property of their respective owners.TMS320C55x and MicroStar BGA are trademarks of Texas Instruments.\n†IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.\nIntroduction\n14 November 2002 − Revised January 2008 SPRS205K2 Introduction\nThis section describes the main features of the TMS320VC5509A, lists the pin assignments, and describes\nthe function of each pin. This data manual also provides a detailed description section, electricalspecifications, parameter measurement information, and mechanical data about the available packaging.\nNOTE: This data manual is designed to be used in conjunction with the TMS320C55x \uf8ea DSP Functional\nOverview  (literature number SPRU312), the TMS320C55x DSP CPU Reference Guide  (literature\nnumber SPRU371), and the TMS320C55x DSP Peripherals Overview Reference Guide  (literature\nnumber SPRU317).\n2.1 Description\nThe TMS320VC5509A fixed-point digital signal processor (DSP) is based on the TMS320C55x DSP\ngeneration CPU processor core. The C55x \uf8ea DSP architecture achieves high performance and low power\nthrough increased parallelism and total focus on reduction in power dissipation. The CPU supports an internal\nbus structure that is composed of one program bus, three data read buses, two data write buses, andadditional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up tothree data reads and two data writes in a single cycle. In parallel, the DMA controller can perform up to twodata transfers per cycle independent of the CPU activity.\nThe C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication\nin a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use ofthe ALUs is under instruction set control, providing the ability to optimize parallel activity and powerconsumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.\nThe C55x DSP generation supports a variable byte width instruction set for improved code density. The\nInstruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions\nfor the Program Unit (PU). The Program Unit decodes the instructions, directs tasks to AU and DU resources,and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on executionof conditional instructions.\nThe general-purpose input and output functions and the10-bit A/D provide sufficie nt pins for status, interrupts,\nand bit I/O for LCDs, keyboards, and media interfaces. The parallel interface operates in two modes, eitheras a slave to a microcontroller using the HPI port or as a parallel media interface using the asynchronous EMIF.Serial media is supported through two MultiMedia Card/Secure Digital (MMC/SD) peripherals and threeMcBSPs.\nThe 5509A peripheral set includes an external memory interface (EMIF) that provides glueless access to\nasynchronous memories like EPROM and SRAM, as well as to high-speed, high-density memories such as\nsynchronous DRAM. Additional peripherals include Universal Serial Bus (USB), real-time clock, watchdogtimer, I\n2C multi-master and slave interface. Three full-duplex multichannel buffered serial ports (McBSPs)\nprovide glueless interface to a variety of industry-standard serial devices, and multichannel communicationwith up to 128 separately enabled channels. The enhanced host-port interface (HPI) is a 16-bit parallelinterface used to provide host processor access to 32K bytes of internal memory on the 5509A. The HPI can\nbe configured in either multiplexed or non-multiplexed mode to provide glueless interface to a wide variety ofhost processors. The DMA controller provides data movement for six independent channel contexts withoutCPU intervention, providing DMA throughput of up to two 16-bit words per cycle. Two general-purpose timers,\nup to eight dedicated general-purpose I/O (GPIO) pins, and digital phase-locked loop (DPLL) clock generationare also included.\nThe 5509A is supported by the industry’s award-winning eXpressDSP \uf8ea, Code Composer Studio \uf8ea Integrated\nDevelopment Environment (IDE), DSP/BIOS \uf8ea, Texas Instruments’ algorithm standard, and the industry’s\nlargest third-party network. The Code Composer Studio IDE features code generation tools including aC Compiler and Visual Linker, simulator, RTDX \uf8ea, XDS510 \uf8ea emulation device drivers, and evaluation\nmodules. The 5509A is also supported by the C55x DSP Library which features more than 50 foundationalsoftware kernels (FIR filters, IIR filters, FFTs, and various math functions) as well as chip and board support\nlibraries.\nC55x, eXpressDSP, Code Composer Studio, DSP/BIOS, RTDX, and XDS510 are trademarks of Texas Instruments.\nIntroduction\n15 November 2002 − Revised January 2008 SPRS205KThe TMS320C55x DSP core was created with an open architecture that allows the addition of\napplication-specific hardware to boost performance on specific algorithms. The hardware extensions on the\n5509A strike the perfect balance of fixed function performance with programmable flexibility, while achieving\nlow-power consumption, and cost that traditionally has been difficult to find in the video-processor market. The\nextensions allow the 5509A to deliver exceptional video codec performance with more than half its bandwidth\navailable for performing additional functions such as color space conversion, user-interface operations,security, TCP/IP, voice recognition, and text-to-speech conversion. As a result, a single 5509A DSP can power\nmost portable digital video applications with processing headroom to spare. For more information, see theTMS320C55x Hardware Extensions for Image/Video Applications Programmer’s Reference (literature\nnumber SPRU098). For more information on using the the DSP Image Processing Library, see theTMS320C55x Image/Video Processing Library Programmer’s Reference (literature number SPRU037).\n2.2 Pin Assignments\nFigure 2−1 illustrates the ball locations for the 179-pin ball grid array (BGA) package and is used in conjunction\nwith Table 2−1 to locate signal names and ball grid numbers.\nDVDD is the power supply for the I/O pins while CV DD is the power supply for the core. V SS is the ground for\nboth the I/O pins and the core. RCV DD and RDV DD are RTC module core and I/O supply, respectively. USBVDD\nis the USB module I/O (DP, DN, and PU) supply. ADV DD is the power supply for the digital portion of the ADC.\nAVDD is the power supply for the analog part of the ADC. ADV SS is the ground pin for the digital portion of the\nADC. AV SS is the ground pin for the analog part of the ADC. USBPLLV DD and USBPLLV SS are the dedicated\nsupply and ground pins for the USB PLL, respectively.\n2.2.1 Terminal Assignments for the GHH and ZHH Packages\n141213 10 1189P\nM\nL\nJ\nHKN\n5634G\nEF\nD\nC\n12AB\n7\nFigure 2−1. 179-Terminal GHH and ZHH Ball Grid Array (Bottom View)\nIntroduction\n16 November 2002 − Revised January 2008 SPRS205KTable 2−1. Pin Assignments for the GHH and ZHH Packages  \nBALL # SIGNAL NAME BALL #SIGNAL\nNAMEBALL #SIGNAL\nNAMEBALL #SIGNAL\nNAME\nA2 VSS D5 GPIO5 H2 DVDD L13 D15\nA3 GPIO4 D6 DR0 H3 A19 L14 CVDD\nA4 DVDD D7 S10 H4 C4 M1 C10\nA5 FSR0 D8 S11 H5 C5 M2 C13\nA6 CVDD D9 DVDD H10 DVDD M3 VSS\nA7 S12 D10 S25 H11 A’[0] M4 CVDD\nA8 DVDD D11 VSS H12 RESET M5 VSS\nA9 S20 D12 AIN2 H13 SDA M6 A5\nA10 S21 D13 AIN1 H14 SCL M7 A1\nA11 S23 D14 AIN0 J1 C6 M8 A15\nA12 RTCINX1 E1 GPIO1 J2 DVDD M9 D3\nA13 RDVDD E2 GPIO2 J3 C7 M10 D6\nA14 RDVDD E3 DVDD J4 C8 M11 CVDD\nB1 VSS E4 VSS J5 CVDD M12 DVDD\nB2 CVDD E5 VSS J10 CVDD M13 VSS\nB3 GPIO3 E6 DVDD J11 CVDD M14 D12\nB4 TIN/TOUT0 E7 DX0 J12 TRST N1 VSS\nB5 CLKR0 E8 S15 J13 TCK N2 VSS\nB6 FSX0 E9 S13 J14 TMS N3 A13\nB7 CVDD E10 NC K1 A18 N4 A10\nB8 CVDD E11 AIN3 K2 C9 N5 A7\nB9 VSS E12 ADVSS K3 C11 N6 DVDD\nB10 S24 E13 VSS K4 VSS N7 CVDD\nB11 VSS E14 XF K5 VSS N8 CVDD\nB12 RTCINX2 F1 X1 K6 A3 N9 VSS\nB13 RDVDD F2 X2/CLKIN K7 A2 N10 VSS\nB14 AVSS F3 GPIO0 K8 D1 N11 D8\nC1 PU F4 VSS K9 A14 N12 D11\nC2 VSS F5 CLKOUT K10 DVDD N13 DVDD\nC3 NC F10 ADVDD K11 EMU0 N14 VSS\nC4 GPIO6 F11 VSS K12 EMU1/OFF P1 VSS\nC5 VSS F12 INT4 K13 TDO P2 VSS\nC6 CLKX0 F13 DVDD K14 TDI P3 A12\nC7 VSS F14 INT3 L1 CVDD P4 A9\nC8 S14 G1 CVDD L2 C14 P5 A17\nC9 S22 G2 C1 L3 C12 P6 A4\nC10 CVDD G3 A20 L4 A11 P7 A16\nC11 VSS G4 C2 L5 A8 P8 DVDD\nC12 RCVDD G5 C0 L6 A6 P9 D2\nC13 AVSS G10 INT2 L7 A0 P10 D5\nC14 AVDD G11 USBPLLV DD L8 D0 P11 D7\nD1 GPIO7 G12 USBPLLV SS L9 D4 P12 D10\nD2 USBVDD G13 INT1 L10 D9 P13 DVDD\nD3 DN G14 INT0 L11 D13 P14 DVDD\nD4 DP H1 C3 L12 D14\nIntroduction\n17 November 2002 − Revised January 2008 SPRS205K2.2.2 Pin Assignments for the PGE Package\nThe TMS320VC5509APGE 144-pin low-profile quad flatpack (LQFP) pin assignments are shown in\nFigure 2−2 and is used in conjunction with Table 2−2 to locate signal names and pin numbers.\nDVDD is the power supply for the I/O pins while CV DD is the power supply for the core. V SS is the ground for\nboth the I/O pins and the core. RCV DD and RDV DD are RTC module core and I/O supply, respectively. USBVDD\nis the USB module I/O (DP, DN, and PU) supply. ADV DD is the power supply for the digital portion of the ADC.\nAVDD is the power supply for the analog part of the ADC. ADV SS is the ground pin for the digital portion of the\nADC. AV SS is the ground pin for the analog part of the ADC. USBPLLV DD and USBPLLV SS are the dedicated\nsupply and ground pins for the USB PLL, respectively.\n72\n3773\n36108\n109\n144\n1\nFigure 2−2. 144-Pin PGE Low-Profile Quad Flatpack (Top View)\nIntroduction\n18 November 2002 − Revised January 2008 SPRS205KTable 2−2. Pin Assignments for the PGE Package\nPIN NO. SIGNAL NAME PIN NO. SIGNAL NAME PIN NO. SIGNAL NAME PIN NO. SIGNAL NAME\n1 VSS 37 VSS 73 VSS 109 RDVDD\n2 PU 38 A13 74 D12 110 RCVDD\n3 DP 39 A12 75 D13 111 RTCINX2\n4 DN 40 A11 76 D14 112 RTCINX1\n5 USBVDD 41 CVDD 77 D15 113 VSS\n6 GPIO7 42 A10 78 CVDD 114 VSS\n7 VSS 43 A9 79 EMU0 115 VSS\n8 DVDD 44 A8 80 EMU1/OFF 116 S23\n9 GPIO2 45 VSS 81 TDO 117 S25\n10 GPIO1 46 A7 82 TDI 118 CVDD\n11 VSS 47 A6 83 CVDD 119 S24\n12 GPIO0 48 A5 84 TRST 120 S21\n13 X2/CLKIN 49 DVDD 85 TCK 121 S22\n14 X1 50 A4 86 TMS 122 VSS\n15 CLKOUT 51 A3 87 CVDD 123 S20\n16 C0 52 A2 88 DVDD 124 S13\n17 C1 53 CVDD 89 SDA 125 S15\n18 CVDD 54 A1 90 SCL 126 DVDD\n19 C2 55 A0 91 RESET 127 S14\n20 C3 56 DVDD 92 USBPLLV SS 128 S11\n21 C4 57 D0 93 INT0 129 S12\n22 C5 58 D1 94 INT1 130 S10\n23 C6 59 D2 95 USBPLLV DD 131 DX0\n24 DVDD 60 VSS 96 INT2 132 CVDD\n25 C7 61 D3 97 INT3 133 FSX0\n26 C8 62 D4 98 DVDD 134 CLKX0\n27 C9 63 D5 99 INT4 135 DR0\n28 C11 64 VSS 100 VSS 136 FSR0\n29 CVDD 65 D6 101 XF 137 CLKR0\n30 CVDD 66 D7 102 VSS 138 VSS\n31 C14 67 D8 103 ADVSS 139 DVDD\n32 C12 68 CVDD 104 ADVDD 140 TIN/TOUT0\n33 VSS 69 D9 105 AIN0 141 GPIO6\n34 C10 70 D10 106 AIN1 142 GPIO4\n35 C13 71 D11 107 AVDD 143 GPIO3\n36 VSS 72 DVDD 108 AVSS 144 VSS\nIntroduction\n19 November 2002 − Revised January 2008 SPRS205K2.3 Signal Descriptions\nTable 2−3 lists each signal, function, and operating mode(s) grouped by function. See Section 2.2 for pin\nlocations based on package type.\nTable 2−3. Signal Descriptions  \nTERMINAL\nNAMEMULTIPLEXED\nSIGNAL NAMEI/O/Z† FUNCTION BK‡RESET\nCONDITION\nPARALLEL BUS\nA[13:0] I/O/ZA subset of the parallel address bus A13−A0 of the C55x \uf8ea DSP core\nbonded to external pins. These pins serve in one of three functions: HPI\naddress bus (HPI.HA[13:0]), EMIF address bus (EMIF.A[13:0]), or\ngeneral-purpose I/O (GPIO.A[13:0]). The initial state of these pinsdepends on the GPIO0 pin. See Section 3.5.1 for more information.\nThe address bus has a bus holder feature that eliminates passive\ncomponent requirement and the power dissipation associated with them.\nThe bus holders keep the address bus at the previous logic level when thebus goes into a high-impedance state.\nGPIO0 = 1:\nHPI.HA[13:0] IHPI address bus. HPI.HA[13:0] is selected when the Parallel Port Mode bitfield of the External Bus Selection Register is 10. This setting enables the\nHPI in non-multiplexed mode.\nHPI.HA[13:0] provides DSP internal memory access to host. In\nnon-multiplexed mode, these signals are driven by an external host asaddress lines. BKGPIO0 = 1:\nOutput,\nEMIF.A[13:0]\nGPIO0 = 0:\nEMIF.A[13:0] O/ZEMIF address bus. EMIF.A[13:0] is selected when the Parallel Port Mode\nbit field of the External Bus Selection Register is 01. This setting enables\nthe full EMIF mode and the EMIF drives the parallel port address bus. The\ninternal A[14] address is exclusive-ORed with internal A[0] address andthe result is routed to the A[0] pin.Input,\n HPI.HA[13:0]\nGPIO.A[13:0] I/O/ZGeneral-purpose I/O address bus. GPIO.A[13:0] is selected when the\nParallel Port Mode bit field of the External Bus Selection Register is 11.\nThis setting enables the HPI in multiplexed mode with the Parallel Port\nGPIO register controlling the parallel port address bus. GPIO is alsoselected when the Parallel Port Mode bit field is 00, enabling the DataEMIF mode.\nA′[0]\n(BGA only)EMIF.A ′[0] O/ZEMIF address bus A ′[0]. This pin is not multiplexed with EMIF.A[14] and is\nused as the least significant external address pin on the BGA package.Output\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nIntroduction\n20 November 2002 − Revised January 2008 SPRS205KTable 2−3. Signal Descriptions (Continued)\nTERMINAL\nNAMERESET\nCONDITIONBK‡ FUNCTION I/O/Z†MULTIPLEXED\nSIGNAL NAME\nPARALLEL BUS (CONTINUED)\nA[15:14]\n(BGA only)I/O/ZA subset of the parallel address bus A15−A14 of the C55x \uf8ea DSP core\nbonded to external pins. These pins serve in one of two functions: EMIF\naddress bus (EMIF.A[15:14]), or general-purpose I/O (GPIO.A[15:14]).\nThe initial state of these pins depends on the GPIO0 pin. See Section 3.5.1for more information.\nThe address bus has a bus holder feature that eliminates passive\ncomponent requirement and the power dissipation associated with them.\nThe bus holders keep the address bus at the previous logic level when thebus goes into a high-impedance state.\nBKGPIO0 = 1:\nOutput,\nEMIF.A[15:14]\nEMIF.A[15:14] O/ZEMIF address bus. EMIF.A[15:14] is selected when the Parallel Port Mode\nbit field of the External Bus Selection Register is 01. This setting enables\nthe full EMIF mode and the EMIF drives the parallel port address bus.BK\nGPIO0 = 0:\nInput,\nGPIO.A[15:14]\nGPIO.A[15:14] I/O/ZGeneral-purpose I/O address bus. GPIO.A[15:14] is selected when theParallel Port Mode bit field of the External Bus Selection Register is 11.\nThis setting enables the HPI in multiplexed mode with the Parallel Port\nGPIO register controlling the parallel port address bus. GPIO is alsoselected when the Parallel Port Mode bit field is 00, enabling the DataEMIF mode.GPIO.A[15:14]\nA[20:16](BGA only)EMIF.A[20:16] O/ZEMIF address bus. At reset, these address pins are set as output.\nNOTE: These pins only function as EMIF address pins and they are not\nmultiplexed for any other function.Output\nD[15:0] I/O/ZA subset of the parallel bidirectional data bus D31−D0 of the C55x \uf8eaDSP\ncore. These pins serve in one of two functions: EMIF data bus\n(EMIF.D[15:0]) or HPI data bus (HPI.HD[15:0]). The initial state of these\npins depends on the GPIO0 pin. See Section 3.5.1 for more information.\nThe data bus includes bus keepers to reduce the static power dissipation\ncaused by floating, unused pins. This eliminates the need for external bias\nresistors on unused pins. When the data bus is not being driven by the\nCPU, the bus keepers keep the pins at the logic level that was mostrecently driven. (The data bus keepers are enabled at reset, and can beenabled/disabled under software control.)BKGPIO0 = 1:\nInput,\nEMIF.D[15:0]\nGPIO0 = 0:\nInput,\nHPI.HD[15:0]\nEMIF.D[15:0] I/O/ZEMIF data bus. EMIF.D[15:0] is selected when the Parallel Port Mode bitfield of the External Bus Selection Register is 00 or 01.HPI.HD[15:0]\nHPI.HD[15:0] I/O/ZHPI data bus. HPI.HD[15:0] is selected when the Parallel Port Mode bitfield of the External Bus Selection Register is 10 or 11.\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nIntroduction\n21 November 2002 − Revised January 2008 SPRS205KTable 2−3. Signal Descriptions (Continued)\nTERMINAL\nNAMERESET\nCONDITIONBK‡ FUNCTION I/O/Z†MULTIPLEXED\nSIGNAL NAME\nPARALLEL BUS (CONTINUED)\nC0 I/O/ZEMIF asynchronous memory read enable or general-purpose IO8. This\npin serves in one of two functions: EMIF asynchronous memory read\nenable (EMIF.ARE ) or general-purpose IO8 (GPIO8).  The initial state of\nthis pin depends on the GPIO0 pin. See  Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.ARE\nEMIF.ARE O/ZActive-low EMIF asynchronous memory read enable. EMIF.ARE  is\nselected when the Parallel Port Mode bit field of the External Bus Selection\nRegister is 00 or 01.BKEMIF.ARE\nGPIO0 = 0:\nInput,\nGPIO8 I/O/ZGeneral-purpose IO8. GPIO8 is selected when the Parallel Port Mode bit\nfield of the External Bus Selection Register is set to 10 or 11.Input,\nGPIO8\nC1 O/ZEMIF asynchronous memory output enable or HPI interrupt output. Thispin serves in one of two functions: EMIF asynchronous memory output\nenable (EMIF.AOE\n) or HPI interrupt output (HPI.HINT ). The initial state of\nthis pin depends on the GPIO0 pin. See  Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.AOE\nEMIF.AOE O/ZActive-low asynchronous memory output enable. EMIF.AOE  is selected\nwhen the Parallel Port Mode bit field of the External Bus Selection Register\nis 00 or 01.EMIF.AOE\nGPIO0 = 0:\nOutput,\nHPI.HINT O/ZActive-low HPI interrupt output. HPI.HINT  is selected when the Parallel\nPort Mode bit field of the External Bus Selection Register is 10 or 11.Output,\nHPI.HINT\nC2 I/O/ZEMIF asynchronous memory write enable or HPI read/write. This pinserves in one of two functions: EMIF asynchronous memory write enable\n(EMIF.AWE\n) or HPI read/write (HPI.HR/W ). The initial state of this pin\ndepends on the GPIO0 pin. See Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.AWE\nEMIF.AWE O/ZActive-low EMIF asynchronous memory write enable. EMIF.AWE  is\nselected when the Parallel Port Mode bit field of the External Bus Selection\nRegister is 00 or 01.BKEMIF.AWE\nGPIO0 = 0:\nInput,\nHPI.HR/W IHPI read/write. HPI.HR/W  is selected when the Parall el Port Mode bit field\nof the External Bus Selection Register is 10 or 11. HPI.HR/W  controls the\ndirection of the HPI transfer.Input,\nHPI.HR/W\nC3 I/O/ZEMIF data ready input or HPI ready output. This pin serves in one of two\nfunctions: EMIF data ready input (EMIF.ARDY) or HPI ready output\n(HPI.HRDY). The initial state of this pin depends on the GPIO0 pin. See\nSection 3.5.1 for more information.GPIO0 = 1:\nInput,\nEMIF.ARDY\nEMIF.ARDY IEMIF data ready input. Used to insert wait states for slow memories.EMIF.ARDY is selected when the Parallel Port Mode bit field of the\nExternal Bus Selection Register is 00 or 01. When this pin is used as\nARDY, an external 2.2 k Ω pull−up resistor is recommended.HEMIF.ARDY\nGPIO0 = 0:\nOutput,\nHPI.HRDY\nHPI.HRDY OHPI ready output. HPI.HRDY is selected when the Parallel Port Mode bitfield of the External Bus Selection Register is 10 or 11.HPI.HRDY\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nIntroduction\n22 November 2002 − Revised January 2008 SPRS205KTable 2−3. Signal Descriptions (Continued)\nTERMINAL\nNAMERESET\nCONDITIONBK‡ FUNCTION I/O/Z†MULTIPLEXED\nSIGNAL NAME\nPARALLEL BUS (CONTINUED)\nC4 I/O/ZEMIF chip select for memory space CE0 or general-purpose IO9. This pin\nserves in one of two functions: EMIF chip select for memory space CE0\n(EMIF.CE0 ) or general-purpose IO9 (GPIO9). The initial state of this pin\ndepends on the GPIO0 pin. See Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.CE0\nEMIF.CE0 O/ZActive-low EMIF chip select for memory space CE0. EMIF .CE0 is selected\nwhen the Parallel Port Mode bit field  of the External Bus Selection Register\nis set to 00 or 01.BKEMIF.CE0\nGPIO0 = 0:\nInput,\nGPIO9 I/O/ZGeneral-purpose IO9. GPIO9 is selected when the Parallel Port Mode bit\nfield of the External Bus Selection Register is set to 10 or 11.Input,\nGPIO9\nC5 I/O/ZEMIF chip select for memory space CE1 or general-purpose IO10. This pin\nserves in one of two functions: EMIF chip-select for memory space CE1\n(EMIF.CE1 ) or general-purpose IO10 (GPIO10). The initial state of this pin\ndepends on the GPIO0 pin. See Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.CE1\nEMIF.CE1 O/ZActive-low EMIF chip select for memory space CE1. EMIF .CE1 is selected\nwhen the Parallel Port Mode bit field  of the External Bus Selection Register\nis set to 00 or 01.BKEMIF.CE1\nGPIO0 = 0:\nInput,\nGPIO10 I/O/ZGeneral-purpose IO10. GPIO10 is selected when the Parallel Port Mode\nbit field of the External Bus Selection Register is set to 10 or 11.Input,\nGPIO10\nC6 I/O/ZEMIF chip select for memory space CE2 or HPI control input 0. This pinserves in one of two functions: EMIF chip-select for memory space CE2\n(EMIF.CE2\n) or HPI control input 0 (HPI.HCNTL0). The initial state of this\npin depends on the GPIO0 pin. See Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.CE2 O/ZActive-low EMIF chip select for memory space CE2. EMIF .CE2 is selected\nwhen the Parallel Port Mode bit field  of the External Bus Selection Register\nis set to 00 or 01.BKOutput,\nEMIF.CE2\nGPIO0 = 0:\nHPI.HCNTL0 IHPI control input 0. This pin, in conjunction with HPI.HCNTL1, selects a\nhost access to one of the three HPI registers. HPI.HCNTL0 is selected\nwhen the Parallel Port Mode bit field of the External Bus Selection Register\nis set to 10 or 11.GPIO0 = 0:\nInput,\nHPI.HCNTL0\nC7 I/O/ZEMIF chip select for memory space CE3, general-purpose IO11, or HPI\ncontrol input 1. This pin serves in one of three functions: EMIF chip-select\nfor memory space CE3 (EMIF.CE3 ), general-purpose IO11 (GPIO11), or\nHPI control input 1 (HPI.HCNTL1). The initial state of this pin depends onthe GPIO0 pin. See Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.CE3 O/ZActive-low EMIF chip select for memory space CE3. EMIF .CE3 is selected\nwhen the Parallel Port Mode bit field is of the External Bus Selection\nRegister set to 00 or 01.BKOutput,\nEMIF.CE3\nGPIO0 = 0:\nGPIO11 I/O/ZGeneral-purpose IO11. GPIO11 is selected when the Parallel Port Mode\nbit field is set to 10.GPIO0 = 0:\nInput,\nHPI.HCNTL1\nHPI.HCNTL1 IHPI control input 1. This pin, in conjunction with HPI.HCNTL0, selects a\nhost access to one of the three HPI registers. The HPI.HCNTL1 mode is\nselected when the Parallel Port Mode bit field is set to 11.HPI.HCNTL1\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nIntroduction\n23 November 2002 − Revised January 2008 SPRS205KTable 2−3. Signal Descriptions (Continued)\nTERMINAL\nNAMERESET\nCONDITIONBK‡ FUNCTION I/O/Z†MULTIPLEXED\nSIGNAL NAME\nPARALLEL BUS (CONTINUED)\nC8 I/O/ZEMIF byte enable 0 control or HPI byte identification. This pin serves in one\nof two functions: EMIF byte enable 0 control (EMIF.BE0 ) or HPI byte\nidentification (HPI.HBE0 ). The initial state of this pin depends on the\nGPIO0 pin. See Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.BE0\nEMIF.BE0 O/ZActive-low EMIF byte enable 0 control. EMIF.BE0  is selected when the\nParallel Port Mode bit field of the External Bus Selection Register is set to\n00 or 01.BKEMIF.BE0\nGPIO0 = 0:\nInput,\nHPI.HBE0 IHPI byte identification. This pin, in conjunction with HPI.HBE1 , identifies\nthe first or second byte of the transfer. HPI.HBE0  is selected when the\nParallel Port Mode bit field is set to 10 or 11.Input,\nHPI.HBE0\nC9 I/O/ZEMIF byte enable 1 control or HPI byte identification. This pin serves in one\nof two functions: EMIF byte enable 1 control (EMIF.BE1 ) or HPI byte\nidentification (HPI.HBE1 ). The initial state of this pin depends on the\nGPIO0 pin. See Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.BE1\nEMIF.BE1 O/ZActive-low EMIF byte enable 1 control. EMIF.BE1  is selected when the\nParallel Port Mode bit field of the External Bus Selection Register is set to\n00 or 01.BKEMIF.BE1\nGPIO0 = 0:\nInput,\nHPI.HBE1 IHPI byte identification. This pin, in conjunction with HPI.HBE0 , identifies\nthe first or second byte of the transfer. HPI.HBE1  is selected when the\nParallel Port Mode bit field is set to 10 or 11.Input,\nHPI.HBE1\nC10 I/O/ZEMIF SDRAM row strobe, HPI address strobe, or general-purpose IO12.\nThis pin serves in one of three functions: EMIF SDRAM row strobe\n(EMIF.SDRAS ), HPI address strobe (HPI.HAS ), or general-purpose IO12\n(GPIO12). The initial state of this pin depends on the GPIO0 pin. SeeSection 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.SDRAS O/ZActive-low EMIF SDRAM row strobe. EMIF.SDRAS  is selected when the\nParallel Port Mode bit field of the External Bus Selection Register is set to\n00 or 01.BKOutput,\nEMIF.SDRAS\nGPIO0 = 0:\nHPI.HAS IActive-low HPI address strobe. This signal latches the address in the HPIA\nregister in the HPI Multiplexed mode. HPI.HAS  is selected when the\nParallel Port Mode bit field is set to 11.GPIO0 = 0:\nInput,\nHPI.HAS\nGPIO12 I/O/ZGeneral-purpose IO12. GPIO12 is selected when the Parallel Port Mode\nbit field is set to 10.\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nIntroduction\n24 November 2002 − Revised January 2008 SPRS205KTable 2−3. Signal Descriptions (Continued)\nTERMINAL\nNAMERESET\nCONDITIONBK‡ FUNCTION I/O/Z†MULTIPLEXED\nSIGNAL NAME\nPARALLEL BUS (CONTINUED)\nC11 I/O/ZEMIF SDRAM column strobe or HPI chip select input. This pin serves in\none of two functions: EMIF SDRAM column strobe (EMIF .SDCAS) or HPI\nchip select input (HPI.HCS ). The initial state of this pin depends on the\nGPIO0 pin. See Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.SDCAS\nEMIF.SDCAS O/ZActive-low EMIF SDRAM column strobe. EMIF.SDCAS  is selected when\nthe Parallel Port Mode bit field of the External Bus Selection Register is set\nto 00 or 01.BKEMIF.SDCAS\nGPIO0 = 0:\nInput,\nHPI.HCS IHPI Chip Select Input. HPI.HCS  is the select input for the HPI and must be\ndriven low during accesses. HPI.HCS  is selected when the Parallel Port\nMode bit field is set to 10 or 11.Input,\nHPI.HCS\nC12 I/O/ZEMIF SDRAM write enable or HPI Data Strobe 1 input. This pin serves in\none of two functions: EMIF SDRAM write enable (EMIF.SDWE ) or HPI\ndata strobe 1 (HPI.HDS1 ). The initial state of this pin depends on the\nGPIO0 pin. See Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.SDWE\nEMIF.SDWE O/ZEMIF SDRAM write enable. EMIF. SDWE  is selected when the Parallel\nPort Mode bit field of the External Bus Selection Register is set to 00 or 01.BKEMIF.SDWE\nGPIO0 = 0:\nHPI.HDS1 IHPI Data Strobe 1 Input. HPI.HDS1  is driven by the host read or write\nstrobes to control the transfer. HPI.HDS1  is selected when the Parallel\nPort Mode bit field is set to 10 or 11.GPIO0 = 0:\nInput,\nHPI.HDS1\nC13 I/O/ZSDRAM A10 address line or general-purpose IO13. This pin serves in one\nof two functions: SDRAM A10 address line (EMIF.SDA10) or\ngeneral-purpose IO13 (GPIO13). The initial state of this pin depends on\nthe GPIO0 pin. See Section 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.SDA10 O/ZSDRAM A10 address line. Address line/autoprecharge disable forSDRAM memory. Serves as a row address bit (logically equivalent to A12)\nduring ACTV commands and also disables the autoprecharging function\nof SDRAM during read or write operations. EMIF.SDA10 is selected whenthe Parallel Port Mode bit field of the External Bus Selection Register is setto 00 or 01.BKOutput,\nEMIF.SDA10\nGPIO0 = 0:\nInput,\nGPIO13\nGPIO13 I/O/ZGeneral-purpose IO13. GPIO13 is selected when the Parallel Port Mode\nbit field is set to 10 or 11.\nC14 I/O/ZMemory interface clock for SDRAM, HPI Data Strobe 2 input, orgeneral-purpose IO14. This pin serves in one of two functions: memory\ninterface clock for SDRAM (EMIF.CLKMEM) or HPI data strobe 2\n(HPI.HDS2\n). The initial state of this pin depends on the GPIO0 pin. See\nSection 3.5.1 for more information.GPIO0 = 1:\nOutput,\nEMIF.CLKMEM\nEMIF.CLKMEM O/ZMemory interface clock for SDRAM. EMIF.CLKMEM is selected when the\nParallel Port Mode bit field of the External Bus Selection Register is set to\n00 or 01.BKEMIF.CLKMEM\nGPIO0 = 0:\nInput,\nHPI.HDS2 IHPI Data Strobe 2 Input. HPI.HDS2  is driven by the host read or write\nstrobes to control the transfer. HPI.HDS2  is selected when the Parallel\nPort Mode bit field is set to 10 or 11.Input,\nHPI.HDS2\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nIntroduction\n25 November 2002 − Revised January 2008 SPRS205KTable 2−3. Signal Descriptions (Continued)\nTERMINAL\nNAMERESET\nCONDITIONBK‡ FUNCTION I/O/Z†MULTIPLEXED\nSIGNAL NAME\nINTERRUPT AND RESET PINS\nINT[4:0] IActive-low external user interrupt inputs. INT[4:0]  are maskable and are\nprioritized by the interrupt enable register (IER) and the interrupt mode bit.H, FS Input\nRESET IActive-low reset. RESET  causes the digital signal processor (DSP) to\nterminate execution and forces the program counter to FF8000h. When\nRESET is brought to a high level, execution begins at location FF8000h of\nprogram memory. RESET  affects various registers and status bits. Use an\nexternal pullup resistor on this pin.H, FS Input\nBIT I/O SIGNALS\nGPIO[7:6,4:0] (LQFP)\nGPIO[7:0] (BGA)I/O/Z7-bit (LQFP package) or 8-bit (BGA package) Input/Output lines that can\nbe individually configured as inputs or outputs, and also individually set or\nreset when configured as outputs. At reset, these pins are configured as\ninputs. After reset, the on-chip bootloader samples GPIO[3:0] todetermine the boot mode selected.BK\n(GPIO5\nonly)\nHInput\nEMIF.CKE\n(GPIO4)O/ZSDRAM CKE signal. The GPIO4 pin can be configured to serve as\nSDRAM CKE pin by setting the following bits in the External Bus Selection\nRegister: CKE SEL = 1 and CKE EN = 1. In default mode, this pin serves as\nGPIO4.H\n(except\nGPIO5) Input\n(GPIO4)\nXF O/ZExternal flag. XF is set high by the BSET XF instruction, set low by BCLR\nXF instruction or by loading ST1. XF is used for signaling other processors\nin multiprocessor configurations or used as a general-purpose output pin.\nXF goes into the high-impedance state when OFF  is low, and is set high\nfollowing reset.Output\nEMIF.CKE O/ZSDRAM CKE signal. The XF pin can be configured to serve as SDRAMCKE pin by setting the following bits in the External Bus Selection Register:\nCKE SEL = 0 and CKE EN = 1. In default mode, this pin serves as XF.Output\n(XF)\nOSCILLATOR/CLOCK SIGNALS\nCLKOUT O/ZDSP clock output signal. CLKOUT cycles at the machine-cycle rate of theCPU. CLKOUT goes into high-impedance state when OFF\n is low.Output\nX2/CLKIN I/OSystem clock/oscillator input. If the internal oscillator is not being used,X2/CLKIN functions as the clock input.\nNOTE: The USB module requires a 48 MHz clock. Since this input clock\nis used by both the CPU PLL and the USB module PLL, it mustbe a factor of 48 MHz in order for the programmable PLL toproduce the required 48 MHz USB module clock.\nIn CLKGEN domain idle (OSC IDLE) mode, this pin becomes\noutput and is driven low to stop external crystals (if used) fromoscillating or an external clock source from driving the DSP’sinternal logic.Oscillator\nInput\nX1 OOutput pin from the internal system oscillator for the crystal. If the internal\noscillator is not used, X1 should be left unconnected. X1 does not go into\nthe high-impedance state when OFF  is low.Oscillator\nOutput\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nIntroduction\n26 November 2002 − Revised January 2008 SPRS205KTable 2−3. Signal Descriptions (Continued)\nTERMINAL\nNAMERESET\nCONDITIONBK‡ FUNCTION I/O/Z†MULTIPLEXED\nSIGNAL NAME\nTIMER SIGNALS\nTIN/TOUT0 I/O/ZTimer0 Input/Output. When output, TIN/TOUT0 signals a pulse or a\nchange of state when the on-chip timer counts down past zero. When\ninput, TIN/TOUT0 provides the clock source for the internal timer module.\nAt reset, this pin is configured as an input.\nNOTE: Only the Timer0 signal is brought out. The Timer1 signal is\nterminated internally and is not available for external use.H Input\nREAL-TIME CLOCK\nRTCINX1 IReal-Time Clock Oscillator input Input\nRTCINX2 OReal-Time Clock Oscillator output Output\nI2C\nSDA I/O/ZI2C (bidirectional) data. At reset, this pin is in high-impedance mode. H Hi-Z\nSCL I/O/ZI2C (bidirectional) clock. At reset, this pin is in high-impedance mode. H Hi-Z\nMULTICHANNEL BUFFERED SERIAL PORTS SIGNALS\nCLKR0 I/O/ZMcBSP0 receive clock. CLKR0 serves as the serial shift clock for the serial\nport receiver. At reset, this pin is in high-impedance mode.H Hi-Z\nDR0 IMcBSP0 receive data FS Input\nFSR0 I/O/ZMcBSP0 receive frame synchronization. The FSR0 pulse initiates the data\nreceive process over DR0. At reset, this pin is in high-impedance mode.Hi-Z\nCLKX0 I/O/ZMcBSP0 transmit clock. CLKX0 serves as the serial shift clock for theserial port transmitter. The CLKX0 pin is configured as input after reset.H Input\nDX0 O/ZMcBSP0 transmit data. DX0 is placed in the high-impedance state whennot transmitting, when RESET\n is asserted, or when OFF  is low.Hi-Z\nFSX0 I/O/ZMcBSP0 transmit frame synchronization. The FSX0 pulse initiates thedata transmit process over DX0. Configured as an input following reset.Input\nS10 I/O/ZMcBSP1 receive clock or MultiMedia Card/Secure Digital1command/response. At reset, this pin is configured as McBSP1.CLKR.\nMcBSP1.CLKR I/O/ZMcBSP1 receive clock. McBSP1.CLKR serves as the serial shift clock for\nthe serial port receiver. McBSP1.CLKR is selected when the External Bus\nSelection Register has 00 in the Serial Port1 Mode bit field or following\nreset.H Input\nMMC1.CMD\nSD1.CMDI/O/ZMMC1 or SD1 command/response is selected when the External Bus\nSelection Register has 10 in the Serial Port1 Mode bit field.\nS11 I/O/ZMcBSP1 data receive or Secure Digital1 data1. At reset, this pin isconfigured as McBSP1.DR.\nMcBSP1.DR I/ZMcBSP1 serial data receive. McBSP1.DR is selected when the ExternalBus Selection Register has 00 in the Serial Port1 Mode bit field or following\nreset. Input\nSD1.DAT1 I/O/ZSD1 data1 is selected when the External Bus Selection Register has 10 in\nthe Serial Port1 Mode bit field.\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nIntroduction\n27 November 2002 − Revised January 2008 SPRS205KTable 2−3. Signal Descriptions (Continued)\nTERMINAL\nNAMERESET\nCONDITIONBK‡ FUNCTION I/O/Z†MULTIPLEXED\nSIGNAL NAME\nMULTICHANNEL BUFFERED SERIAL PORTS SIGNALS (CONTINUED)\nS12 I/O/ZMcBSP1 receive frame synchronization or Secure Digital1 data2. At reset,\nthis pin is configured as McBSP1.FSR.\nMcBSP1.FSR I/ZMcBSP1 receive frame synchronization. The McBSP1.FSR pulse initiates\nthe data receive process over McBSP1.DR.Input\nSD1.DAT2 I/O/ZSD1 data2 is selected when the External Bus Selection Register has 10 inthe Serial Port1 Mode bit field.\nS13 O/ZMcBSP1 serial data transmit or MultiMedia Card/Secure Digital1 serialclock. At reset, this pin is configured as McBSP1.DX.\nMcBSP1.DX O/ZMcBSP1 serial data transmit. McBSP1.DX is placed in thehigh-impedance state when not transmitting, when RESET\n is asserted, or\nwhen OFF  is low. McBSP1.DX is selected when the External Bus\nSelection Register has 00 in the Serial Port1 Mode bit field or followingreset.BK Hi-Z\nMMC1.CLK\nSD1.CLKOMMC1 or SD1 serial clock is selected when the External Bus Selection\nRegister has 10 in the Serial Port1 Mode bit field.\nS14 I/O/ZMcBSP1 transmit clock or MultiMedia Card/Secure Digital1 data0. Atreset, this pin is configured as McBSP1.CLKX.\nMcBSP1.CLKX I/O/ZMcBSP1 transmit clock. McBSP1.CLKX serves as the serial shift clock for\nthe serial port transmitter. The McBSP1.CLKX pin is configured as input\nafter reset. McBSP1.CLKX is selected when the External Bus Selection\nRegister has 00 in the Serial Port1 Mode bit field or following reset.H Input\nMMC1.DAT\nSD1.DAT0I/O/ZMMC1 or SD1 data0 is selected when the External Bus Selection Register\nhas 10 in the Serial Port1 Mode Bit field.\nS15 I/O/ZMcBSP1 transmit frame synchronization or Secure Digital1 data3. Atreset, this pin is configured as McBSP1.FSX.\nMcBSP1.FSX I/O/ZMcBSP1 transmit frame synchronization. The McBSP1.FSX pulseinitiates the data transmit process over McBSP1.DX. Configured as an\ninput following reset. McBSP1.FSX is selected when the External Bus\nSelection Register has 00 in the Serial Port1 Mode bit field or followingreset. Input\nSD1.DAT3 I/O/ZSD1 data3 is selected when the External Bus Selection Register has 10 inthe Serial Port1 Mode bit field.\nS20 I/O/ZMcBSP2 receive clock or MultiMedia Card/Secure Digital2command/response. At reset, this pin is configured as McBSP2.CLKR.\nMcBSP2.CLKR I/O/ZMcBSP2 receive clock. McBSP2.CLKR serves as the serial shift clock for\nthe serial port receiver. McBSP2.CLKR is selected when the External Bus\nSelection Register has 00 in the Serial Port2 Mode bit field or following\nreset.H Input\nMMC2.CMD\nSD2.CMDI/O/ZMMC2 or SD2 command/response is selected when the External Bus\nSelection Register has 10 in the Serial Port2 Mode bit field.\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nIntroduction\n28 November 2002 − Revised January 2008 SPRS205KTable 2−3. Signal Descriptions (Continued)\nTERMINAL\nNAMERESET\nCONDITIONBK‡ FUNCTION I/O/Z†MULTIPLEXED\nSIGNAL NAME\nMULTICHANNEL BUFFERED SERIAL PORTS SIGNALS (CONTINUED)\nS21 I/O/ZMcBSP2 data receive or Secure Digital2 data1. At reset, this pin is\nconfigured as McBSP2.DR.\nMcBSP2.DR IMcBSP2 serial data receive. McBSP2.DR is selected when the ExternalBus Selection Register has 00 in the Serial Port2 Mode bit field or following\nreset. Input\nSD2.DAT1 I/O/ZSD2 data1 is selected when the External Bus Selection Register has 10 in\nthe Serial Port2 Mode bit field.\nS22 I/O/ZMcBSP2 receive frame synchronization or Secure Digital2 data2. At reset,\nthis pin is configured as McBSP2.FSR.\nMcBSP2.FSR IMcBSP2 receive frame synchronization. The McBSP2.FSR pulse initiates\nthe data receive process over McBSP2.DR.Input\nSD2.DAT2 I/O/ZSD2 data2 is selected when the External Bus Selection Register has 10 inthe Serial Port2 Mode bit field.\nS23 O/ZMcBSP2 data transmit or MultiMedia Card/Secure Digital2 serial clock. At\nreset, this pin is configured as McBSP2.DX.\nMcBSP2.DX O/ZMcBSP2 serial data transmit. McBSP2.DX is placed in thehigh-impedance state when not transmitting, when RESET\n is asserted, or\nwhen OFF  is low. McBSP2.DX is selected when the External Bus\nSelection Register has 00 in the Serial Port2 Mode bit field or followingreset.BK Hi-Z\nMMC2.CLK\nSD2.CLKOMMC2 or SD2 serial clock is selected when the External Bus Selection\nRegister has 10 in the Serial Port2 Mode bit field.\nS24 I/O/ZMcBSP2 transmit clock or MultiMedia Card/Secure Digital2 data0. Atreset, this pin is configured as McBSP2.CLKX.\nMcBSP2.CLKX I/O/ZMcBSP2 transmit clock. McBSP2.CLKX serves as the serial shift clock for\nthe serial port transmitter. The McBSP2.CLKX pin is configured as input\nafter reset. McBSP2.CLKX is selected when the External Bus Selection\nRegister has 00 in the Serial Port2 Mode bit field or following reset.H Input\nMMC2.DAT\nSD2.DAT0I/O/ZMMC2 or SD2 data0 pin is selected when the External Bus Selection\nRegister has 10 in the Serial Port2 Mode bit field.\nS25 I/O/ZMcBSP2 transmit frame synchronization or Secure Digital2 data3. Atreset, this pin is configured as McBSP2.FSX.\nMcBSP2.FSX I/O/ZMcBSP2 frame synchronization. The McBSP2.FSX pulse initiates thedata transmit process over McBSP2.DX. McBSP2.FSX is configured as\nan input following reset. McBSP2.FSX is selected when the External Bus\nSelection Register has 00 in the Serial Port2 Mode bit field or followingreset. Input\nSD2.DAT3 I/O/ZSD2 data3 is selected when the External Bus Selection Register has 10 inthe Serial Port2 Mode bit field.\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nIntroduction\n29 November 2002 − Revised January 2008 SPRS205KTable 2−3. Signal Descriptions (Continued)\nTERMINAL\nNAMERESET\nCONDITIONBK‡ FUNCTION I/O/Z†MULTIPLEXED\nSIGNAL NAME\nUSB\nDP I/O/ZDifferential (positive) receive/transmit. At reset, this pin is configured as\ninput.Input\nDN I/O/ZDifferential (negative) receive/transmit. At reset, this pin is configured asinput.Input\nPU O/ZPullup output. This pin is used to pull up the detection resistor required by\nthe USB specification. The pin is internally connected to USBV DD via a\nsoftware controllable switch (CONN bit of the USBCTL register).Hi-Z\nA/D\nAIN0 IAnalog Input Channel 0 Input\nAIN1 IAnalog Input Channel 1 Input\nAIN2 (BGA only) IAnalog Input Channel 2. (BGA package only) Input\nAIN3 (BGA only) IAnalog Input Channel 3. (BGA package only) Input\nTEST/EMULATION PINS\nTCK IIEEE standard 1149.1 test clock. TCK is normally a free-running clock\nsignal with a 50% duty cycle. The changes on test access port (TAP) of\ninput signals TMS and TDI are clocked into the TAP controller, instruction\nregister, or selected test data register on the rising edge of TCK. Changes\nat the TAP output signal (TDO) occur on the falling edge of TCK.PU\nHInput\nTDI IIEEE standard 1149.1 test data input. Pin with internal pullup device. TDI is\nclocked into the selected register (instruction or data) on a rising edge of\nTCK.PU Input\nTDO O/ZIEEE standard 1149.1 test data output. The contents of the selected\nregister (instruction or data) are shifted out of TDO on the falling edge of\nTCK. TDO is in the high-impedance state except when the scanning of\ndata is in progress.Hi-Z\nTMS IIEEE standard 1149.1 test mode select. Pin with internal pullup device.This serial control input is clocked into the TAP controller on the rising edge\nof TCK. PU Input\nTRST IIEEE standard 1149.1 test reset. TRST , when high, gives the IEEE\nstandard 1149.1 scan system control of the operations of the device. If\nTRST is not connected or driven low, the device operates in its functional\nmode, and the IEEE standard 1149.1 signals are ignored. This pin has an\ninternal pulldown.PD\nFSInput\nEMU0 I/O/ZEmulator 0 pin. When TRST  is driven low, EMU0 must be high for\nactivation of the OFF condition. When TRST  is driven high, EMU0 is used\nas an interrupt to or from the emulator system and is defined as I/O by way\nof the IEEE standard 1149.1 scan system.PU Input\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nIntroduction\n30 November 2002 − Revised January 2008 SPRS205KTable 2−3. Signal Descriptions (Continued)\nTERMINAL\nNAMERESET\nCONDITIONBK‡ FUNCTION I/O/Z†MULTIPLEXED\nSIGNAL NAME\nTEST/EMULATION PINS (CONTINUED)\nEMU1/OFF I/O/ZEmulator 1 pin/disable all outputs. When TRST  is driven high, EMU1/OFF\nis used as an interrupt to or from the emulator system and is defined as I/O\nby way of IEEE standard 1149.1 scan system. When TRST  is driven low,\nEMU1/OFF  is configured as OFF . The EMU1/OFF  signal, when\nactive-low, puts all output drivers into the high-impedance state. Note that\nOFF is used exclusively for testing and emulation purposes (not for\nmultiprocessing applications). Therefore, for the OFF  condition, the\nfollowing apply: TRST  = low, EMU0 = high, EMU1/OFF  = lowPU Input\nSUPPLY PINS\nCVDD SDigital Power, + V DD. Dedicated power supply for the core CPU.\nDVDD SDigital Power, + V DD. Dedicated power supply for the I/O pins.\nUSBVDD SDigital Power, + V DD. Dedicated power supply for the I/O of the USB\nmodule (DP, DN , and PU)\nRDVDD SDigital Power, + V DD. Dedicated power supply for the I/O pins of the RTC\nmodule.\nRCVDD SDigital Power, + V DD. Dedicated power supply for the RTC module\nAVDD SAnalog Power, + V DD. Dedicated power supply for the 10-bit A/D.\nADVDD SAnalog Digital Power, + V DD. Dedicated power supply for the digital portion\nof the 10-bit A/D.\nUSBPLLV DD SDigital Power, + V DD. Dedicated power supply pin for the USB PLL.\nVSS SDigital Ground. Dedicated ground for the I/O and core pins.\nAVSS SAnalog Ground. Dedicated ground for the 10-bit A/D.\nADVSS SAnalog Digital Ground. Dedicated ground for the digital portion of the10-bit\nA/D.\nUSBPLLV SS SDigital Ground. Dedicated ground for the USB PLL.\nMISCELLANEOUS\nNC No connection\n†I = Input, O = Output, S = Supply, Hi-Z = High-impedance\n‡BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup, \nPD = pulldown, H = hysteresis input buffer, FS = fail-safe buffer\nFunctional Overview\n31 November 2002 − Revised January 2008 SPRS205K3 Functional Overview\nThe following functional overview is based on the block diagram in Figure 3−1.\n†\n†\n†7/8USB PLL\n5\n†Number of pins determined by package type.\nFigure 3−1. Block Diagram of the TMS320VC5509A\nFunctional Overview\n32 November 2002 − Revised January 2008 SPRS205K3.1 Memory\nThe 5509A supports a unified memory map (program and data accesses are made to the same physical\nspace). The total on-chip memory is 320K bytes (128K 16-bit words of RAM and 32K 16-bit words of ROM).\n3.1.1 On-Chip Dual-Access RAM (DARAM)\nThe DARAM is located in the byte address range 000000h−00FFFFh and is composed of eight blocks of \n8K bytes each (see Table 3−1). Each DARAM block can perform two accesses per cycle (two reads, twowrites, or a read and a write). DARAM can be accessed by the internal program, data, or DMA buses. TheHPI can only access the first four (32K bytes) DARAM blocks.\nTable 3−1. DARAM Blocks\nBYTE ADDRESS RANGE MEMORY BLOCK\n000000h − 001FFFh DARAM 0 (HPI accessible) †\n002000h − 003FFFh DARAM 1 (HPI accessible)\n004000h − 005FFFh DARAM 2 (HPI accessible)\n006000h − 007FFFh DARAM 3 (HPI accessible)\n008000h − 009FFFh DARAM 4\n00A000h − 00BFFFh DARAM 5\n00C000h − 00DFFFh DARAM 6\n00E000h − 00FFFFh DARAM 7\n†First 192 bytes are reserved for Memory-Mapped Registers (MMRs).\n3.1.2 On-Chip Single-Access RAM (SARAM)\nThe SARAM is located at the byte address range 010000h−03FFFFh and is composed of 24 blocks of 8K bytes\neach (see Table 3−2). Each SARAM block can perform one access per cycle (one read or one write). SARAM\ncan be accessed by the internal program, data, or DMA buses.\nTable 3−2. SARAM Blocks\nBYTE ADDRESS RANGE MEMORY BLOCK BYTE ADDRESS RANGE MEMORY BLOCK\n010000h − 011FFFh SARAM 0 028000h − 029FFFh SARAM 12\n012000h − 013FFFh SARAM 1 02A000h − 02BFFFh SARAM 13\n014000h − 015FFFh SARAM 2 02C000h − 02DFFFh SARAM 14\n016000h − 017FFFh SARAM 3 02E000h − 02FFFFh SARAM 15\n018000h − 019FFFh SARAM 4 030000h − 031FFFh SARAM 16\n01A000h − 01BFFFh SARAM 5 032000h − 033FFFh SARAM 17\n01C000h − 01DFFFh SARAM 6 034000h − 035FFFh SARAM 18\n01E000h − 01FFFFh SARAM 7 036000h − 037FFFh SARAM 19\n020000h − 021FFFh SARAM 8 038000h − 039FFFh SARAM 20\n022000h − 023FFFh SARAM 9 03A000h − 03BFFFh SARAM 21\n024000h − 025FFFh SARAM 10 03C000h − 03DFFFh SARAM 22\n026000h − 027FFFh SARAM 11 03E000h − 03FFFFh SARAM 23\nFunctional Overview\n33 November 2002 − Revised January 2008 SPRS205K3.1.3 On-Chip Read-Only Memory (ROM)\nThe one-wait-state ROM is located at the byte address range FF0000h−FFFFFFh.  The ROM is composed\nof one block of 32K bytes and two 16K-byte blocks, for a total of 64K bytes of ROM. The ROM address spacecan be mapped by software to the external memory or to the internal ROM.\nNOTE: Customers can arrange to have the 5509A ROM programmed with contents unique\nto any particular application. Contact your local Texas Instruments representative for moreinformation on custom ROM programming.\nThe standard 5509A device includes a bootloader program resident in the ROM. When the MPNMC bit field\nof the ST3 status register is set through software, the on-chip ROM is disabled and not present in the memorymap, and byte address range FF0000h−FFFFFFh is directed to external memory space. A hardware resetalways clears the MPNMC bit, so it is not possible to disable the ROM at reset. However, the software reset\ninstruction does not affect the MPNMC bit. All three ROM blocks can be accessed by the program, data, orDMA buses. The first 16-bit word access to ROM requires three cycles. Subsequent accesses require twocycles per 16-bit word.\n3.1.4 Memory Map\nThe 5509A provides 16M bytes of total memory space composed of on-chip RAM, on-chip ROM, and externalmemory space supporting a variety of memory types. The on-chip, dual-access RAM allows two accessesto a given block during the same cycle. The 5509A supports 8 blocks of 8K bytes of dual-access RAM. Theon-chip, single-access RAM allows one access to a given block per clock cycle. The 5509A supports24 blocks of 8K byte of single-access RAM.\nThe remainder of the memory map is external space that is divided into four spaces. Each space has a chip\nenable decode signal (called CE) that indicates an access to the selected space. The External MemoryInterface (EMIF) supports access to asynchronous memories such as SRAM and Flash, and synchronousDRAM.\nFunctional Overview\n34 November 2002 − Revised January 2008 SPRS205K3.1.4.1 PGE Package Memory Map\nThe PGE package features 14 address bits representing 32K-/16K-byte linear address for asynchronous\nmemories per CE space. Due to address row/column multiplexing, address reach for SDRAM devices is4M bytes for each CE space. The largest SDRAM device that can be used with the 5509A in a PGE package\nis 128M-bit SDRAM.\n000000\nDARAM / HPI Access (32K − 192) Bytes\n008000\nDARAM ‡ 32K Bytes\n010000\nSARAM§192K Bytes\nExternal ¶ − CE0040000\n400000\n800000\nC00000\nFF0000\nFF800032K Bytes\nFFC000\n16K Bytes16K Bytes\nFFFFFFExternal ¶ − CE1\nExternal ¶ − CE2\nExternal ¶ − CE3Block SizeByte Address\n(Hex)†\n(if MPNMC=0)ROM||(if MPNMC=0)ROM||\n(if MPNMC=1)External ¶ − CE3\n(if MPNMC=1)External ¶ − CE3\n(if MPNMC=1)External ¶ − CE332K/16K Bytes − Asynchronous /C0107\n4M Bytes − SDRAM (MPNMC = 1)\n4M Bytes − 64K Bytes if internal ROM selected (MPNMC = 0)32K/16K Bytes − Asynchronous /C0107\n4M Bytes − SDRAM32K/16K Bytes − Asynchronous /C0107\n4M Bytes − SDRAM32K/16K Bytes − Asynchronous /C0107\n4M Bytes − 256K Bytes SDRAM #Memory Blocks\n†Address shown represents the first byte address in each block.\n‡Dual-access RAM (DARAM): two accesses per cycle per block, 8 blocks of 8K bytes.\n§Single-access RAM (SARAM): one access per cycle per block, 24 blocks of 8K bytes.\n¶External memory spaces are selected by the chip-enable signal shown (CE[0:3] ). Supported memory types include: asynchronous static\nRAM (SRAM) and synchronous DRAM (SDRAM).\n#The minus 256K bytes consists of 32K-byte DARAM/HPI access, 32K-byte DARAM, and 192K-byte SARAM.\n||Read-only memory (ROM): one access every two cycles, two blocks of 32K bytes.\n/C010732K bytes for 16-bit-wide memory. 16K bytes for 8-bit-wide memory.0000C0MMR (Reserved)\nFigure 3−2. TMS320VC5509A Memory Map (PGE Package)\nFunctional Overview\n35 November 2002 − Revised January 2008 SPRS205K3.1.4.2 GHH and ZHH Package Memory Map\nThe GHH and ZHH packages feature 21 address bits representing 2M-byte linear address for asynchronous\nmemories per CE space. Due to address row/column multiplexing, address reach for SDRAM devices is4M bytes for each CE space. The largest SDRAM device that can be used with the 5509A in a GHH or ZHH\npackage is 128M-bit SDRAM.\n000000\nDARAM / HPI Access (32K − 192) Bytes\n008000\nDARAM ‡ 32K Bytes\n010000\nSARAM§192K Bytes\nExternal ¶ − CE0040000\n400000\n800000\nC00000\nFF0000\nFF800032K Bytes\nFFC000\n16K Bytes16K Bytes\nFFFFFFExternal ¶ − CE1\nExternal ¶ − CE2\nExternal ¶ − CE3Block SizeByte Address\n(Hex)†\n(if MPNMC=0)ROM||(if MPNMC=0)ROM||\n(if MPNMC=1)External ¶ − CE3\n(if MPNMC=1)External ¶ − CE3\n(if MPNMC=1)External ¶ − CE32M Bytes − Asynchronous\n4M Bytes − SDRAM (MPNMC = 1)\n4M Bytes − 64K Bytes if internal ROM selected (MPNMC = 0)2M Bytes − Asynchronous\n4M Bytes − SDRAM2M Bytes − Asynchronous\n4M Bytes − SDRAM2M Bytes − Asynchronous\n4M Bytes − 256K Bytes SDRAM #Memory Blocks\n†Address shown represents the first byte address in each block.\n‡Dual-access RAM (DARAM): two accesses per cycle per block, 8 blocks of 8K bytes.\n§Single-access RAM (SARAM): one access per cycle per block, 24 blocks of 8K bytes.\n¶External memory spaces are selected by the chip-enable signal shown (CE[0:3] ). Supported memory types include: asynchronous static\nRAM (SRAM) and synchronous DRAM (SDRAM).\n#The minus 256K bytes consists of 32K-byte DARAM/HPI access, 32K-byte DARAM, and 192K-byte SARAM.\n||Read-only memory (ROM): one access every two cycles, two blocks of 32K bytes.0000C0MMR (Reserved)\nFigure 3−3. TMS320VC5509A Memory Map (GHH and ZHH Packages)\nFunctional Overview\n36 November 2002 − Revised January 2008 SPRS205K3.1.5 Boot Configuration\nThe on-chip bootloader provides a method to transfer application code and tables from an external source to\nthe on-chip RAM memory at power up. These options include:\n•Enhanced host-port interface (HPI) in multiplexed or nonmultiplexed mode\n•External asynchronous memory boot (via the EMIF) from 8-bit-wide or 16-bit-wide memory\n•Serial port boot (from McBSP0) with 8-bit or 16-bit data length\n•Serial EPROM boot (from McBSP0) supporting EPROMs with 16-bit or 24-bit address\n•USB boot\n•I2C EEPROM\n•Direct execution from external 16-bit-wide asynchronous memory\nExternal pins select the boot configuration. The values of GPIO[3:0] are sampled, following reset, upon\nexecution of the on-chip bootloader code. It is not possible to disable the bootloader at reset because the5509A always starts execution from the on-chip ROM following a hardware reset. A summary of bootconfigurations is shown in Table 3−3. For more information on using the bootloader, see the Using the\nTMS320VC5503/VC5507/VC5509/VC5509A Bootloader  Application Report (literature number SPRA375).\nTable 3−3. Boot Configuration Summary\nGPIO0 GPIO3 GPIO2 GPIO1 BOOT MODE PROCESS\n0 0 0 0Reserved\n0 0 0 1Serial (SPI) EPROM Boot (24-bit address) via McBSP0\n0 0 1 0USB\n0 0 1 1I2C EEPROM (7-bit address)\n0 1 0 0Reserved\n0 1 0 1HPI – multiplexed mode\n0 1 1 0HPI – nonmultiplexed mode\n0 1 1 1Reserved\n1 0 0 0Execute from 16-bit-wide asynchronous memory (on CE1  space)\n1 0 0 1Serial (SPI) EPROM Boot (16-bit address) via McBSP0\n1 0 1 08-bit asynchronous memory (on CE1  space)\n1 0 1 116-bit asynchronous memory (on CE1  space)\n1 1 0 0Reserved\n1 1 0 1Reserved\n1 1 1 0Standard serial boot via McBSP0 (16-bit data)\n1 1 1 1Standard serial boot via McBSP0 (8-bit data)\nFunctional Overview\n37 November 2002 − Revised January 2008 SPRS205K3.2 Peripherals\nThe 5509A supports the following peripherals:\n•A Configurable Parallel External Interface supporting either:\n− 16-bit external memory interface (EMIF) for asynchronous memory and/or SDRAM\n− 16-bit enhanced host-port interface (HPI)\n•A six-channel direct memory access (DMA) controller\n•A programmable phase-locked loop clock generator\n•Two 20-bit timers\n•Watchdog Timer\n•Three serial ports supporting a combination of:\n− up to three multichannel buffered serial ports (McBSPs)\n− up to two MultiMedia/Secure Digital Card Interfaces\n•Seven (LQFP) or Eight (BGA) configurable general-purpose I/O pins\n•USB full-speed slave interface supporting:\n− Bulk\n− Interrupt− Isochronous\n•I\n2C multi-master and slave interface (I 2C compatible except, no fail-safe I/O buffers)\n•Real-time clock with crystal input, separate clock domain and supply pins\n•4-channel (BGA) or 2-channel (LQFP)10-bit Successive Approximation A/D\nFor detailed information on the C55x \uf8ea DSP peripherals, see the following documents:\n•TMS320C55x \uf8ea DSP Functional Overview  (literature number SPRU312)\n•TMS320C55x DSP Peripherals Overview Reference Guide  (literature number SPRU317)\n3.3 Direct Memory Access (DMA) Controller\nThe 5509A DMA provides the following features:\n•Four standard ports, one for each of the following data resources: DARAM, SARAM, Peripherals and\nExternal Memory\n•Six channels, which allow the DMA controller to track the context of six independent DMA channels\n•Programmable low/high priority for each DMA channel\n•One interrupt for each DMA channel\n•Event synchronization. DMA transfers in each channel can be dependent on the occurrence of selected\nevents.\n•Programmable address modification for source and destination addresses\n•Dedicated Idle Domain allows the DMA controller to be placed in a low-power (idle) state under software\ncontrol.\n•Dedicated DMA channel used by the HPI to access internal memory (DARAM)\nThe 5509A DMA controller allows transfers to be synchronized to selected events. The 5509A supports\n19 separate sync events and each channel can be tied to separate sync events independent of the otherchannels. Sync events are selected by programming the SYNC field in the channel-specific DMA ChannelControl Register (DMA_CCR).\nFunctional Overview\n38 November 2002 − Revised January 2008 SPRS205K3.3.1 DMA Channel Control Register (DMA_CCR)\nThe channel control register (DMA_CCR) bit layouts are shown in Figure 3−4.\n15 14 13 12 11 10 9 8\nDST AMODE SRC AMODE END PROG Reserved REPEAT AUTO INIT\nR/W, 00 R/W, 00 R/W, 0 R, 0 R/W, 0 R/W, 0\n7654 0\nEN PRIO FS SYNC\nR/W, 0 R/W, 0 R/W, 0 R/W, 00000\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−4. DMA_CCR Bit Locations\nThe SYNC[4:0] bits specify the event that can initiate the DMA transfer for the corresponding DMA channel.\nThe five bits allow several configurations as listed in Table 3−4. The bits are set to zero upon reset. For thosesynchronization modes with more than one peripheral listed, the Serial Port Mode bit field of the External Bus\nSelection Register dictates which peripheral event is actually connected to the DMA input.\nTable 3−4. Synchronization Control Function  \nSYNC FIELD IN\nDMA_CCRSYNCHRONIZATION MODE\n00000b No event synchronized\n00001b McBSP 0 Receive Event (REVT0)\n00010b McBSP 0 Transmit Event (XEVT0)\n00011b Reserved. These bits should always be written with 0.\n00100b Reserved. These bits should always be written with 0.\n00101bMcBSP1/MMC−SD1 Receive Event\nSerial Port 1 Mode:\n00 = McBSP1 Receive Event (REVT1)01 = MMC/SD1 Receive Event (RMMCEVT1)10 = Reserved11 = Reserved\n00110bMcBSP1/MMC−SD1 Transmit Event\nSerial Port 1 Mode:\n00 = McBSP1 Transmit Event (XEVT1)01 = MMC/SD1 Transmit Event (XMMCEVT1)10 = Reserved11 = reserved\n00111b Reserved. These bits should always be written with 0.\n01000b Reserved. These bits should always be written with 0.\n01001bMcBSP2/MMC−SD2 Receive Event\nSerial Port 2 Mode:\n00 = McBSP2 Receive Event (REVT2)01 = MMC/SD2 Receive Event (RMMCEVT2)10 = Reserved11 = Reserved\n†The I2C receive event (REVTI2C) and external interrupt 4 (INT4) share a synchronization input to the DMA. When the SYNC field of the\nDMA_CCR is set to 10011b, the logical OR of these two sources is used for DMA synchronization.\nFunctional Overview\n39 November 2002 − Revised January 2008 SPRS205KTable 3−4. Synchronization Control Function (Continued)\nSYNC FIELD IN\nDMA_CCRSYNCHRONIZATION MODE\n01010bMcBSP2/MMC−SD2 Transmit Event\nSerial Port 2 Mode:\n00 = McBSP2 Transmit Event (XEVT2)01 = MMC/SD2 Transmit Event (XMMCEVT2)10 = Reserved11 = Reserved\n01011b Reserved. These bits should always be written with 0.\n01100b Reserved. These bits should always be written with 0.\n01101b Timer 0 Interrupt Event\n01110b Timer 1 Interrupt Event\n01111b External Interrupt 0\n10000b External Interrupt 1\n10001b External Interrupt 2\n10010b External Interrupt 3\n10011b External Interrupt 4 / I 2C Receive Event (REVTI2C) †\n10100b I2C Transmit Event (XEVTI2C)\nOther values Reserved (Do not use these values)\n†The I2C receive event (REVTI2C) and external interrupt 4 (INT4) share a synchronization input to the DMA. When the SYNC field of the\nDMA_CCR is set to 10011b, the logical OR of these two sources is used for DMA synchronization.\n3.4 I2C Interface\nThe TMS320VC5509A includes an I 2C serial port. The I 2C port supports:\n•Compatible with Philips I 2C Specification Revision 2.1 (January 2000)\n•Operates at 100 Kbps or 400 Kbps\n•7-bit addressing mode\n•Master (transmit/receive) and slave (transmit/receive) modes of operation\n•Events: DMA, interrupt, or polling\nThe I2C module clock must be in the range from 7 MHz to 12 MHz. This is necessary for proper operation of\nthe I2C module. With the I 2C module clock in this range, the noise filters on the SDA and SCL pins suppress\nnoise that has a duration of 50 ns or shorter. The I 2C module clock is derived from the DSP clock divided by\na programmable prescaler.\nNOTE:I/O buffers are not fail-safe. The SDA and SCL pins could potentially draw current if the\ndevice is powered down and SDA and SCL are driven by other devices connected to the I 2C bus.\n3.5 Configurable External Buses\nThe 5509A offers several combinations of configurations for its external parallel port and two serial ports. This\nallows the system designer to choose the appropriate media interface for its application without the need ofa large-pin-count package. The External Bus Selection Register controls the routing of the parallel and serialport signals.\nFunctional Overview\n40 November 2002 − Revised January 2008 SPRS205K3.5.1 External Bus Selection Register (EBSR)\nThe External Bus Selection Register determines the mapping of the 14 (LQFP) or 21 (BGA) address signals,\n16 data signals, and 15 control signals of the external parallel port. It also determines the mapping of theMcBSP or MMC/SD ports to Serial Port1 and Serial Port2. The External Bus Selection Register ismemory-mapped at port address 0x6C00. Once the bit fields of this register are changed, the routing of the\nsignals takes place on the next CPU clock cycle.\nThe reset value of the parallel port mode bit field is determined by the state of the GPIO0 pin at reset. If GPIO0\nis high at reset, the full EMIF mode is enabled and the parallel port mode bit field is set to 01. If GPIO0 is lowat reset, the HPI multiplexed mode is enabled and the parallel port mode bit field is set to 11. After reset, theparallel port should be selected to function in either EMIF mode or HPI mode. Dynamic switching of the parallel\nport, once configured, is not recommended.\n15 14 13 12 11 10 9 8\nCLKOUT\nDisableOSC Disable HIDL BKE SR STAT HOLD HOLDA CKE SEL\nR/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 1 R/W, 0\n7 6 5 4 3 2 1 0\nCKE EN SR CMDSerial Port2\nModeSerial Port1\nModeParallel Port\nMode\nR/W, 0 R/W, 0 R/W, 00 R/W, 00R/W, 01 if GPIO0 = 1\n     11 if GPIO0 = 0\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−5. External Bus Selection Register\nTable 3−5. External Bus Selection Register Bit Field Description\nBITS DESCRIPTION\n15CLKOUT disable.\nCLKOUT disable = 0: CLKOUT enabled\nCLKOUT disable = 1: CLKOUT disabled\n14Oscillator disable.  Works with IDLE instruction to put the clock generation domain into IDLE mode.\nOSC disable = 0: Oscillator enabled\nOSC disable = 1: Oscillator disabled\n13Host mode idle bit.  (Applicable only if the parallel bus is configured as EHPI.)\nWhen the parallel bus is set to EHPI mode, the clock domain is not allowed to go to idle, so a host processor can\naccess the DSP internal memory. The HIDL bit works around this restriction and allows the DSP to idle the clockdomain and the EHPI. When the clock domain is in idle, a host processor will not be able to access the DSP\nmemory.\nHIDL = 0: Host access to DSP enabled. Idling EHPI and clock domain is not allowed.\nHIDL = 1: Idles the HPI and the clock domain upon execution of the IDLE instruction when the parallel\nport mode is set to 10 or 11 selecting HPI mode. In addition, bit 4 of the Idle Control Registermust be set to 1 prior to the execution of the IDLE instruction.\n12Bus keeper enable. †\nBKE = 0: Bus keeper, pullups/pulldowns enabled\nBKE = 1: Bus keeper, pullups/pulldowns disabled\n†Function available when the port or pins configured as input.\nFunctional Overview\n41 November 2002 − Revised January 2008 SPRS205KTable 3−5. External Bus Selection Register Bit Field Description (Continued)\nBITS DESCRIPTION\n11SDRAM self-refresh status bit.\nSR STAT = 0: SDRAM self-refresh signal is not asserted .\nSR STAT = 1: SDRAM self-refresh signal is asserted\n10EMIF hold\nHOLD = 0: DSP drives the external memory bus\nHOLD = 1: Request the external memory bus to be placed in high-impedance so that another device can\ndrive the memory bus\n9EMIF hold acknowledge.\nHOLDA = 0: DSP indicates that a hold request on the external memory bus has occured, the EMIF\ncompleted any pending external bus activity, and placed the external memory bus signals inhigh-impedance state (address bus, data bus, CE[3:0]\n, AOE, AWE, ARE, SDRAS, SDCAS,\nSDWE, SDA10, CLKMEM). Once this bit is cleared, an external device can drive the bus.\nHOLDA = 1: No hold acknowledge\n8SDRAM CKE pin selection bit.\nCKE SEL = 0: Use XF for SDRAM CKE signal\nCKE SEL = 1: Use GPIO.4 for SDRAM CKE signal\n7SDRAM CKE enable bit.\nCKE EN = 0: XF or GPIO.4 operates in normal mode\nCKE EN = 1: Based on the CKE SEL bit, either XF or GPIO.4 drives the SDRAM CKE pin\n6SDRAM self-refresh command.\nSR CMD = 0: EMIF will not issue a SDRAM self-refresh command\nSR CMD = 1: EMIF will issue a SDRAM self-refresh command\n5−4Serial port2 mode. McBSP2 or MMC/SD2 Mode. Determines the mode of Serial Port2.\nSerial Port2 Mode = 00: McBSP2 mode. The McBSP2 signals are routed to the six  pins of Seral Port2 .\nSerial Port2 Mode = 01: MMC/SD2 mode. The MMC/SD2 signals are routed to the six pins of Seral Port2 .\nSerial Port2 Mode = 10: Reserved\nSerial Port2 Mode = 11: Reserved.\n3−2Serial port1 mode. McBSP1 or MMC/SD1 Mode. Determines the mode of Serial Port1.\nSerial Port1 Mode = 00: McBSP1 mode. The McBSP1 signals are routed to the six pins of Seral Port1 .\nSerial Port1 Mode = 01: MMC/SD1 mode. The MMC/SD1 signals are routed to the six pins of Seral Port1 .\nSerial Port1 Mode = 10: Reserved\nSerial Port1 Mode = 11: Reserved.\n1−0Parallel port mode. EMIF/HPI/GPIO Mode. Determines the mode of the parallel port .\nParallel Port Mode = 00: Data EMIF mode. The 16 EMIF data signals and 13 EMIF control signals  are\nrouted to the corresponding external parallel bus data and control signals. The14 (LQFP) or 16 (BGA) address bus signals can be used as general-purpose I/O\nonly.\nParallel Port Mode = 01: Full EMIF mode. The 14 (LQFP) or 21 (BGA) address signals , 16 data signals, and \n15 control  signals are routed to the corresponding external parallel bus address,\ndata, and control signals.\nParallel Port Mode = 10: Non-multiplexed HPI mode. The HPI is enabled an its 14  address signals, \n16 data signals, and  7 control signals are routed to the  corresponding address,\n data, control signals of  the external  parallel bus. Moreover, 8 control signals of the \nexternal parallel bus  are used as general-purpose I/O.\nParallel Port Mode = 11: Multiplexed HPI mode. The HPI is enabled and its 16  data signals  and \n10 control signals  are routed to the  external parallel bus. In addition, 3 control\nsignals of the external  parallel bus are  used as general-purpose I/O. The \n14 (LQFP) or 16 (BGA) external parallel port address  bus signals are used as\ngeneral-purpose I/O.\n†Function available when the port or pins configured as input.\nFunctional Overview\n42 November 2002 − Revised January 2008 SPRS205K3.5.2 Parallel Port\nThe parallel port of the 5509A consists of 14 (LQFP) or 21 (BGA) address signals, 16 data signals, and 15\ncontrol signals. Its 14 bits for address allow it to access 16K (LQFP) or 2M bytes of external memory whenusing the asynchronous SRAM interface. On the other hand, the SDRAM interface can access the wholeexternal memory space of 16M bytes. The parallel bus supports four different modes:\n•Full EMIF mode:  the EMIF with its 14 (LQFP) or 21 address signals, 16 data signals, and 15 control\nsignals routed to the corresponding external parallel bus address, data, and control signals.\n•Data EMIF mode:  the EMIF with its 16 data signals, and 15 control signals routed to the corresponding\nexternal parallel bus data and control signals. The 14 (LQFP) or 16 (BGA) address bus signals can beused as general-purpose I/O signals only.\n•Non-multiplexed HPI mode:  the HPI is enabled with its 14 address signals, 16 data signals, and \n8 control signals routed to the corresponding address, data, and control signals of the external parallelbus. Moreover, 7 control signals of the external parallel bus are used as general-purpose I/O.\n•Multiplexed HPI mode:  the HPI is enabled with its 16 data signals and 10 control signals routed to the\nexternal parallel bus. In addition, 5 control signals of the external parallel bus are used as general-purpose\nI/O. The external parallel port’s 14 (LQFP) or 16 (BGA) address signals are used as general-purpose I/O.\nTable 3−6. TMS320VC5509A Parallel Port Signal Routing\nPin Signal Data EMIF (00) † Full EMIF (01) † Non-Multiplex HPI (10) † Multiplex HPI (11) †\nAddress Bus\nA’[0] N/A EMIF.A[0] (BGA) N/A N/A\nA[0]GPIO.A[0] (LQFP) EMIF.A[0] (LQFP) HPI.HA[0] (LQFP) GPIO.A[0] (LQFP)\nA[0]GPIO.A[0] (BGA) HPI.HA[0] (BGA) GPIO.A[0] (BGA)\nA[13:1]GPIO.A[13:1] (LQFP) EMIF.A[13:1] (LQFP) HPI.HA[13:1] (LQFP) GPIO.A[13:1] (LQFP)\nA[13:1]GPIO.A[13:1] (BGA) EMIF.A[13:1] (BGA) HPI.HA[13:1] (BGA) GPIO.A[13:1] (BGA)\nA[15:14] GPIO.A[15:14] (BGA) EMIF.A[15:14] (BGA) N/A GPIO.A[15:14] (BGA)\nA[20:16]‡ N/A EMIF.A[20:16] (BGA) N/A N/A\nData Bus\nD[15:0] EMIF.D[15:0] EMIF.D[15:0] HPI.HD[15:0] HPI.HD[15:0]\nControl Bus\nC0 EMIF.ARE EMIF.ARE GPIO8 GPIO8\nC1 EMIF.AOE EMIF.AOE HPI.HINT HPI.HINT\nC2 EMIF.AWE EMIF.AWE HPI.HR/W HPI.HR/W\nC3 EMIF.ARDY EMIF.ARDY HPI.HRDY HPI.HRDY\nC4 EMIF.CE0 EMIF.CE0 GPIO9 GPIO9\nC5 EMIF.CE1 EMIF.CE1 GPIO10 GPIO10\nC6 EMIF.CE2 EMIF.CE2 HPI.HCNTL0 HPI.HCNTL0\nC7 EMIF.CE3 EMIF.CE3 GPIO11 HPI.HCNTL1\nC8 EMIF.BE0 EMIF.BE0 HPI.HBE0 HPI.HBE0\nC9 EMIF.BE1 EMIF.BE1 HPI.HBE1 HPI.HBE1\nC10 EMIF.SDRAS EMIF.SDRAS GPIO12 HPI.HAS\nC11 EMIF.SDCAS EMIF.SDCAS HPI.HCS HPI.HCS\nC12 EMIF.SDWE EMIF.SDWE HPI.HDS1 HPI.HDS1\nC13 EMIF.SDA10 EMIF.SDA10 GPIO13 GPIO13\nC14 EMIF.CLKMEM EMIF.CLKMEM HPI.HDS2 HPI.HDS2\n†Represents the Parallel Port Mode bits of the External Bus Selection Register.\n‡A[20:16] of the BGA package always functions as EMIF address pins and they cannot be reconfigured for any other function.\nFunctional Overview\n43 November 2002 − Revised January 2008 SPRS205K3.5.3 Parallel Port Signal Routing\nThe 5509A allows access to 16-bit-wide (read and write) or 8-bit-wide (read only) asynchronous memory and\n16-bit-wide SDRAM. For 16-bit-wide memories, EMIF.A[0] is kept low and is not used. To provide as manyaddress pins as possible, the 5509A routes the parallel port signals as shown in Figure 3−6.\nFigure 3−6 shows the addition of the A ′[0] signal in the BGA package. This pin is used for asynchronous\nmemory interface only, while the A[0] pin is used with HPI or GPIO. Figure 3−7 summarizes the use of theparallel port signals for memory interfacing.\nEMIF.A[0]\nGPIO.A[0]\nHPI.HA[0]\nEMIF.A[13:1]\nHPI.HA[13:1]\nGPIO.A[13:1]\nEMIF.A[14]\nGPIO.A[14]\nEMIF.A[15]\nGPIO.A[15]\nEMIF.A[20:16]A’[0] (BGA only)\nA[0]\nA[13:1]\nA[14] (BGA only)\nA[15] (BGA only)\nA[20:16] (BGA only)\nFigure 3−6. Parallel Port Signal Routing\nFunctional Overview\n44 November 2002 − Revised January 2008 SPRS205KBE[1:0]\nA[13:1]\nA[0]\nD[15:0]A[12:0]\nA[13]\nD[15:0]16-Bit\nAsynchronous\nMemory5509A\nLQFP16-Bit-Wide Asynchronous Memory\nBGA5509A\nA[20:14]\nD[15:0]A[13:1]BE[1:0]16-Bit\nAsynchronous\nMemory\nD[15:0]A[19:13]\nA[12:0]\nBGA5509A\nA’[0]A[13:1]A[20:14]BE[1:0]8-Bit-Wide Asynchronous Memory\n5509A\nLQFP\nA[13:0]\nD[7:0]\nMemoryAsynchronous8-Bit\nA[0]A[13:1]A[20:14]BE[1:0]MemoryAsynchronous8-Bit\nA[13:0]\nD[7:0]\nD[7:0] D[7:0]5509A\nLQFPCLKMEM\nSDCASSDRASCEx\nSDRAM128 MBit64 MBit orCASCLK\nRASCS\nA[13]A[0]SDWE\nBA[0]BA[1]DQM[H:L]WE\nA[12]\nSDA10\nA[10:1]D[15:0]A[11]\nA[9:0]\nD[15:0]A[10]16-Bit-Wide SDRAM\nSDWE\nA[12]\nD[15:0]A[10:1]SDA10A[13]A[14]5509A\nBGASDCASSDRASCLKMEMCEx\nWE\nA[11]\nA[9:0]\nD[15:0]A[10]BA[1]\nBA[0]DQM[H:L]CASRASCLKCSBE[1:0]\nBE[1:0]BE[1:0]BE[1:0]\nOE OERE REWE WECEx CSBE[1:0] BE[1:0]OE OERE REWE WECEx CSOE OERE REWE WECEx CSOE OERE REWE WECEx CS\nSDRAM128 MBit64 MBit or\nFigure 3−7. Parallel Port (EMIF) Signal Interface\nFunctional Overview\n45 November 2002 − Revised January 2008 SPRS205K3.5.4 Serial Ports\nThe 5509A Serial Port1 and Serial Port2 each consists of six signals that support two different modes:\n•McBSP mode:  all six signals of the McBSP are routed to the six external signals of the serial port.\n•MMC/SD mode:  all six signals of the MultiMedia Card/Secure Digital port are routed to the six external\nsignals of the serial port.\nTable 3−7. TMS320VC5509A Serial Port1 Signal Routing\nPIN SIGNAL MCBSP1 (00) † MMC/SD1 (01) †\nS10 McBSP1.CLKR MMC1.CMD\nS11 McBSP1.DR MMC1.DAT1\nS12 McBSP1.FSR MMC1.DAT2\nS13 McBSP1.DX MMC1.CLK\nS14 McBSP1.CLKX MMC1.DAT0\nS15 McBSP1.FSX MMC1.DAT3\n†Represents the Serial Port1 Mode bits of the External Bus Selection Register.\nTable 3−8. TMS320VC5509A Serial Port2 Signal Routing\nPIN SIGNAL MCBSP2 (00) ‡ MMC/SD2 (01) ‡\nS20 McBSP2.CLKR MMC2.CMD\nS21 McBSP2.DR MMC2.DAT1\nS22 McBSP2.FSR MMC2.DAT2\nS23 McBSP2.DX MMC2.CLK\nS24 McBSP2.CLKX MMC2.DAT0\nS25 McBSP2.FSX MMC2.DAT3\n‡Represents the Serial Port2 Mode bits of the External Bus Selection Register.\nFunctional Overview\n46 November 2002 − Revised January 2008 SPRS205K3.6 General-Purpose Input/Output (GPIO) Ports\n3.6.1 Dedicated General-Purpose I/O\nThe 5509A provides eight dedicated general-purpose input/output pins, GPIO0−GPIO7. Each pin can be\nindepedently configured as an input or an output using the I/O Direction Register (IODIR). The I/O DataRegister (IODATA) is used to monitor the logic state of pins configured as inputs and control the logic stateof pins configured as outputs. See Table 3−31 for address information. The description of the IODIR is shown\nin Figure 3−8 and Table 3−9. The description of IODATA is shown in Figure 3−9 and Table 3−10.\nTo configure a GPIO pin as an input, clear the direction bit that corresponds to the pin in IODIR to 0. To read\nthe logic state of the input pin, read the corresponding bit in IODATA.\nTo configure a GPIO pin as an output, set the direction bit that co rresponds to the pin in IODIR to 1. To control\nthe logic state of the output pin, write to the corresponding bit in IODATA.\n1 5 876543210\nReserved IO7DIR IO6DIRIO5DIR\n(BGA)IO4DIR IO3DIR IO2DIR IO1DIR IO0DIR\nR−00000000 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−8. I/O Direction Register (IODIR) Bit Layout\nTable 3−9. I/O Direction Register (IODIR) Bit Functions  \nBIT\nNO.BIT\nNAMERESET\nVALUEFUNCTION\n15−8 Reserved 0These bits are reserved and are unaffected by writes.\n7−0IOxDIR† 0IOx Direction Control Bit.  Controls whether IOx operates as an input or an output.\nIOxDIR = 0 IOx is configured as an input.\nIOxDIR = 1 IOx is configured as an output.\n†The GPIO5 pin is available on the BGA package only.\nFunctional Overview\n47 November 2002 − Revised January 2008 SPRS205K1 5 876543210\nReserved IO7D IO6DIO5D\n(BGA)IO4D IO3D IO2D IO1D IO0D\nR−00000000 R/W−pin R/W−pin R/W−pin R/W−pin R/W−pin R/W−pin R/W−pin R/W−pin\nLEGEND: R = Read, W = Write, pin = value present on the pin (IO7−IO0 default to inputs after reset)\nFigure 3−9. I/O Data Register (IODATA) Bit Layout\nTable 3−10. I/O Data Register (IODATA) Bit Functions\nBIT\nNO.BIT\nNAMERESET\nVALUEFUNCTION\n15−8 Reserved 0These bits are reserved and are unaffected by writes.\n7−0 IOxD pin†‡IOx Data Bit.\nIf IOx is configured as an input (IOxDIR = 0 in IODIR):\nIOxD = 0 The signal on the IOx pin is low.\nIOxD = 1 The signal on the IOx pin is high.\nIf IOx is configured as an output (IOxDIR = 1 in IODIR):\nIOxD = 0 Drive the signal on the IOx pin low.IOxD = 1 Drive the signal on the IOx pin high.\n†The GPIO5 pin is available on the BGA package only.\n‡pin = value present on the pin (IO7−IO0 default to inputs after reset)\n3.6.2 Address Bus General-Purpose I/O\nThe 16 address signals, EMIF.A[15−0], can also be individually enabled as GPIO when the Parallel Port Mode\nbit field of the External Bus Selection Register is set for Data EMIF (00) or Multiplexed EHPI mode (11). These\npins are controlled by three registers: the enable register, AGPIOEN, determines if the pins serve as GPIOor address (Figure 3−10); the direction register, AGPIODIR, determines if the GPIO enabled pin is an inputor output (Figure 3−11); and the data register, AGPIODATA, determines the logic states of the pins ingeneral-purpose I/O mode (Figure 3−12). Note that the AGPIOEN bits should be set prior to setting theAGPIODIR bits.\n15 14 13 12 11 10 9 8\nAIOEN15\n(BGA)AIOEN14\n(BGA)AIOEN13 AIOEN12 AIOEN11 AIOEN10 AIOEN9 AIOEN8\nR/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0\n76543210\nAIOEN7 AIOEN6 AIOEN5 AIOEN4 AIOEN3 AIOEN2 AIOEN1 AIOEN0\nR/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−10. Address/GPIO Enable Register (AGPIOEN) Bit Layout\nTable 3−11. Address/GPIO Enable Register (AGPIOEN) Bit Functions\nBIT\nNO.BIT\nNAMERESET\nVALUEFUNCTION\n15−0 AIOENx 0Enable or disable GPIO function of Address Bus of EMIF. AIOEN15 and AIOEN14 are only available inBGA package.\nAIOENx = 0 GPIO function of Ax line is disabled; i.e., Ax has address function.\nAIOENx = 1 GPIO function of Ax line is enabled; i.e., Ax has GPIO function.\nFunctional Overview\n48 November 2002 − Revised January 2008 SPRS205K15 14 13 12 11 10 9 8\nAIODIR15\n(BGA)AIODIR14\n(BGA)AIODIR13 AIODIR12 AIODIR11 AIODIR10 AIODIR9 AIODIR8\nR/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0\n76543210\nAIODIR7 AIODIR6 AIODIR5 AIODIR4 AIODIR3 AIODIR2 AIODIR1 AIODIR0\nR/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−11. Address/GPIO Direction Register (AGPIODIR) Bit Layout\nTable 3−12. Address/GPIO Direction Register (AGPIODIR) Bit Functions\nBIT\nNO.BIT\nNAMERESET\nVALUEFUNCTION\n15−0 AIODIRx 0Data direction bits that configure the Address Bus configured as I/O pins as either input or output pins.AIODIR15 and AIODIR14 are only available in BGA package.\nAIODIRx = 0 Configure corresponding pin as an input.\nAIODIRx = 1 Configure corresponding pin as an output.\n15 14 13 12 11 10 9 8\nAIOD15 (BGA) AIOD14 (BGA) AIOD13 AIOD12 AIOD11 AIOD10 AIOD9 AIOD8\nR/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0\n76543210\nAIOD7 AIOD6 AIOD5 AIOD4 AIOD3 AIOD2 AIOD1 AIOD0\nR/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−12. Address/GPIO Data Register (AGPIODATA) Bit Layout\nTable 3−13. Address/GPIO Data Register (AGPIODATA) Bit Functions\nBIT\nNO.BIT\nNAMERESET\nVALUEFUNCTION\n15−0 AIODx 0Data bits that are used to control the level of the Address Bus configured as I/O output pins, and to monitor\nthe level of the Address Bus configured as I/O input pins. AIOD15 and AIOD14 are only available in BGA\npackage.\nIf AIODIRn = 0, then:AIODx = 0 Corresponding I/O pin is read as a low.AIODx = 1 Corresponding I/O pin is read as a high.\nIf AIODIRn = 1, then:\nAIODx = 0 Set corresponding I/O pin to low.\nAIODx = 1 Set corresponding I/O pin to high.\nFunctional Overview\n49 November 2002 − Revised January 2008 SPRS205K3.6.3 EHPI General-Purpose I/O\nSix control lines of the External Parallel Bus can also be set as general-purpose I/O when the Parallel Port\nMode bit field of the External Bus Selection Register is set to Nonmultiplexed EHPI (10) or Multiplexed EHPI\nmode (11). These pins are controlled by three registers: the enable register, EHPIGPIOEN, determines if the\npins serve as GPIO or address (Figure 3−13); the direction register, EHPIGPIODIR, determines if the GPIOenabled pin is an input or output (Figure 3−14); and the data register, EHPIGPIODATA, determines the logic\nstates of the pins in GPIO mode (Figure 3−15).\n1 5 6 543210\nReserved GPIOEN13 GPIOEN12 GPIOEN11 GPIOEN10 GPIOEN9 GPIOEN8\nR, 0000 0000 00 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−13. EHPI GPIO Enable Register (EHPIGPIOEN) Bit Layout\nTable 3−14. EHPI GPIO Enable Register (EHPIGPIOEN) Bit Functions\nBIT\nNO.BIT\nNAMERESET\nVALUEFUNCTION\n15−6 Reserved 0Reserved\n5−0GPIOEN13−\nGPIOEN80Enable or disable GPIO function of EHPI Control Bus.GPIOENx = 0 GPIO function of GPIOx line is disabled\nGPIOENx = 1 GPIO function of GPIOx line is enabled\n1 5 6 543210\nReserved GPIODIR13 GPIODIR12 GPIODIR11 GPIODIR10 GPIODIR9 GPIODIR8\nR, 0000 0000 00 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−14. EHPI GPIO Direction Register (EHPIGPIODIR) Bit Layout\nTable 3−15. EHPI GPIO Direction Register (EHPIGPIODIR) Bit Functions\nBIT\nNO.BIT\nNAMERESET\nVALUEFUNCTION\n15−6 Reserved 0Reserved\n5−0GPIODIR13−\nGPIODIR80Data direction bits that configure the EHPI Control Bus configured as I/O pins as either input or output\npins.\nGPIODIRx = 0 Configure corresponding pin as an input.\nGPIODIRx = 1 Configure corresponding pin as an output.\nFunctional Overview\n50 November 2002 − Revised January 2008 SPRS205K1 5 6 543210\nReserved GPIOD13 GPIOD12 GPIOD11 GPIOD10 GPIOD9 GPIOD8\nR, 0000 0000 00 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−15. EHPI GPIO Data Register (EHPIGPIODATA) Bit Layout\nTable 3−16. EHPI GPIO Data Register (EHPIGPIODATA) Bit Functions\nBIT\nNO.BIT\nNAMERESET\nVALUEFUNCTION\n15−6 Reserved 0Reserved\n5−0GPIOD13−\nGPIOD80Data bits that are used to control the level of the EHPI Control Bus configured as I/O output pins, and tomonitor the level of the EHPI Control Bus configured as I/O input pins.\nIf GPIODIRn = 0, then:\nGPIODx = 0 Corresponding I/O pin is read as a low.GPIODx = 1 Corresponding I/O pin is read as a high.\nIf GPIODIRn = 1, then:\nGPIODx = 0 Set corresponding I/O pin to low.\nGPIODx = 1 Set corresponding I/O pin to high.\nFunctional Overview\n51 November 2002 − Revised January 2008 SPRS205K3.7 System Register\nThe system register (SYSR) provides control over certain device-specific functions. The register is located\nat port address 07FDh.\n15 8\nReserved\n73 2 0\nReserved CLKDIV\nR/W\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−16. System Register Bit Locations\nTable 3−17. System Register Bit Fields\nBIT\nFUNCTIONNUMBER NAMEFUNCTION\n15−3 Reserved These bits are reserved and are unaffected by writes.\n2−0CLKDIV CLKOUT Divide Factor. Allows the clock present on the CLKOUT pin to be a divided-down version\nof the internal CPU clock. This field does not affect the programming of the PLL.\nCLKDIV 000 = CLKOUT represents the CPU clock divided by 1\nCLKDIV 001 = CLKOUT represents the CPU clock divided by 2CLKDIV 010 = CLKOUT represents the CPU clock divided by 4CLKDIV 011 = CLKOUT represents the CPU clock divided by 6CLKDIV 100 = CLKOUT represents the CPU clock divided by 8\nCLKDIV 101 = CLKOUT represents the CPU clock divided by 10\nCLKDIV 110 = CLKOUT represents the CPU clock divided by 12CLKDIV 111 = CLKOUT represents the CPU clock divided by 14\n3.8 USB Clock Generation\nThe USB module can be clocked from either an Analog Phase-Locked Loop (APLL) or a Digital Phase-Locked\nLoop (DPLL). The APLL is the recommended USB clock source due to better noise tolerance and lesslong-term jitter than the DPLL. To maintain the backward compatibility, the DPLL is the power-up default clock\nsource for the USB module.\nUSB\nAPLL\nDPLLUSB1\n0USB Module Clock\n(48.0  MHz)\nPLLSELCLKIN\nFigure 3−17. USB Clock Generation\nFunctional Overview\n52 November 2002 − Revised January 2008 SPRS205K15 32 1 0\nReserved DPLLSTAT APLLSTAT PLLSEL\nR, 0000 0000 0000 0 R, 1 R, 0 R/W, 0\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−18. USB PLL Selection and Status Register Bit Layout\nTable 3−18. USB PLL Selection and Status Register Bit Functions\nBIT\nNO.BIT\nNAMERESET\nVALUEFUNCTION\n15−3 Reserved 0Reserved bits. Always write 0.\n2DPLLSTAT 1Status bit indicating if the DPLL is the source for the USB module clock.\nDPLLSTAT = 0 The DPLL is not the USB module clock source.\nDPLLSTAT = 1 The DPLL is the USB module clock source.\n1APLLSTAT 0Status bit indicating if the APLL is the source for the USB module clock.\nAPLLSTAT = 0 The APLL is not the USB module clock source.\nAPLLSTAT = 1 The APLL is the USB module clock source.\n0PLLSEL 0USB module clock source selection bit.\nPLLSEL = 0 DPLL is selected as USB module clock source.\nPLLSEL = 1 APLL is selected as USB module clock source.\n15 12 11 10 3 2 1 0\nMULT DIV COUNT ON MODE STAT\nR/W, 0000 R/W, 0 R, 0000 0000 R/W, 0 R/W, 0 R, 0\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−19. USB APLL Clock Mode Register Bit Layout\nTable 3−19. USB APLL Clock Mode Register Bit Functions  \nBIT\nNO.BIT\nNAMERESET\nVALUEFUNCTION\n15−12 MULT 0PLL Multiply Factor K. Multiply Factor K, combined with DIV and MODE, determines the final PLL outputclock frequency.\nK = MULT[3:0] + 1\n11 DIV 0PLL Divide Factor (D) selection bit for PLL multiply mode operation. DIV, combined with K and MODE,\ndetermines the final PLL output clock frequency. When the PLL is operating in multiply mode:\nDIV = 0 PLL Divide Factor D = 1\nDIV = 1 PLL Divide Factor D = 2 if K is odd\nPLL Divide Factor D = 4 if K is even\n10−3 COUNT 08-bit counter for PLL lock timer. When the MODE bit is set to 1, the COUNT field starts decrementing by 1\nat the rate of CLKIN/16. When COUNT decrements to 0, the STAT bit is set to 1 and the PLL enabled clock\nis sourced to the USB module.\nFunctional Overview\n53 November 2002 − Revised January 2008 SPRS205KTable 3−19. USB APLL Clock Mode Register Bit Functions (Continued)\nBIT\nNO.FUNCTIONRESET\nVALUEBIT\nNAME\n2 ON 0PLL Voltage Controlled Oscillator (VCO) enable bit. This bit works in conjunction with MODE to enableor disable the VCO.\nON MODE VCO\n 0   0 OFF 1  X  O N X  1 O N\nX = Don’t care\n1MODE 0PLL mode selection bitMODE = 0 PLL operating in divide mode (VCO bypassed). When the PLL is operating in DIV mode, the\nPLL Divide Factor (D) is determined by the factor K.\nD = 2 if K = 1 to 15\nD = 4 if K = 16\nMODE = 1 PLL operating in multiply mode (VCO on). The PLL multiply and divide factors are\ndetermined by DIV and K.\n0 STAT 0PLL lock status bit\nSTAT = 0 PLL operating in DIV mode (VCO bypassed)\nSTAT = 1 PLL operating in multiply mode (VCO on)\nDIV, combined with MODE and K, defines the final PLL multiplication ratio M/D as indicated below. The USB\nAPLL clock frequency can be simply expressed by:\nFUSB APLL CLK  = FCLKIN x (M/D)\nThe multiplication factor M and the dividing factor D are defined in Table 3−20.\nTable 3−20. M and D Values Based on MODE, DIV, and K\nMODE DIV K M D\n0 X 1 to 15 1 2\n0 X 16 1 4\n1 0 1 to 15 K 1\n1 0 16 1 1\n1 1 Odd K 2\n1 1 Even K − 1 4\nThe USB clock generation and the PLL switching scheme are discussed in detail in the TMS320VC5507/5509\nDSP Universal Serial Bus (USB) Module Reference Guide  (literature number SPRU596) and in the  Using the\nUSB APLL on the TMS320VC5507/5509A  Application Report (literature number SPRA997).\nFunctional Overview\n54 November 2002 − Revised January 2008 SPRS205K3.9 Memory-Mapped Registers\nThe 5509A has 78 memory-mapped CPU registers that are mapped in data memory space address 0h to 4Fh.\nTable 3−21 provides a list of the CPU memory-mapped registers (MMRs) available. The correspondingTMS320C54x \uf8ea (C54x \uf8ea) CPU registers are also indicated where applicable. \nTable 3−21. CPU Memory-Mapped Registers  \nC55x\nREGISTERC54x\nREGISTERWORD ADDRESS\n(HEX)DESCRIPTION BIT FIELD\nIER0 IMR 00 Interrupt Enable Register 0 [15−0]\nIFR0 IFR 01 Interrupt Flag Register 0 [15−0]\nST0_55 − 02 Status Register 0 for C55x [15−0]\nST1_55 − 03 Status Register 1 for C55x [15−0]\nST3_55 − 04 Status Register 3 for C55x [15−0]\n− − 05 Reserved [15−0]\nST0 ST0 06 Status Register ST0 [15−0]\nST1 ST1 07 Status Register ST1 [15−0]\nAC0L AL 08 Accumulator 0 [15−0]\nAC0H AH 09 [31−16]\nAC0G AG 0A [39−32]\nAC1L BL OB Accumulator 1 [15−0]\nAC1H BH 0C [31−16]\nAC1G BG 0D [39−32]\nT3 TREG 0E Temporary Register [15−0]\nTRN0 TRN 0F Transition Register [15−0]\nAR0 AR0 10 Auxiliary Register 0 [15−0]\nAR1 AR1 11 Auxiliary Register 1 [15−0]\nAR2 AR2 12 Auxiliary Register 2 [15−0]\nAR3 AR3 13 Auxiliary Register 3 [15−0]\nAR4 AR4 14 Auxiliary Register 4 [15−0]\nAR5 AR5 15 Auxiliary Register 5 [15−0]\nAR6 AR6 16 Auxiliary Register 6 [15−0]\nAR7 AR7 17 Auxiliary Register 7 [15−0]\nSP SP 18 Stack Pointer Register [15−0]\nBK03 BK 19 Circular Buffer Size Register [15−0]\nBRC0 BRC 1A Block Repeat Counter [15−0]\nRSA0L RSA 1B Block Repeat Start Address [15−0]\nREA0L REA 1C Block Repeat End Address [15−0]\nPMST PMST 1D Processor Mode Status Register [15−0]\nXPC XPC 1E Program Counter Extension Register [7−0]\n− − 1F Reserved [15−0]\nT0 − 20 Temporary Data Register 0 [15−0]\nT1 − 21 Temporary Data Register 1 [15−0]\nT2 − 22 Temporary Data Register 2 [15−0]\nT3 − 23 Temporary Data Register 3 [15−0]\nAC2L − 24 Accumulator 2 [15−0]\nAC2H − 25 [31−16]\nAC2G − 26 [39−32]\nTMS320C54x and C54x are trademarks of Texas Instruments.\nFunctional Overview\n55 November 2002 − Revised January 2008 SPRS205KTable 3−21. CPU Memory-Mapped Registers (Continued)\nC55x\nREGISTERBIT FIELD DESCRIPTIONWORD ADDRESS\n(HEX)C54x\nREGISTER\nCDP − 27 Coefficient Data Pointer [15−0]\nAC3L − 28 Accumulator 3 [15−0]\nAC3H − 29 [31−16]\nAC3G − 2A [39−32]\nDPH − 2B Extended Data Page Pointer [6−0]\nMDP05 − 2C Reserved [6−0]\nMDP67 − 2D Reserved [6−0]\nDP − 2E Memory Data Page Start Address [15−0]\nPDP − 2F Peripheral Data Page Start Address [8−0]\nBK47 − 30 Circular Buffer Size Register for AR[4−7] [15−0]\nBKC − 31 Circular Buffer Size Register for CDP [15−0]\nBSA01 − 32 Circular Buffer Start Address Register for AR[0−1] [15−0]\nBSA23 − 33 Circular Buffer Start Address Register for AR[2−3] [15−0]\nBSA45 − 34 Circular Buffer Start Address Register for AR[4−5] [15−0]\nBSA67 − 35 Circular Buffer Start Address Register for AR[6−7] [15−0]\nBSAC − 36 Circular Buffer Coefficient Start Address Register [15−0]\nBIOS − 37 Data Page Pointer Storage Location for 128-word Data Table [15−0]\nTRN1 − 38 Transition Register 1 [15−0]\nBRC1 − 39 Block Repeat Counter 1 [15−0]\nBRS1 − 3A Block Repeat Save 1 [15−0]\nCSR − 3B Computed Single Repeat [15−0]\nRSA0H − 3C Repeat Start Address 0 [23−16]\nRSA0L − 3D [15−0]\nREA0H − 3E Repeat End Address 0 [23−16]\nREA0L − 3F [15−0]\nRSA1H − 40 Repeat Start Address 1 [23−16]\nRSA1L − 41 [15−0]\nREA1H − 42 Repeat End Address 1 [23−16]\nREA1L − 43 [15−0]\nRPTC − 44 Repeat Counter [15−0]\nIER1 − 45 Interrupt Enable Register 1 [15−0]\nIFR1 − 46 Interrupt Flag Register 1 [15−0]\nDBIER0 − 47 Debug IER0 [15−0]\nDBIER1 − 48 Debug IER1 [15−0]\nIVPD − 49 Interrupt Vector Pointer DSP [15−0]\nIVPH − 4A Interrupt Vector Pointer HOST [15−0]\nST2_55 − 4B Status Register 2 for C55x [15−0]\nSSP − 4C System Stack Pointer [15−0]\nSP − 4D User Stack Pointer [15−0]\nSPH − 4E Extended Data Page Pointer for the SP and the SSP [6−0]\nCDPH − 4F Main Data Page Pointer for the CDP [6−0]\nFunctional Overview\n56 November 2002 − Revised January 2008 SPRS205K3.10 Peripheral Register Description\nEach 5509A device has a set of memory-mapped registers associated with peripherals as listed in Table 3−22\nthrough Table 3−39. Some registers use less than 16 bits. When reading these registers, unused bits arealways read as 0.\nNOTE: The CPU access latency to the peripheral memory-mapped registers is 6 CPU cycles.\nFollowing peripheral register update(s), the CPU must wait at least 6 CPU cycles beforeattempting to use that peripheral. When more than one peripheral register is updated in asequence, the CPU only needs to wait following the final register write. For example, if theEMIF is being reconfigured, the CPU must wait until the very last EMIF register update takes\neffect before trying to access the external memory. The users should consult the respectiveperipheral user’s guide to determine if a peripheral requires additional time to initialize itselfto the new configuration after the register updates take effect.\nBefore reading or writing to the USB register, the USB module has to be brought out of reset by setting bit 2\nof the USB Idle Control and Status Register. Likewise, the MMC/SD must be selected by programming theExternal Bus Selection Register before reading or writing the MMC/SD module registers.\nTable 3−22. Idle Control, Status, and System Registers\nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\n0x0001 ICR[7:0] Idle Control Register xxxx xxxx 0000 0000\n0x0002 ISTR[7:0] Idle Status Register xxxx xxxx 0000 0000\n0x07FD SYSR[15:0] System Register 0000 0000 0000 0000\n†Hardware reset; x denotes a “don’t care.”\nTable 3−23. External Memory Interface Registers\nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\n0x0800 EGCR[15:0] EMIF Global Control Register xxxx xxxx 0010 xx00\n0x0801 EMI_RST EMIF Global Reset Register xxxx xxxx xxxx xxxx\n0x0802 EMI_BE[13:0] EMIF Bus Error Status Register xx00 0000 0000 0000\n0x0803 CE0_1[14:0] EMIF CE0 Space Control Register 1 x010 1111 1111 1111\n0x0804 CE0_2[15:0] EMIF CE0 Space Control Register 2 0100 1111 1111 1111\n0x0805 CE0_3[7:0] EMIF CE0 Space Control Register 3 xxxx xxxx 0000 0000\n0x0806 CE1_1[14:0] EMIF CE1 Space Control Register 1 x010 1111 1111 1111\n0x0807 CE1_2[15:0] EMIF CE1 Space Control Register 2 0100 1111 1111 1111\n0x0808 CE1_3[7:0] EMIF CE1 Space Control Register 3 xxxx xxxx 0000 0000\n0x0809 CE2_1[14:0] EMIF CE2 Space Control Register 1 x010 1111 1111 1111\n0x080A CE2_2[15:0] EMIF CE2 Space Control Register 2 0101 1111 1111 1111\n0x080B CE2_3[7:0] EMIF CE2 Space Control Register 3 xxxx xxxx 0000 0000\n0x080C CE3_1[14:0] EMIF CE3 Space Control Register 1 x010 1111 1111 1111\n0x080D CE3_2[15:0] EMIF CE3 Space Control Register 2 0101 1111 1111 1111\n0x080E CE3_3[7:0] EMIF CE3 Space Control Register 3 xxxx xxxx 0000 0000\n0x080F SDC1[15:0] EMIF SDRAM Control Register 1 1111 1001 0100 1000\n0x0810 SDPER[11:0] EMIF SDRAM Period Register xxxx 0000 1000 0000\n0x0811 SDCNT[11:0] EMIF SDRAM Counter Register xxxx 0000 1000 0000\n0x0812 INIT EMIF SDRAM Init Register xxxx xxxx xxxx xxxx\n0x0813 SDC2[9:0] EMIF SDRAM Control Register 2 xxxx xx11 1111 1111\n0x0814 SDC3 EMIF SDRAM Control Register 3 0000 0000 0000 0111\n†Hardware reset; x denotes a “don’t care.”\nFunctional Overview\n57 November 2002 − Revised January 2008 SPRS205KTable 3−24. DMA Configuration Registers  \nPORT ADDRESS\n(WORD)REGISTER NAME DESCRIPTION RESET VALUE †\nGLOBAL REGISTER\n0x0E00 DMA_GCR[2:0] DMA Global Control Register xxxx xxxx xxxx x000\n0x0E02 DMA_GSCR DMA Software Compatibility Register\n0x0E03 DMA_GTCR DMA Timeout Control Register\nCHANNEL #0 REGISTERS\n0x0C00 DMA_CSDP0 DMA Channel 0 Source Destination\nParameters Register0000 0000 0000 0000\n0x0C01 DMA_CCR0[15:0] DMA Channel 0 Control Register 0000 0000 0000 0000\n0x0C02 DMA_CICR0[5:0] DMA Channel 0 Interrupt Control Register xxxx xxxx xx00 0011\n0x0C03 DMA_CSR0[6:0] DMA Channel 0 Status Register xxxx xxxx xx00 0000\n0x0C04 DMA_CSSA_L0 DMA Channel 0 Source Start Address Register(lower bits) Undefined\n0x0C05 DMA_CSSA_U0 DMA Channel 0 Source Start Address Register(upper bits) Undefined\n0x0C06 DMA_CDSA_L0 DMA Channel 0 Source Destination Address Register(lower bits) Undefined\n0x0C07 DMA_CDSA_U0 DMA Channel 0 Source Destination Address Register(upper bits) Undefined\n0x0C08 DMA_CEN0 DMA Channel 0 Element Number Register Undefined\n0x0C09 DMA_CFN0 DMA Channel 0 Frame Number Register Undefined\n0x0C0A DMA_CFI0/DMA_CSFI0 ‡ DMA Channel 0 Frame Index Register/\nDMA Channel 0 Source Frame Index Register ‡Undefined\n0x0C0B DMA_CEI0/\nDMA_CSEI0 §DMA Channel 0 Element Index Register/\nDMA Channel 0 Source Element Index Register §Undefined\n0x0C0C DMA_CSAC0 DMA Channel 0 Source Address Counter Undefined\n0x0C0D DMA_CDAC0 DMA Channel 0 Destination Address Counter Undefined\n0x0C0E DMA_CDEI0 DMA Channel 0 Destination Element Index Register Undefined\n0x0C0F DMA_CDFI0 DMA Channel 0 Destination Frame Index Register Undefined\n†Hardware reset: x denotes a “don’t care.”\n‡On the TMS320VC5509, the channel frame index applies to both source and destination and this register behaves as DMA_CFIn. On t he\nTMS320VC5509A, DMA_CSFIn and DMA_CDFIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\n§On the TMS320VC5509, the channel element index applies to both source and destination and this register behaves as DMA_CEIn. On  the\nTMS320VC5509A, DMA_CSEIn and DMA_CDEIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\nFunctional Overview\n58 November 2002 − Revised January 2008 SPRS205KTable 3−24. DMA Configuration Registers (Continued)\nPORT ADDRESS\n(WORD)RESET VALUE † DESCRIPTION REGISTER NAME\nCHANNEL #1 REGISTERS\n0x0C20 DMA_CSDP1 DMA Channel 1 Source Destination\nParameters Register0000 0000 0000 0000\n0x0C21 DMA_CCR1[15:0] DMA Channel 1 Control Register 0000 0000 0000 0000\n0x0C22 DMA_CICR1[5:0] DMA Channel 1 Interrupt Control Register xxxx xxxx xx00 0011\n0x0C23 DMA_CSR1[6:0] DMA Channel 1 Status Register xxxx xxxx xx00 0000\n0x0C24 DMA_CSSA_L1 DMA Channel 1 Source Start Address Register(lower bits) Undefined\n0x0C25 DMA_CSSA_U1 DMA Channel 1 Source Start Address Register(upper bits) Undefined\n0x0C26 DMA_CDSA_L1 DMA Channel 1 Source Destination Address Register(lower bits) Undefined\n0x0C27 DMA_CDSA_U1 DMA Channel 1 Source Destination Address Register(upper bits) Undefined\n0x0C28 DMA_CEN1 DMA Channel 1 Element Number Register Undefined\n0x0C29 DMA_CFN1 DMA Channel 1 Frame Number Register Undefined\n0x0C2A DMA_CFI1/DMA_CSFI1 ‡ DMA Channel 1 Frame Index Register/\nDMA Channel 1 Source Frame Index Register ‡Undefined\n0x0C2B DMA_CEI1/\nDMA_CSEI1 §DMA Channel 1 Element Index Register/\nDMA Channel 1 Source Element Index Register §Undefined\n0x0C2C DMA_CSAC1 DMA Channel 1 Source Address Counter Undefined\n0x0C2D DMA_CDAC1 DMA Channel 1 Destination Address Counter Undefined\n0x0C2E DMA_CDEI1 DMA Channel 1 Destination Element Index Register Undefined\n0x0C2F DMA_CDFI1 DMA Channel 1 Destination Frame Index Register Undefined\n†Hardware reset: x denotes a “don’t care.”\n‡On the TMS320VC5509, the channel frame index applies to both source and destination and this register behaves as DMA_CFIn. On t he\nTMS320VC5509A, DMA_CSFIn and DMA_CDFIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\n§On the TMS320VC5509, the channel element index applies to both source and destination and this register behaves as DMA_CEIn. On  the\nTMS320VC5509A, DMA_CSEIn and DMA_CDEIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\nFunctional Overview\n59 November 2002 − Revised January 2008 SPRS205KTable 3−24. DMA Configuration Registers (Continued)\nPORT ADDRESS\n(WORD)RESET VALUE † DESCRIPTION REGISTER NAME\nCHANNEL #2 REGISTERS\n0x0C40 DMA_CSDP2 DMA Channel 2 Source Destination\nParameters Register0000 0000 0000 0000\n0x0C41 DMA_CCR2[15:0] DMA Channel 2 Control Register 0000 0000 0000 0000\n0x0C42 DMA_CICR2[5:0] DMA Channel 2 Interrupt Control Register xxxx xxxx xx00 0011\n0x0C43 DMA_CSR2[6:0] DMA Channel 2 Status Register xxxx xxxx xx00 0000\n0x0C44 DMA_CSSA_L2 DMA Channel 2 Source Start Address Register(lower bits) Undefined\n0x0C45 DMA_CSSA_U2 DMA Channel 2 Source Start Address Register(upper bits) Undefined\n0x0C46 DMA_CDSA_L2 DMA Channel 2 Source Destination Address Register(lower bits) Undefined\n0x0C47 DMA_CDSA_U2 DMA Channel 2 Source Destination Address Register(upper bits) Undefined\n0x0C48 DMA_CEN2 DMA Channel 2 Element Number Register Undefined\n0x0C49 DMA_CFN2 DMA Channel 2 Frame Number Register Undefined\n0x0C4A DMA_CFI2/DMA_CSFI2 ‡ DMA Channel 2 Frame Index Register/\nDMA Channel 2 Source Frame Index Register ‡Undefined\n0x0C4B DMA_CEI2/\nDMA_CSEI2 §DMA Channel 2 Element Index Register/\nDMA Channel 2 Source Element Index Register §Undefined\n0x0C4C DMA_CSAC2 DMA Channel 2 Source Address Counter Undefined\n0x0C4D DMA_CDAC2 DMA Channel 2 Destination Address Counter Undefined\n0x0C4E DMA_CDEI2 DMA Channel 2 Destination Element Index Register Undefined\n0x0C4F DMA_CDFI2 DMA Channel 2 Destination Frame Index Register Undefined\n†Hardware reset: x denotes a “don’t care.”\n‡On the TMS320VC5509, the channel frame index applies to both source and destination and this register behaves as DMA_CFIn. On t he\nTMS320VC5509A, DMA_CSFIn and DMA_CDFIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\n§On the TMS320VC5509, the channel element index applies to both source and destination and this register behaves as DMA_CEIn. On  the\nTMS320VC5509A, DMA_CSEIn and DMA_CDEIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\nFunctional Overview\n60 November 2002 − Revised January 2008 SPRS205KTable 3−24. DMA Configuration Registers (Continued)\nPORT ADDRESS\n(WORD)RESET VALUE † DESCRIPTION REGISTER NAME\nCHANNEL #3 REGISTERS\n0x0C60 DMA_CSDP3 DMA Channel 3 Source Destination\nParameters Register0000 0000 0000 0000\n0x0C61 DMA_CCR3[15:0] DMA Channel 3 Control Register 0000 0000 0000 0000\n0x0C62 DMA_CICR3[5:0] DMA Channel 3 Interrupt Control Register xxxx xxxx xx00 0011\n0x0C63 DMA_CSR3[6:0] DMA Channel 3 Status Register xxxx xxxx xx00 0000\n0x0C64 DMA_CSSA_L3 DMA Channel 3 Source Start Address Register(lower bits) Undefined\n0x0C65 DMA_CSSA_U3 DMA Channel 3 Source Start Address Register(upper bits) Undefined\n0x0C66 DMA_CDSA_L3 DMA Channel 3 Source Destination Address Register(lower bits) Undefined\n0x0C67 DMA_CDSA_U3 DMA Channel 3 Source Destination Address Register(upper bits) Undefined\n0x0C68 DMA_CEN3 DMA Channel 3 Element Number Register Undefined\n0x0C69 DMA_CFN3 DMA Channel 3 Frame Number Register Undefined\n0x0C6A DMA_CFI3/DMA_CSFI3 ‡ DMA Channel 3 Frame Index Register/\nDMA Channel 3 Source Frame Index Register ‡Undefined\n0x0C6B DMA_CEI3/\nDMA_CSEI3 §DMA Channel 3 Element Index Register/\nDMA Channel 3 Source Element Index Register §Undefined\n0x0C6C DMA_CSAC3 DMA Channel 3 Source Address Counter Undefined\n0x0C6D DMA_CDAC3 DMA Channel 3 Destination Address Counter Undefined\n0x0C6E DMA_CDEI3 DMA Channel 3 Destination Element Index Register Undefined\n0x0C6F DMA_CDFI3 DMA Channel 3 Destination Frame Index Register Undefined\n†Hardware reset: x denotes a “don’t care.”\n‡On the TMS320VC5509, the channel frame index applies to both source and destination and this register behaves as DMA_CFIn. On t he\nTMS320VC5509A, DMA_CSFIn and DMA_CDFIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\n§On the TMS320VC5509, the channel element index applies to both source and destination and this register behaves as DMA_CEIn. On  the\nTMS320VC5509A, DMA_CSEIn and DMA_CDEIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\nFunctional Overview\n61 November 2002 − Revised January 2008 SPRS205KTable 3−24. DMA Configuration Registers (Continued)\nPORT ADDRESS\n(WORD)RESET VALUE † DESCRIPTION REGISTER NAME\nCHANNEL #4 REGISTERS\n0x0C80 DMA_CSDP4 DMA Channel 4 Source Destination\nParameters Register0000 0000 0000 0000\n0x0C81 DMA_CCR4[15:0] DMA Channel 4 Control Register 0000 0000 0000 0000\n0x0C82 DMA_CICR4[5:0] DMA Channel 4 Interrupt Control Register xxxx xxxx xx00 0011\n0x0C83 DMA_CSR4[6:0] DMA Channel 4 Status Register xxxx xxxx xx00 0000\n0x0C84 DMA_CSSA_L4 DMA Channel 4 Source Start Address Register(lower bits) Undefined\n0x0C85 DMA_CSSA_U4 DMA Channel 4 Source Start Address Register(upper bits) Undefined\n0x0C86 DMA_CDSA_L4 DMA Channel 4 Source Destination Address Register(lower bits) Undefined\n0x0C87 DMA_CDSA_U4 DMA Channel 4 Source Destination Address Register(upper bits) Undefined\n0x0C88 DMA_CEN4 DMA Channel 4 Element Number Register Undefined\n0x0C89 DMA_CFN4 DMA Channel 4 Frame Number Register Undefined\n0x0C8A DMA_CFI4/DMA_CSFI4 ‡ DMA Channel 4 Frame Index Register/\nDMA Channel 4 Source Frame Index Register ‡Undefined\n0x0C8B DMA_CEI4/\nDMA_CSEI4 §DMA Channel 4 Element Index Register/\nDMA Channel 4 Source Element Index Register §Undefined\n0x0C8C DMA_CSAC4 DMA Channel 4 Source Address Counter Undefined\n0x0C8D DMA_CDAC4 DMA Channel 4 Destination Address Counter Undefined\n0x0C8E DMA_CDEI4 DMA Channel 4 Destination Element Index Register Undefined\n0x0C8F DMA_CDFI4 DMA Channel 4 Destination Frame Index Register Undefined\n†Hardware reset: x denotes a “don’t care.”\n‡On the TMS320VC5509, the channel frame index applies to both source and destination and this register behaves as DMA_CFIn. On t he\nTMS320VC5509A, DMA_CSFIn and DMA_CDFIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\n§On the TMS320VC5509, the channel element index applies to both source and destination and this register behaves as DMA_CEIn. On  the\nTMS320VC5509A, DMA_CSEIn and DMA_CDEIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\nFunctional Overview\n62 November 2002 − Revised January 2008 SPRS205KTable 3−24. DMA Configuration Registers (Continued)\nPORT ADDRESS\n(WORD)RESET VALUE † DESCRIPTION REGISTER NAME\nCHANNEL #5 REGISTERS\n0x0CA0 DMA_CSDP5 DMA Channel 5 Source Destination\nParameters Register0000 0000 0000 0000\n0x0CA1 DMA_CCR5[15:0] DMA Channel 5 Control Register 0000 0000 0000 0000\n0x0CA2 DMA_CICR5[5:0] DMA Channel 5 Interrupt Control Register xxxx xxxx xx00 0011\n0x0CA3 DMA_CSR5[6:0] DMA Channel 5 Status Register xxxx xxxx xx00 0000\n0x0CA4 DMA_CSSA_L5 DMA Channel 5 Source Start Address Register(lower bits) Undefined\n0x0CA5 DMA_CSSA_U5 DMA Channel 5 Source Start Address Register(upper bits) Undefined\n0x0CA6 DMA_CDSA_L5 DMA Channel 5 Source Destination Address Register(lower bits) Undefined\n0x0CA7 DMA_CDSA_U5 DMA Channel 5 Source Destination Address Register(upper bits) Undefined\n0x0CA8 DMA_CEN5 DMA Channel 5 Element Number Register Undefined\n0x0CA9 DMA_CFN5 DMA Channel 5 Frame Number Register Undefined\n0x0CAA DMA_CFI5/DMA_CSFI5 ‡ DMA Channel 5 Frame Index Register/\nDMA Channel 5 Source Frame Index Register ‡Undefined\n0x0CAB DMA_CEI5/\nDMA_CSEI5 §DMA Channel 5 Element Index Register/\nDMA Channel 5 Source Element Index Register §Undefined\n0x0CAC DMA_CSAC5 DMA Channel 5 Source Address Counter Undefined\n0x0CAD DMA_CDAC5 DMA Channel 5 Destination Address Counter Undefined\n0x0CAE DMA_CDEI5 DMA Channel 5 Destination Element Index Register Undefined\n0x0CAF DMA_CDFI5 DMA Channel 5 Destination Frame Index Register Undefined\n†Hardware reset: x denotes a “don’t care.”\n‡On the TMS320VC5509, the channel frame index applies to both source and destination and this register behaves as DMA_CFIn. On t he\nTMS320VC5509A, DMA_CSFIn and DMA_CDFIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\n§On the TMS320VC5509, the channel element index applies to both source and destination and this register behaves as DMA_CEIn. On  the\nTMS320VC5509A, DMA_CSEIn and DMA_CDEIn provide separate source and destination frame indexing. The 5509A can be programmed\nfor software compatibility with the 5509 through the Software Compatibility Register (DMA_GSCR).\nFunctional Overview\n63 November 2002 − Revised January 2008 SPRS205KTable 3−25. Real-Time Clock Registers\nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\n0x1800 RTCSEC Seconds Register 0000 0000 0000 0000\n0x1801 RTCSECA Seconds Alarm Register 0000 0000 0000 0000\n0x1802 RTCMIN Minutes Register 0000 0000 0000 0000\n0x1803 RTCMINA Minutes Alarm Register 0000 0000 0000 0000\n0x1804 RTCHOUR Hours Register 0000 0000 0000 0000\n0x1805 RTCHOURA Hours Alarm Register 0000 0000 0000 0000\n0x1806 RTCDAYW Day of the Week Register 0000 0000 0000 0000\n0x1807 RTCDAYM Day of the Month (date) Register 0000 0000 0000 0000\n0x1808 RTCMONTH Month Register 0000 0000 0000 0000\n0x1809 RTCYEAR Year Register 0000 0000 0000 0000\n0x180A RTCPINTR Periodic Interrupt Selection Register 0000 0000 0000 0000\n0x180B RTCINTEN Interrupt Enable Register 0000 0000 1000 0000\n0x180C RTCINTFL Interrupt Flag Register 0000 0000 0000 0000\n0x180D−0x1BFF Reserved\n†Hardware reset; x denotes a “don’t care.”\nTable 3−26. Clock Generator\nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\n0x1C00 CLKMD[14:0] Clock Mode Register 0010 0000 0000 0010 DIV1 mode\n0x1E00 USBDPLL[14:0] ‡ USB DPLL Control RegisterIf non-USB boot mode: \n0010 0000 0000 0110 DIV2 mode\n0x1E00 USBDPLL[14:0] ‡ USB DPLL Control RegisterIf USB boot mode:0010 0010 0001 0011 PLL MULT4 mode\n0x1E80 USBPLLSEL[2:0] USB PLL Selection Register 0000 0000 0000 0100\n0x1F00 USBAPLL[15:0] USB APLL Control Register 0000 0000 0000 0000\n†Hardware reset; x denotes a “don’t care.”\n‡DPLL is the power-up default USB clock source.\nTable 3−27. Timers\nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\n0x1000 TIM0[15:0] Timer Count Register, Timer #0 1111 1111 1111 1111\n0x1001 PRD0[15:0] Period Register, Timer #0 1111 1111 1111 1111\n0x1002 TCR0[15:0] Timer Control Register, Timer #0 0000 0000 0001 0000\n0x1003 PRSC0[15:0] Timer Prescaler Register, Timer #0 xxxx 0000 xxxx 0000\n0x2400 TIM1[15:0] Timer Count Register, Timer #1 1111 1111 1111 1111\n0x2401 PRD1[15:0] Period Register, Timer #1 1111 1111 1111 1111\n0x2402 TCR1[15:0] Timer Control Register, Timer #1 0000 0000 0001 0000\n0x2403 PRSC1[15:0] Timer Prescaler Register, Timer #1 xxxx 0000 xxxx 0000\n†Hardware reset; x denotes a “don’t care.”\nFunctional Overview\n64 November 2002 − Revised January 2008 SPRS205KTable 3−28. Multichannel Serial Port #0  \nPORT ADDRESS\n(WORD)REGISTER NAME DESCRIPTION RESET VALUE †\n0x2800 DRR2_0[15:0] Data Receive Register 2, McBSP #0 0000 0000 0000 0000\n0x2801 DRR1_0[15:0] Data Receive Register 1, McBSP #0 0000 0000 0000 0000\n0x2802 DXR2_0[15:0] Data Transmit Register 2, McBSP #0 0000 0000 0000 0000\n0x2803 DXR1_0[15:0] Data Transmit Register 1, McBSP #0 0000 0000 0000 0000\n0x2804 SPCR2_0[15:0] Serial Port Control Register 2, McBSP #0 0000 0000 0000 0000\n0x2805 SPCR1_0[15:0] Serial Port Control Register 1, McBSP #0 0000 0000 0000 0000\n0x2806 RCR2_0[15:0] Receive Control Register 2, McBSP #0 0000 0000 0000 0000\n0x2807 RCR1_0[15:0] Receive Control Register 1, McBSP #0 0000 0000 0000 0000\n0x2808 XCR2_0[15:0] Transmit Control Register 2, McBSP #0 0000 0000 0000 0000\n0x2809 XCR1_0[15:0] Transmit Control Register 1, McBSP #0 0000 0000 0000 0000\n0x280A SRGR2_0[15:0] Sample Rate Generator Register 2, McBSP #0 0020 0000 0000 0000\n0x280B SRGR1_0[15:0] Sample Rate Generator Register 1, McBSP #0 0000 0000 0000 0001\n0x280C MCR2_0[15:0] Multichannel Control Register 2, McBSP #0 0000 0000 0000 0000\n0x280D MCR1_0[15:0] Multichannel Control Register 1, McBSP #0 0000 0000 0000 0000\n0x280E RCERA_0[15:0] Receive Channel Enable Register Partition A, McBSP #0 0000 0000 0000 0000\n0x280F RCERB_0[15:0] Receive Channel Enable Register Partition B, McBSP #0 0000 0000 0000 0000\n0x2810 XCERA_0[15:0] Transmit Channel Enable Register Partition A, McBSP #0 0000 0000 0000 0000\n0x2811 XCERB_0[15:0] Transmit Channel Enable Register Partition B, McBSP #0 0000 0000 0000 0000\n0x2812 PCR0[15:0] Pin Control Register, McBSP #0 0000 0000 0000 0000\n0x2813 RCERC_0[15:0] Receive Channel Enable Register Partition C, McBSP #0 0000 0000 0000 0000\n0x2814 RCERD_0[15:0] Receive Channel Enable Register Partition D, McBSP #0 0000 0000 0000 0000\n0x2815 XCERC_0[15:0] Transmit Channel Enable Register Partition C, McBSP #0 0000 0000 0000 0000\n0x2816 XCERD_0[15:0] Transmit Channel Enable Register Partition D, McBSP #0 0000 0000 0000 0000\n0x2817 RCERE_0[15:0] Receive Channel Enable Register Partition E, McBSP #0 0000 0000 0000 0000\n0x2818 RCERF_0[15:0] Receive Channel Enable Register Partition F, McBSP #0 0000 0000 0000 0000\n0x2819 XCERE_0[15:0] Transmit Channel Enable Register Partition E, McBSP #0 0000 0000 0000 0000\n0x281A XCERF_0[15:0] Transmit Channel Enable Register Partition F, McBSP #0 0000 0000 0000 0000\n0x281B RCERG_0[15:0] Receive Channel Enable Register Partition G, McBSP #0 0000 0000 0000 0000\n0x281C RCERH_0[15:0] Receive Channel Enable Register Partition H, McBSP #0 0000 0000 0000 0000\n0x281D XCERG_0[15:0] Transmit Channel Enable Register Partition G, McBSP #0 0000 0000 0000 0000\n0x281E XCERH_0[15:0] Transmit Channel Enable Register Partition H, McBSP #0 0000 0000 0000 0000\n†Hardware reset; x denotes a “don’t care.”\nFunctional Overview\n65 November 2002 − Revised January 2008 SPRS205KTable 3−29. Multichannel Serial Port #1  \nPORT ADDRESS\n(WORD)REGISTER NAME DESCRIPTION RESET VALUE †\n0x2C00 DRR2_1[15:0] Data Receive Register 2, McBSP #1 0000 0000 0000 0000\n0x2C01 DRR1_1[15:0] Data Receive Register 1, McBSP #1 0000 0000 0000 0000\n0x2C02 DXR2_1[15:0] Data Transmit Register 2, McBSP #1 0000 0000 0000 0000\n0x2C03 DXR1_1[15:0] Data Transmit Register 1, McBSP #1 0000 0000 0000 0000\n0x2C04 SPCR2_1[15:0] Serial Port Control Register 2, McBSP #1 0000 0000 0000 0000\n0x2C05 SPCR1_1[15:0] Serial Port Control Register 1, McBSP #1 0000 0000 0000 0000\n0x2C06 RCR2_1[15:0] Receive Control Register 2, McBSP #1 0000 0000 0000 0000\n0x2C07 RCR1_1[15:0] Receive Control Register 1, McBSP #1 0000 0000 0000 0000\n0x2C08 XCR2_1[15:0] Transmit Control Register 2, McBSP #1 0000 0000 0000 0000\n0x2C09 XCR1_1[15:0] Transmit Control Register 1, McBSP #1 0000 0000 0000 0000\n0x2C0A SRGR2_1[15:0] Sample Rate Generator Register 2, McBSP #1 0020 0000 0000 0000\n0x2C0B SRGR1_1[15:0] Sample Rate Generator Register 1, McBSP #1 0000 0000 0000 0001\n0x2C0C MCR2_1[15:0] Multichannel Control Register 2, McBSP #1 0000 0000 0000 0000\n0x2C0D MCR1_1[15:0] Multichannel Control Register 1, McBSP #1 0000 0000 0000 0000\n0x2C0E RCERA_1[15:0] Receive Channel Enable Register Partition A, McBSP #1 0000 0000 0000 0000\n0x2C0F RCERB_1[15:0] Receive Channel Enable Register Partition B, McBSP #1 0000 0000 0000 0000\n0x2C10 XCERA_1[15:0] Transmit Channel Enable Register Partition A, McBSP #1 0000 0000 0000 0000\n0x2C11 XCERB_1[15:0] Transmit Channel Enable Register Partition B, McBSP #1 0000 0000 0000 0000\n0x2C12 PCR1[15:0] Pin Control Register, McBSP #1 0000 0000 0000 0000\n0x2C13 RCERC_1[15:0] Receive Channel Enable Register Partition C, McBSP #1 0000 0000 0000 0000\n0x2C14 RCERD_1[15:0] Receive Channel Enable Register Partition D, McBSP #1 0000 0000 0000 0000\n0x2C15 XCERC_1[15:0] Transmit Channel Enable Register Partition C, McBSP #1 0000 0000 0000 0000\n0x2C16 XCERD_1[15:0] Transmit Channel Enable Register Partition D, McBSP #1 0000 0000 0000 0000\n0x2C17 RCERE_1[15:0] Receive Channel Enable Register Partition E, McBSP #1 0000 0000 0000 0000\n0x2C18 RCERF_1[15:0] Receive Channel Enable Register Partition F, McBSP #1 0000 0000 0000 0000\n0x2C19 XCERE_1[15:0] Transmit Channel Enable Register Partition E, McBSP #1 0000 0000 0000 0000\n0x2C1A XCERF_1[15:0] Transmit Channel Enable Register Partition F, McBSP #1 0000 0000 0000 0000\n0x2C1B RCERG_1[15:0] Receive Channel Enable Register Partition G, McBSP #1 0000 0000 0000 0000\n0x2C1C RCERH_1[15:0] Receive Channel Enable Register Partition H, McBSP #1 0000 0000 0000 0000\n0x2C1D XCERG_1[15:0] Transmit Channel Enable Register Partition G, McBSP #1 0000 0000 0000 0000\n0x2C1E XCERH_1[15:0] Transmit Channel Enable Register Partition H, McBSP #1 0000 0000 0000 0000\n†Hardware reset; x denotes a “don’t care.”\nFunctional Overview\n66 November 2002 − Revised January 2008 SPRS205KTable 3−30. Multichannel Serial Port #2  \nPORT ADDRESS\n(WORD)REGISTER NAME DESCRIPTION RESET VALUE †\n0x3000 DRR2_2[15:0] Data Receive Register 2, McBSP #2 0000 0000 0000 0000\n0x3001 DRR1_2[15:0] Data Receive Register 1, McBSP #2 0000 0000 0000 0000\n0x3002 DXR2_2[15:0] Data Transmit Register 2, McBSP #2 0000 0000 0000 0000\n0x3003 DXR1_2[15:0] Data Transmit Register 1, McBSP #2 0000 0000 0000 0000\n0x3004 SPCR2_2[15:0] Serial Port Control Register 2, McBSP #2 0000 0000 0000 0000\n0x3005 SPCR1_2[15:0] Serial Port Control Register 1, McBSP #2 0000 0000 0000 0000\n0x3006 RCR2_2[15:0] Receive Control Register 2, McBSP #2 0000 0000 0000 0000\n0x3007 RCR1_2[15:0] Receive Control Register 1, McBSP #2 0000 0000 0000 0000\n0x3008 XCR2_2[15:0] Transmit Control Register 2, McBSP #2 0000 0000 0000 0000\n0x3009 XCR1_2[15:0] Transmit Control Register 1, McBSP #2 0000 0000 0000 0000\n0x300A SRGR2_2[15:0] Sample Rate Generator Register 2, McBSP #2 0020 0000 0000 0000\n0x300B SRGR1_2[15:0] Sample Rate Generator Register 1, McBSP #2 0000 0000 0000 0001\n0x300C MCR2_2[15:0] Multichannel Control Register 2, McBSP #2 0000 0000 0000 0000\n0x300D MCR1_2[15:0] Multichannel Control Register 1, McBSP #2 0000 0000 0000 0000\n0x300E RCERA_2[15:0] Receive Channel Enable Register Partition A, McBSP #2 0000 0000 0000 0000\n0x300F RCERB_2[15:0] Receive Channel Enable Register Partition B, McBSP #2 0000 0000 0000 0000\n0x3010 XCERA_2[15:0] Transmit Channel Enable Register Partition A, McBSP #2 0000 0000 0000 0000\n0x3011 XCERB_2[15:0] Transmit Channel Enable Register Partition B, McBSP #2 0000 0000 0000 0000\n0x3012 PCR2[15:0] Pin Control Register, McBSP #2 0000 0000 0000 0000\n0x3013 RCERC_2[15:0] Receive Channel Enable Register Partition C, McBSP #2 0000 0000 0000 0000\n0x3014 RCERD_2[15:0] Receive Channel Enable Register Partition D, McBSP #2 0000 0000 0000 0000\n0x3015 XCERC_2[15:0] Transmit Channel Enable Register Partition C, McBSP #2 0000 0000 0000 0000\n0x3016 XCERD_2[15:0] Transmit Channel Enable Register Partition D, McBSP #2 0000 0000 0000 0000\n0x3017 RCERE_2[15:0] Receive Channel Enable Register Partition E, McBSP #2 0000 0000 0000 0000\n0x3018 RCERF_2[15:0] Receive Channel Enable Register Partition F, McBSP #2 0000 0000 0000 0000\n0x3019 XCERE_2[15:0] Transmit Channel Enable Register Partition E, McBSP #2 0000 0000 0000 0000\n0x301A XCERF_2[15:0] Transmit Channel Enable Register Partition F, McBSP #2 0000 0000 0000 0000\n0x301B RCERG_2[15:0] Receive Channel Enable Register Partition G, McBSP #2 0000 0000 0000 0000\n0x301C RCERH_2[15:0] Receive Channel Enable Register Partition H, McBSP #2 0000 0000 0000 0000\n0x301D XCERG_2[15:0] Transmit Channel Enable Register Partition G, McBSP #2 0000 0000 0000 0000\n0x301E XCERH_2[15:0] Transmit Channel Enable Register Partition H, McBSP #2 0000 0000 0000 0000\n†Hardware reset; x denotes a “don’t care.”\nFunctional Overview\n67 November 2002 − Revised January 2008 SPRS205KTable 3−31. GPIO\nWORD\nADDRESSREGISTER\nNAMEPIN DESCRIPTION RESET VALUE †\n0x3400 IODIR[7:0] GPIO[7:0] General-purpose I/O Direction Register 0000 0000 0000 0000\n0x3401 IODATA[7:0] GPIO[7:0] General-purpose I/O Data Register 0000 0000 xxxx xxxx\n0x4400 AGPIOEN[15:0] A[15:0] Address/GPIO Enable Register 0000 0000 0000 0000\n0x4401 AGPIODIR[15:0] A[15:0] Address/GPIO Direction Register 0000 0000 0000 0000\n0x4402 AGPIODATA[15:0] A[15:0] Address/GPIO Data Register xxxx xxxx xxxx xxxx\n0x4403 EHPIGPIOEN[5:0] GPIO[13:8] EHPI/GPIO Enable Register 0000 0000 0000 0000\n0x4404 EHPIGPIODIR[5:0] GPIO[13:8] EHPI/GPIO Direction Register 0000 0000 0000 0000\n0x4405 EHPIGPIODATA[5:0] GPIO[13:8] EHPI/GPIO Data Register 0000 0000 00xx xxxx\n†Hardware reset; x denotes a “don’t care.”\nTable 3−32. Device Revision ID\nWORD ADDRESS REGISTER NAME DESCRIPTION VALUE‡\n0x3803 Rev ID[4:1] Silicon Revision IdentificationRev. 1.0: xxxx xxxx xxx0 000x\nRev. 1.1: xxxx xxxx xxx0 001x\n‡x denotes a “don’t care.”\nTable 3−33. I 2C Module Registers\nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\n0x3C00 I2COAR[9:0] § I2C Own Address Register 0000 0000 0000 0000\n0x3C01 I2CIER I2C Interrupt Enable Register 0000 0000 0000 0000\n0x3C02 I2CSTR I2C Status Register 0000 0001 0000 0000\n0x3C03 I2CCLKL[15:0] I2C Clock Divider Low Register 0000 0000 0000 0000\n0x3C04 I2CCLKH[15:0] I2C Clock Divider High Register 0000 0000 0000 0000\n0x3C05 I2CCNT[15:0] I2C Data Count 0000 0000 0000 0000\n0x3C06 I2CDRR[7:0] I2C Data Receive Register 0000 0000 0000 0000\n0x3C07 I2CSAR[9:0] I2C Slave Address Register 0000 0011 1111 1111\n0x3C08 I2CDXR[7:0] I2C Data Transmit Register 0000 0000 0000 0000\n0x3C09 I2CMDR[14:0] I2C Mode Register 0000 0000 0000 0000\n0x3C0A I2CISRC I2C Interrupt Source Register 0000 0000 0000 0000\n0x3C0B − Reserved\n0x3C0C I2CPSC I2C Prescaler Register 0000 0000 0000 0000\n0x3C0D − Reserved\n0x3C0E − Reserved\n0x3C0F I2CMDR2 I2C Mode Register 2 0000 0000 0000 0000\n− I2CRSR I2C Receive Shift Register (not accessible to the CPU)\n− I2CXSR I2C Transmit Shift Register (not accessible to the CPU)\n†Hardware reset; x denotes a “don’t care.”\n§Specifies a unique 5509A I 2C address. This register must be set by the programmer. When this device is used in conjunction with another I 2C\nmaster device, the register must be programmed to the I 2C slave address (01011xx) allocated by Philips Semiconductor for the 5509A. The\ntwo LSBs are programmable address bits.\nNOTE: I2C protocol compatible, no fail-safe buffer.\nFunctional Overview\n68 November 2002 − Revised January 2008 SPRS205KTable 3−34. Watchdog Timer Registers\nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\n0x4000 WDTIM[15:0] WD Timer Counter Register 1111 1111 1111 1111\n0x4001 WDPRD[15:0] WD Timer Period Register 1111 1111 1111 1111\n0x4002 WDTCR[13:0] WD Timer Control Register 0000 0011 1100 1111\n0x4003 WDTCR2[15:0] WD Timer Control Register 2 0001 0000 0000 0000\n†Hardware reset; x denotes a “don’t care.”\nTable 3−35. MMC/SD1 Module Registers  \nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\n0x4800 MMCFCLK[8:0] MMC Function Clock Control Register 0000 0000 0000 0111\n0x4801 MMCCTL[10:0] MMC Control Register 0000 0000 0000 0000\n0x4802 MMCCLK[8:0] MMC Clock Control Register 0000 0000 0000 1111\n0x4803 MMCST0[12:0] MMC Status Register 0 0000 0001 0000 0000\n0x4804 MMCST1[5:0] MMC Status Register 1 0000 0000 0000 0000\n0x4805 MMCIE[12:0] MMC Interrupt Enable Register 0000 0000 0000 0000\n0x4806 MMCTOR[7:0] MMC Response Time-Out Register 0000 0000 0000 0000\n0x4807 MMCTOD[15:0] MMC Data Read Time-Out Register 0000 0000 0000 0000\n0x4808 MMCBLEN[11:0] MMC Block Length Register 0000 0010 0000 0000\n0x4809 MMCNBLK[15:0] MMC Number of Blocks Register 0000 0000 0000 0000\n0x480A MMCNBLC[15:0] MMC Number of Blocks Counter Register 0000 0000 0000 0000\n0x480B MMCDRR[15:0] MMC Data Receive Register 0000 0000 0000 0000\n0x480C MMCDXR[15:0] MMC Data Transmit Register 0000 0000 0000 0000\n0x480D MMCCMD[15:0] MMC Command Register 0000 0000 0000 0000\n0x480E MMCARGL[15:0] MMC Argument Register − Low 0000 0000 0000 0000\n0x480F MMCARGH[15:0] MMC Argument Register − High 0000 0000 0000 0000\n0x4810 MMCRSP0[15:0] MMC Response Register 0 0000 0000 0000 0000\n0x4811 MMCRSP1[15:0] MMC Response Register 1 0000 0000 0000 0000\n0x4812 MMCRSP2[15:0] MMC Response Register 2 0000 0000 0000 0000\n0x4813 MMCRSP3[15:0] MMC Response Register 3 0000 0000 0000 0000\n0x4814 MMCRSP4[15:0] MMC Response Register 4 0000 0000 0000 0000\n0x4815 MMCRSP5[15:0] MMC Response Register 5 0000 0000 0000 0000\n0x4816 MMCRSP6[15:0] MMC Response Register 6 0000 0000 0000 0000\n0x4817 MMCRSP7[15:0] MMC Response Register 7 0000 0000 0000 0000\n0x4818 MMCDRSP[7:0] MMC Data Response Register 0000 0000 0000 0000\n0x4819 Reserved\n0x481A MMCCIDX[7:0] MMC Command Index Register 0000 0000 0000 0000\n†Hardware reset; x denotes a “don’t care.”\nNOTE: The MMC/SD module must be selected in the External Bus Selection Register before any MMC/SD module register read or write attempt.\nFunctional Overview\n69 November 2002 − Revised January 2008 SPRS205KTable 3−36. MMC/SD2 Module Registers\nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\n0x4C00 MMCFCLK[8:0] MMC Function Clock Control Register 0000 0000 0000 0111\n0x4C01 MMCCTL[10:0] MMC Control Register 0000 0000 0000 0000\n0x4C02 MMCCLK[8:0] MMC Clock Control Register 0000 0000 0000 1111\n0x4C03 MMCST0[12:0] MMC Status Register 0 0000 0001 0000 0000\n0x4C04 MMCST1[5:0] MMC Status Register 1 0000 0000 0000 0000\n0x4C05 MMCIE[12:0] MMC Interrupt Enable Register 0000 0000 0000 0000\n0x4C06 MMCTOR[7:0] MMC Response Time-Out Register 0000 0000 0000 0000\n0x4C07 MMCTOD[15:0] MMC Data Read Time-Out Register 0000 0000 0000 0000\n0x4C08 MMCBLEN[11:0] MMC Block Length Register 0000 0010 0000 0000\n0x4C09 MMCNBLK[15:0] MMC Number of Blocks Register 0000 0000 0000 0000\n0x4C0A MMCNBLC[15:0] MMC Number of Blocks Counter Register 0000 0000 0000 0000\n0x4C0B MMCDRR[15:0] MMC Data Receive Register 0000 0000 0000 0000\n0x4C0C MMCDXR[15:0] MMC Data Transmit Register 0000 0000 0000 0000\n0x4C0D MMCCMD[15:0] MMC Command Register 0000 0000 0000 0000\n0x4C0E MMCARGL[15:0] MMC Argument Register − Low 0000 0000 0000 0000\n0x4C0F MMCARGH[15:0] MMC Argument Register − High 0000 0000 0000 0000\n0x4C10 MMCRSP0[15:0] MMC Response Register 0 0000 0000 0000 0000\n0x4C11 MMCRSP1[15:0] MMC Response Register 1 0000 0000 0000 0000\n0x4C12 MMCRSP2[15:0] MMC Response Register 2 0000 0000 0000 0000\n0x4C13 MMCRSP3[15:0] MMC Response Register 3 0000 0000 0000 0000\n0x4C14 MMCRSP4[15:0] MMC Response Register 4 0000 0000 0000 0000\n0x4C15 MMCRSP5[15:0] MMC Response Register 5 0000 0000 0000 0000\n0x4C16 MMCRSP6[15:0] MMC Response Register 6 0000 0000 0000 0000\n0x4C17 MMCRSP7[15:0] MMC Response Register 7 0000 0000 0000 0000\n0x4C18 MMCDRSP[7:0] MMC Data Response Register 0000 0000 0000 0000\n0x4C19 Reserved\n0x4C1A MMCCIDX[7:0] MMC Command Index Register 0000 0000 0000 0000\n†Hardware reset; x denotes a “don’t care.”\nNOTE: The MMC/SD module must be selected in the External Bus Selection Register before any MMC/SD module register read or write attempt.\nFunctional Overview\n70 November 2002 − Revised January 2008 SPRS205KTable 3−37. USB Module Registers  \nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\nDMA CONTEXTS\n0x5800 Reserved\n0x5808 DMAC_O1 Output Endpoint 1 DMA Context Register Undefined\n0x5810 DMAC_O2 Output Endpoint 2 DMA Context Register Undefined\n0x5818 DMAC_O3 Output Endpoint 3 DMA Context Register Undefined\n0x5820 DMAC_O4 Output Endpoint 4 DMA Context Register Undefined\n0x5828 DMAC_O5 Output Endpoint 5 DMA Context Register Undefined\n0x5830 DMAC_O6 Output Endpoint 6 DMA Context Register Undefined\n0x5838 DMAC_O7 Output Endpoint 7 DMA Context Register Undefined\n0x5840 Reserved\n0x5848 DMAC_I1 Input Endpoint 1 DMA Context Register Undefined\n0x5850 DMAC_I2 Input Endpoint 2 DMA Context Register Undefined\n0x5858 DMAC_I3 Input Endpoint 3 DMA Context Register Undefined\n0x5860 DMAC_I4 Input Endpoint 4 DMA Context Register Undefined\n0x5868 DMAC_I5 Input Endpoint 5 DMA Context Register Undefined\n0x5870 DMAC_I6 Input Endpoint 6 DMA Context Register Undefined\n0x5878 DMAC_I7 Input Endpoint 7 DMA Context Register Undefined\nDATA BUFFER\n0x5880 Data Buffers Contains X/Y data buffers for endpoints 1 – 7 Undefined\n0x6680 OEB_0 Output Endpoint 0 Buffer Undefined\n0x66C0 IEB_0 Input Endpoint 0 Buffer Undefined\n0x6700 SUP_0 Setup Packet for Endpoint 0 Undefined\nENDPOINT DESCRIPTOR BLOCKS\n0x6708 OEDB_1 Output Endpoint 1 Descriptor Register Block Undefined\n0x6710 OEDB_2 Output Endpoint 2 Descriptor Register Block Undefined\n0x6718 OEDB_3 Output Endpoint 3 Descriptor Register Block Undefined\n0x6720 OEDB_4 Output Endpoint 4 Descriptor Register Block Undefined\n0x6728 OEDB_5 Output Endpoint 5 Descriptor Register Block Undefined\n0x6730 OEDB_6 Output Endpoint 6 Descriptor Register Block Undefined\n0x6738 OEDB_7 Output Endpoint 7 Descriptor Register Block Undefined\n0x6740 Reserved\n0x6748 IEDB_1 Input Endpoint 1 Descriptor Register Block Undefined\n0x6750 IEDB_2 Input Endpoint 2 Descriptor Register Block Undefined\n0x6758 IEDB_3 Input Endpoint 3 Descriptor Register Block Undefined\n0x6760 IEDB_4 Input Endpoint 4 Descriptor Register Block Undefined\n0x6768 IEDB_5 Input Endpoint 5 Descriptor Register Block Undefined\n0x6770 IEDB_6 Input Endpoint 6 Descriptor Register Block Undefined\n0x6778 IEDB_7 Input Endpoint 7 Descriptor Register Block Undefined\n†Hardware reset; x denotes a “don’t care.”\nNOTE: The USB module must be brought out of reset by setting bit 2 of the USB Idle Control and Status Register before any USB module regi ster\nread or write attempt.\nFunctional Overview\n71 November 2002 − Revised January 2008 SPRS205KTable 3−37. USB Module Registers (Continued)\nWORD ADDRESS RESET VALUE † DESCRIPTION REGISTER NAME\nCONTROL AND STATUS REGISTERS\n0x6780 IEPCNF_0 Input Endpoint 0 Configuration xxxx xxxx 0000 0000\n0x6781 IEPBCNT_0 Input Endpoint 0 Byte Count xxxx xxxx 1000 0000\n0x6782 OEPCNF_0 Output Endpoint 0 Configuration xxxx xxxx 0000 0000\n0x6783 OEPBCNT_0 Output Endpoint 0 Byte Count xxxx xxxx 0000 0000\n0x6784 − 0x6790 Reserved\n0x6791 GLOBCTL Global Control Register xxxx xxxx 0000 0000\n0x6792 VECINT Vector Interrupt Register xxxx xxxx 0000 0000\n0x6793 IEPINT Input Endpoint Interrupt Register xxxx xxxx 0000 0000\n0x6794 OEPINT Output Endpoint Interrupt Register xxxx xxxx 0000 0000\n0x6795 IDMARINT Input DMA Reload Interrupt Register xxxx xxxx 0000 0000\n0x6796 ODMARINT Output DMA Reload Interrupt Register xxxx xxxx 0000 0000\n0x6797 IDMAGINT Input DMA Go Interrupt Register xxxx xxxx 0000 0000\n0x6798 ODMAGINT Output DMA Go Interrupt Register xxxx xxxx 0000 0000\n0x6799 IDMAMSK Input DMA Interrupt Mask Register xxxx xxxx 0000 0000\n0x679A ODMAMSK Output DMA Interrupt Mask Register xxxx xxxx 0000 0000\n0x679B IEDBMSK Input EDB Interrupt Mask Register xxxx xxxx 0000 0000\n0x679C OEDBMSK Output EDB Interrupt Mask Register xxxx xxxx 0000 0000\n0x67F8 FNUML Frame Number Low Register xxxx xxxx 0000 0000\n0x67F9 FNUMH Frame Number High xxxx xxxx xxxx x000\n0x67FA PSOFTMR PreSOF Interrupt Timer Register xxxx xxxx 0000 0000\n0x67FC USBCTL USB Control Register xxxx xxxx 0101 0000\n0x67FD USBMSK USB Interrupt Mask Register xxxx xxxx 0000 0000\n0x67FE USBSTA USB Status Register xxxx xxxx 0000 0000\n0x67FF FUNADR Function Address Register xxxx xxxx x000 0000\n0x7000 USBIDLECTL USB Idle Control and Status Register xxxx xxxx xxxx x000\n†Hardware reset; x denotes a “don’t care.”\nNOTE: The USB module must be brought out of reset by setting bit 2 of the USB Idle Control and Status Register before any USB module regi ster\nread or write attempt.\nFunctional Overview\n72 November 2002 − Revised January 2008 SPRS205KTable 3−38. Analog-to-Digital Controller (ADC) Registers\nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\n0x6800 ADCCTL[15:11] ADC Control Register 0111 0000 0000 0000\n0x6801 ADCDATA[15:0] ADC Data Register 0111 0000 0000 0000\n0x6802 ADCCLKDIV[15:0] ADC Function Clock Divider Register 0000 0000 0000 1111\n0x6803 ADCCLKCTL[8:0] ADC Clock Control Register 0000 0000 0000 0111\n†Hardware reset; x denotes a “don’t care.”\nTable 3−39. External Bus Selection Register\nWORD ADDRESS REGISTER NAME DESCRIPTION RESET VALUE †\n0x6C00 EBSR[15:0] External Bus Selection Register 0000 0000 0000 0011 ‡\n†Hardware reset; x denotes a “don’t care.”\n‡The reset value is 0000 0000 0000 0001 if GPIO0 = 1; the value is 0000 0000 0000 0011 if GPIO0 = 0.\nFunctional Overview\n73 November 2002 − Revised January 2008 SPRS205K3.11 Interrupts\nVector-relative locations and priorities for all internal and external interrupts are shown in Table 3−40.\nTable 3−40. Interrupt Table\nNAMESOFTWARE\n(TRAP)\nEQUIVALENTRELATIVE\nLOCATION †\n(HEX BYTES)PRIORITY FUNCTION\nRESET SINT0 0 0 Reset (hardware and software)\nNMI‡ SINT1 8 1 Nonmaskable interrupt\nBERR SINT24 C0 2 Bus Error interrupt\nINT0 SINT2 10 3 External interrupt #0\nINT1 SINT16 80 4 External interrupt #1\nINT2 SINT3 18 5 External interrupt #2\nTINT0 SINT4 20 6 Timer #0 interrupt\nRINT0 SINT5 28 7 McBSP #0 receive interrupt\nXINT0 SINT17 88 8 McBSP #0 transmit interrupt\nRINT1 SINT6 30 9 McBSP #1 receive interrupt\nXINT1/MMCSD1 SINT7 38 10 McBSP #1 transmit interrupt, MMC/SD #1 interrupt\nUSB SINT8 40 11 USB interrupt\nDMAC0 SINT18 90 12 DMA Channel #0 interrupt\nDMAC1 SINT9 48 13 DMA Channel #1 interrupt\nDSPINT SINT10 50 14 Interrupt from host\nINT3/WDTINT SINT11 58 15 External interrupt #3 or Watchdog timer interrupt\nINT4/RTC § SINT19 98 16 External interrupt #4 or RTC interrupt\nRINT2 SINT12 60 17 McBSP #2 receive interrupt\nXINT2/MMCSD2 SINT13 68 18 McBSP #2 transmit interrupt , MMC/SD #2 interrupt\nDMAC2 SINT20 A0 19 DMA Channel #2 interrupt\nDMAC3 SINT21 A8 20 DMA Channel #3 interrupt\nDMAC4 SINT14 70 21 DMA Channel #4 interrupt\nDMAC5 SINT15 78 22 DMA Channel #5 interrupt\nTINT1 SINT22 B0 23 Timer #1 interrupt\nIIC SINT23 B8 24 I2C interrupt\nDLOG SINT25 C8 25 Data Log interrupt\nRTOS SINT26 D0 26 Real-time Operating System interrupt\n− SINT27 D8 27 Software interrupt #27\n− SINT28 E0 28 Software interrupt #28\n− SINT29 E8 29 Software interrupt #29\n− SINT30 F0 30 Software interrupt #30\n− SINT31 F8 31 Software interrupt #31\n†Absolute addresses of the interrupt vector locations are determined by the contents of the IVPD and IVPH registers. Interrupt v ectors for\ninterrupts 0−15 and 24−31 are relative to IVPD. Interrupt vectors for interrupts 16−23 are relative to IVPH.\n‡The NMI pin is internally tied high. However, NMI interrupt vector can be used for SINT1 and Watchdog Timer Interrupt.\n§It is recommended that either the INT4 or RTC interrupt be used. If both INT4 and RTC interrupts are used, one interrupt event can potentially\nhold off the other interrupt. For example, if INT4 is asserted first and held low, the RTC interrupt will not be recognized until the INT4 pin is back\nto high-logic state again. The INT4 pin must be pulled high if only the RTC interrupt is used.\nFunctional Overview\n74 November 2002 − Revised January 2008 SPRS205K3.11.1 IFR and IER Registers\nThe IFR0 (Interrupt Flag Register 0) and IER0 (Interrupt Enable Register 0) bit layouts are shown in\nFigure 3−20.\nNOTE:  Some of the interrupts are shared between multiple interrupt sources. All sources for\na particular bit are internally combined using a logic OR function so that no additional userconfiguration is required to select the interrupt source. In the case of the serial port, the shared\nfunctions are mutually exclusive so that only one of the interrupt sources will be active at a time\nin a given system. For example: It is not possible to use McBSP2 and MMC/SD2simultaneously. However, in the case of INT3/WDTINT it is possible to have active interrupts\nsimultaneously from both the external INT3 source and the watchdog timer. When an interrupt\nis detected in this bit, the watchdog timer status register should be polled to determine if thewatchdog timer is the interrupt source.\n15 14 13 12 11 10 9 8\nDMAC5 DMAC4XINT2/\nMMCSD2RINT2INT3/\nWDTINTDSPINT DMAC1 USB\nR/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0\n76543210\nXINT1/\nMMCSD1RINT1 RINT0 TINT0 INT2 INT0 Reserved\nR/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−00\nLEGEND: R = Read, W = Write, n = value after reset\nFigure 3−20. IFR0 and IER0 Bit Locations\nTable 3−41. IFR0 and IER0 Register Bit Fields  \nBIT\nFUNCTIONNUMBER NAMEFUNCTION\n15 DMAC5 DMA channel 5 interrupt flag/mask bit\n14 DMAC4 DMA channel 4 interrupt flag/mask bit\n13 XINT2/MMCSD2This bit is used as either the McBSP2 transmit interrupt flag/mask bit, the MMC/SD2 interrupt\nflag/mask bit.\n12 RINT2 McBSP2 receive interrupt flag/mask bit.\n11 INT3/WDTINTThis bit is used as either the external user interrupt 3 flag/mask bit, or the watchdog timer interrupt\nflag/mask bit.\n10 DSPINT HPI host-to-DSP interrupt flag/mask.\n9 DMAC1 DMA channel 1 interrupt flag/mask bit\n8 USB USB interrupt flag/mask bit.\n7 XINT1/MMCSD1This bit is used as either the McBSP1 transmit interrupt flag/mask bit, the MMC/SD1 interruptflag/mask bit.\n6 RINT1 McBSP1 receive interrupt flag/mask bit.\n5 RINT0 McBSP0 receive interrupt flag bit\n4 TINT0 Timer 0 interrupt flag bit\n3 INT2 External interrupt 2 flag bit\n2 INT0 External interrupt 0 flag bit\n1−0 − Reserved for future expansion. These bits should always be written with 0.\nFunctional Overview\n75 November 2002 − Revised January 2008 SPRS205KThe IFR1 (Interrupt Flag Register 1) and IER1 (Interrupt Enable Register 1) bit layouts are shown in\nFigure 3−21.\nNOTE:  It is possible to have active interrupts simultaneously from both the external interrupt 4\n(INT4) and the real-time clock (RTC). When an interrupt is detected in this bit, the real-timeclock status register should be polled to determine if the real-time clock is the source of theinterrupt.\n15 11 10 9 8\nReserved RTOS DLOG BERR\nR/W−00000 † R/W−0 R/W−0 R/W−0\n76543210\nI2C TINT1 DMAC3 DMAC2 INT4/RTC DMAC0 XINT0 INT1\nR/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0\nLEGEND: R = Read, W = Write, n = value after reset\n†Always write zeros.\nFigure 3−21. IFR1 and IER1 Bit Locations\nTable 3−42. IFR1 and IER1 Register Bit Fields\nBIT\nFUNCTIONNUMBER NAMEFUNCTION\n15−11 − Reserved for future expansion. These bits should always be written with 0.\n10 RTOS Real-time operating system interrupt flag/mask bit\n9 DLOG Data log interrupt flag/mask bit\n8 BERR Bus error interrupt flag/mask bit\n7 I2C I2C interrupt flag/mask bit\n6 TINT1 Timer 1 interrupt flag/mask bit\n5 DMAC3 DMA channel 3 interrupt flag/mask bit\n4 DMAC2 DMA channel 2 interrupt flag/mask bit\n3 INT4/RTCThis bit can be used as either the external user interrupt 4 flag/mask bit, or the real-time clock\ninterrupt flag/mask bit.\n2 DMAC0 DMA channel 0 interrupt flag/mask bit\n1 XINT0 McBSP transmit 0 interrupt flag/mask bit\n0 INT1 External user interrupt 1 flag/mask bit\nFunctional Overview\n76 November 2002 − Revised January 2008 SPRS205K3.11.2 Interrupt Timing\nThe external interrupts (INT[4:0] ) are synchronized to the CPU by way of a two-flip-flop synchronizer. The\ninterrupt inputs are sampled on falling edges of the CPU clock. A sequence of 1-1-0-0-0 on consecutive cycles\non the interrupt pin is required for an interrupt to be detected. Therefore, the minimum low pulse duration onthe external interrupts on the 5509A is three CPU clock periods.\n3.11.3 Waking Up From IDLE Condition\nOne of the following four events can wake up the CPU from IDLE:\n•Hardware Reset\n•External Interrupt\n•RTC Interrupt\n•USB Event (Reset or Resume)\n3.11.3.1 Waking Up From IDLE With Oscillator Disabled\nWith an external interrupt, a RTC interrupt, or an USB resume/reset, the clock generation circuit wakes up the\noscillator and enables the USB PLL to determine the oscillator stable time. In the case of the interrupt being\ndisabled by clearing the associated bit in the Interrupt Enable Register (IERx), the CPU is not “woken up”. Ifthe interrupt due to the wake-up event is enabled, the interrupt is sent to the CPU only after the oscillator isstabilized and the USB PLL is locked. If the external interrupt serves as the wake-up event, the interrupt line\nmust stay low for a minimum of 3 CPU cycles after the oscillator is stabilized to wake up the CPU. Otherwise,\nonly the clock domain will wake up and another external interrupt will be needed to wake up the CPU.\nOnce out of IDLE, any system not using the USB should put the USB module in idle mode to reduce power\nconsumption.\nFor more details on the TMS320VC5509A oscillator-disable process, see the Disabling the Internal Oscillator\non the TMS320VC5507/5509/5509A DSP  Application Report (literature number SPRA078).\n3.11.4 Idling Clock Domain When External Parallel Bus Operating in EHPI Mode\nThe clock domain cannot be idled when the External Parallel Bus is operating in EHPI mode to ensure host\naccess to the DSP memory. To work around this restriction, use the HIDL bit of the External Bus SelectionRegister (EBSR) with the CLKGENI bit of the Idle Control Register (ICR) to idle the clock domain.\nSupport\n77 November 2002 − Revised January 2008 SPRS205K4 Support\n4.1 Notices Concerning JTAG (IEEE 1149.1) Boundary Scan Test Capability\n4.1.1 Initialization Requirements for Boundary Scan Test\nThe TMS320VC5509A uses the JTAG port for boundary scan tests, emulation capability and factory test\npurposes. To use boundary scan test, the EMU0 and EMU1/OFF  pins must be held LOW through a rising edge\nof the TRST  signal prior to the first scan. This operation selects the appropriate TAP control for boundary scan.\nIf at any time during a boundary scan test a rising edge of TRST  occurs when EMU0 or EMU1/OFF  are not\nlow, a factory test mode may be selected preventing boundary scan test from being completed. For thisreason, it is recommended that EMU0 and EMU1/OFF\n be pulled or driven low at all times during boundary\nscan test.\n4.1.2 Boundary Scan Description Language (BSDL) Model\nBSDL models are available on the web in the TMS320VC5509A product folder under the “simulation models”\nsection.\n4.2 Documentation Support\nExtensive documentation supports all TMS320 \uf8ea DSP family of devices from product announcement through\napplications development. The following types of documentation are available to support the design and use\nof the TMS320C5000 \uf8ea platform of DSPs:\n•TMS320C55x \uf8ea DSP Functional Overview  (literature number SPRU312)\n•Device-specific data sheets and data manuals\n•Complete user’s guides\n•Development support tools\n•Hardware and software application reports\nTMS320C55x reference documentation includes, but is not limited to, the following:\n•TMS320C55x DSP CPU Reference Guide  (literature number SPRU371)\n•TMS320C55x DSP Mnemonic Instruction Set Reference Guide  (literature number SPRU374)\n•TMS320C55x DSP Algebraic Instruction Set Reference Guide  (literature number SPRU375)\n•TMS320C55x DSP Programmer’s Guide  (literature number SPRU376)\n•TMS320C55x DSP Peripherals Overview Reference Guide  (literature number SPRU317)\n•TMS320C55x Optimizing C/C++ Compiler User’s Guide  (literature number SPRU281)\n•TMS320C55x Assembly Language Tools User’s Guide  (literature number SPRU280)\n•TMS320C55x DSP Library Programmer’s Reference (literature number SPRU422)\n•TMS320VC5507/5509 DSP Universal Serial Bus (USB) Module Reference Guide  (literature number\nSPRU596)\n•TMS320C55x Hardware Extensions for Image/Video Applications Programmer’s Reference  (literature\nnumber SPRU098)\n•TMS320C55x Image/Video Processing Library Programmer’s Reference  (literature number SPRU037)\n•Using the USB APLL on the TMS320VC5507/5509A  Application Report (literature number SPRA997)\n•Disabling the Internal Oscillator on the TMS320VC5507/5509/5509A DSP  Application Report (literature\nnumber SPRA078)\n•Using the TMS320VC5503/VC5507/VC5509/VC5509A Bootloader  Application Report (literature\nnumber SPRA375)\n•TMS320VC5509A Power Consumption Summary  Application Report (literature number SPRAA04)\n•TMS320VC5509A Digital Signal Processor Silicon Errata  (literature number SPRZ200)\nTMS320 and TMS320C5000 are trademarks of Texas Instruments.\nSupport\n78 November 2002 − Revised January 2008 SPRS205KThe reference guides describe in detail the TMS320C55x \uf8ea DSP products currently available and the\nhardware and software applications, including algorithms, for fixed-point TMS320 \uf8ea DSP family of devices.\nA series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal\nprocessing research and education. The TMS320 \uf8ea DSP newsletter, Details on Signal Processing , is\npublished quarterly and distributed to update TMS320 \uf8ea DSP customers on product information.\nInformation regardin g TI DSP products is also available on the Worldwide Web at http://www.ti.com  uniform\nresource locator (URL).\n4.3 Device and Development-Support Tool Nomenclature\nTo designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP\ndevices and support tools. Each DSP commercial family member has one of three prefixes: TMX, TMP, or TMS\n(e.g., TMS320VC5509AGHH). Texas Instruments recommends two of three possible prefix designators for\nits support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product developmentfrom engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).\nDevice development evolutionary flow:\nTMXExperimental device that is not necessarily representative of the final device’ s electrical specifications\nTMPFinal silicon die that conforms to the device’s electrical specifications but has not completed quality\nand reliability verification\nTMSFully qualified production device\nSupport tool development evolutionary flow:\nTMDXDevelopment-support product that has not yet completed Texas Instruments internal qualification\ntesting.\nTMDSFully qualified development-support product\nTMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:\n“Developmental product is intended for internal evaluation purposes.”TMS devices and TMDS development-support tools have been characterized fully, and the quality and\nreliability of the device have been demonstrated fully. TI’s standard warranty applies.\nPredictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard\nproduction devices. Texas Instruments recommends that these devices not be used in any production system\nbecause their expected end-use failure rate still is undefined. Only qualified production devices are to be used.\nSupport\n79 November 2002 − Revised January 2008 SPRS205K4.4 TMS320VC5509A Device Nomenclature\nPREFIXTMS 320 VC 5509A GHH\nTMX = Experimental device\nTMP = Prototype device\nTMS = Qualified deviceSMJ = MIL-STD-883C\nSM = High Rel (non-883C)\nDEVICE FAMILY\n320 = TMS320 family\nTECHNOLOGY\nPACKAGE TYPE ‡§\nGHH = 179-terminal plastic BGA\nZHH = 179-terminal plastic BGA with Pb−free\nsoldered balls\nPGE = 144-pin plastic LQFPVC = Dual-Supply CMOS\nDEVICE\n55x DSP:\n5509A\n†No silicon revision marked on the package indicates earlier (TMX or TMP) silicon. See the TMS320VC5509A Digital Signal Processor\nSilicon Errata  (literature number SPRZ200) to identify TMX or TMP silicon revision.\n‡BGA = Ball Grid Array\nLQFP = Low-Profile Quad Flatpack\n§The ZHH package designator represents the version of the GHH with Pb−free soldered balls. The ZHH package devices are supported  in\nthe same speed grades as the GHH package devices ( available upon request ).(10)\nDEVICE SILICON REVISION †\n10 = Revision 1.0\n11 = Revision 1.1\nFigure 4−1. Device Nomenclature for the TMS320VC5509A\nElectrical Specifications\n80 November 2002 − Revised January 2008 SPRS205K5 Electrical Specifications\nThis section provides the absolute maximum ratings and the recommended operating conditions for the\nTMS320VC5509A DSP.\nAll electrical and switching characteristics in this data manual are valid over the recommended operating\nconditions unless otherwise specified.\n5.1 Absolute Maximum Ratings\nThe list of absolute maximum ratings are specified over operating case temperature. Stresses beyond thoselisted under “absolute maximum ratings” may cause permanent damage to the device. These are stressratings only, and functional operation of the device at these or any other conditions beyond those indicatedunder Section 5.2 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may\naffect device reliability. All voltage values are with respect to V\nSS. Figure 5−1 provides the test load circuit\nvalues for a 3.3-V I/O.\nSupply voltage I/O range, DV DD − 0.3 V to 4.0 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nSupply voltage core range, CV DD  − 0.3 V to 2.0 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nInput voltage range, V I − 0.3 V to 4.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nOutput voltage range, V O  − 0.3 V to 4.5 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nOperating case temperature range, T C − 40 °C to 85 °C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nStorage temperature range T stg − 55 °C to 150 °C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nElectrical Specifications\n81 November 2002 − Revised January 2008 SPRS205K5.2 Recommended Operating Conditions\n5.2.1 Recommended Operating Conditions for CV DD = 1.2 V (108 MHz)\nMIN NOM MAX UNIT\nCore\nCVDD Device supply voltage 1.14 1.2 1.26 V\nPeripherals\nRCVDD RTC module supply voltage, core 1.14 1.2 1.26 V\nRDVDD RTC module supply voltage, I/O (RTCINX1 and RTCINX2) 1.14 1.2 1.26 V\nUSBPLLV DDUSBPLL supply voltage † 1.14 1.2 1.26 V\nUSBVDD USB module supply voltage, I/O (DP, DN, and PU) 3 3.3 3.6 V\nDVDD Device supply voltage, I/O (except DP, DN, PU, SDA, SCL) ‡ 2.7 3.3 3.6 V\nADVDD A/D module digital supply voltage 2.7 3.3 3.6 V\nAVDD A/D module analog supply voltage 2.7 3.3 3.6 V\nGrounds\nVSS Supply voltage, GND, I/O, and core 0 V\nADVSS Supply voltage, GND, A/D module, digital 0 V\nAVSS Supply voltage, GND, A/D module, analog 0 V\nUSBPLLV SSSupply voltage, GND, USBPLL 0 V\nDN and DP § 2.0\nVIH High-level input voltage, I/OSDA & SCL: V DD related input\nlevels‡0.7*DVDD DVDD(max) +0.5V VIH High-level input voltage, I/O\nAll other inputs\n(including hysteresis inputs)2.0 DVDD + 0.3V\nDN and DP § 0.8\nVIL Low-level input voltage, I/OSDA &SCL: V DD related input\nlevels‡−0.5 0.3 * DVDDV VIL Low-level input voltage, I/O\nAll other inputs\n(including hysteresis inputs)−0.3 0.8V\nVhys Hysteresis level Inputs with hysteresis only 0.1*DVDD V\nIOH High-level output currentDN and DP § (VOH = 2.45 V) −17.0\nmA IOH High-level output currentAll other outputs −4mA\nDN and DP § (VOL = 0.36 V) 17.0\nIOL Low-level output current SDA and SCL ‡ 3 mA IOL Low-level output current\nAll other outputs 4mA\nTC Operating case temperature −40 85 /C0095C\n†USB PLL is susceptible to power supply ripple. The maximum allowable supply ripple is 1% for 1 Hz to 5 kHz; 1.5% for 5 kHz to 1 0 MHz; 3%\nfor 10 MHz to 100 MHz, and less than 5% for 100 MHz or greater.\n‡The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered d own.\nDue to the fact that different voltage devices can be connected to the I 2C bus, the level of logic 0 (low) and logic 1 (high) are not fixed and\ndepends on the associated V DD.\n§USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (se e Figure 5−42)\nare connected between the D+ and DP (package), and the D− and DN (package). Do not apply a short circuit to the USB I/O pins DP  and DN\nin absence of the series resistors.\nElectrical Specifications\n82 November 2002 − Revised January 2008 SPRS205K5.2.2 Recommended Operating Conditions for CV DD = 1.35 V (144 MHz)\nMIN NOM MAX UNIT\nCore\nCVDD Device supply voltage 1.28 1.35 1.42 V\nPeripherals\nRCVDD RTC module supply voltage, core 1.28 1.35 1.42 V\nRDVDD RTC module supply voltage, I/O (RTCINX1 and RTCINX2) 1.28 1.35 1.42 V\nUSBPLLV DDUSBPLL supply voltage † 1.28 1.35 1.42 V\nUSBVDD USB module supply voltage, I/O (DP, DN, and PU) 3 3.3 3.6 V\nDVDD Device supply voltage, I/O (except DP, DN, PU, SDA, SCL) ‡ 2.7 3.3 3.6 V\nADVDD A/D module digital supply voltage 2.7 3.3 3.6 V\nAVDD A/D module analog supply voltage 2.7 3.3 3.6 V\nGrounds\nVSS Supply voltage, GND, I/O, and core 0 V\nADVSS Supply voltage, GND, A/D module, digital 0 V\nAVSS Supply voltage, GND, A/D module, analog 0 V\nUSBPLLV SSSupply voltage, GND, USBPLL 0 V\nDN and DP § 2.0\nVIH High-level input voltage, I/OSDA & SCL: V DD related input\nlevels‡0.7*DVDD DVDD(max) +0.5V VIH High-level input voltage, I/O\nAll other inputs\n(including hysteresis inputs)2.0 DVDD + 0.3V\nDN and DP § 0.8\nVIL Low-level input voltage, I/OSDA &SCL: V DD related input\nlevels‡−0.5 0.3 * DVDDV VIL Low-level input voltage, I/O\nAll other inputs\n(including hysteresis inputs)−0.3 0.8V\nVhys Hysteresis level Inputs with hysteresis only 0.1*DVDD V\nIOH High-level output currentDN and DP § (VOH = 2.45 V) −17.0\nmA IOH High-level output currentAll other outputs −4mA\nDN and DP § (VOL = 0.36 V) 17.0\nIOL Low-level output current SDA and SCL ‡ 3 mA IOL Low-level output current\nAll other outputs 4mA\nTC Operating case temperature −40 85 /C0095C\n†USB PLL is susceptible to power supply ripple. The maximum allowable supply ripple is 1% for 1 Hz to 5 kHz; 1.5% for 5 kHz to 1 0 MHz; 3%\nfor 10 MHz to 100 MHz, and less than 5% for 100 MHz or greater.\n‡The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered d own.\nDue to the fact that different voltage devices can be connected to the I 2C bus, the level of logic 0 (low) and logic 1 (high) are not fixed and\ndepends on the associated V DD.\n§USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (se e Figure 5−42)\nare connected between the D+ and DP (package), and the D− and DN (package). Do not apply a short circuit to the USB I/O pins DP  and DN\nin absence of the series resistors.\nElectrical Specifications\n83 November 2002 − Revised January 2008 SPRS205K5.2.3 Recommended Operating Conditions for CV DD = 1.6 V (200 MHz)\nMIN NOM MAX UNIT\nCore\nCVDD Device supply voltage 1.55 1.6 1.65 V\nPeripherals\nRCVDD RTC module supply voltage, core 1.55 1.6 1.65 V\nRDVDD RTC module supply voltage, I/O (RTCINX1 and RTCINX2) 1.55 1.6 1.65 V\nUSBPLLV DDUSBPLL supply voltage † 1.55 1.6 1.65 V\nUSBVDD USB module supply voltage, I/O (DP, DN, and PU) 3 3.3 3.6 V\nDVDD Device supply voltage, I/O (except DP, DN, PU, SDA, SCL) ‡ 2.7 3.3 3.6 V\nADVDD A/D module digital supply voltage 2.7 3.3 3.6 V\nAVDD A/D module analog supply voltage 2.7 3.3 3.6 V\nGrounds\nVSS Supply voltage, GND, I/O, and core 0 V\nADVSS Supply voltage, GND, A/D module, digital 0 V\nAVSS Supply voltage, GND, A/D module, analog 0 V\nUSBPLLV SSSupply voltage, GND, USBPLL 0 V\nDN and DP § 2.0\nVIH High-level input voltage, I/OSDA & SCL: V DD related input\nlevels‡0.7*DVDD DVDD(max) +0.5V VIH High-level input voltage, I/O\nAll other inputs\n(including hysteresis inputs)2.0 DVDD + 0.3V\nDN and DP § 0.8\nVIL Low-level input voltage, I/OSDA & SCL: V DD related input\nlevels‡−0.5 0.3 * DVDDV VIL Low-level input voltage, I/O\nAll other inputs\n(including hysteresis inputs)−0.3 0.8V\nVhys Hysteresis level Inputs with hysteresis only 0.1*DVDD V\nIOH High-level output currentDN and DP § (VOH = 2.45 V) −17.0\nmA IOH High-level output currentAll other outputs −4mA\nDN and DP § (VOL = 0.36 V) 17.0\nIOL Low-level output current SDA and SCL ‡ 3 mA IOL Low-level output current\nAll other outputs 4mA\nTC Operating case temperature −40 85 /C0095C\n†USB PLL is susceptible to power supply ripple. The maximum allowable supply ripple is 1% for 1 Hz to 5 kHz; 1.5% for 5 kHz to 1 0 MHz; 3%\nfor 10 MHz to 100 MHz, and less than 5% for 100 MHz or greater.\n‡The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered d own.\nDue to the fact that different voltage devices can be connected to the I 2C bus, the level of logic 0 (low) and logic 1 (high) are not fixed and\ndepends on the associated V DD.\n§USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (se e Figure 5−42)\nare connected between the D+ and DP (package), and the D− and DN (package). Do not apply a short circuit to the USB I/O pins DP  and DN\nin absence of the series resistors.\nElectrical Specifications\n84 November 2002 − Revised January 2008 SPRS205K5.3 Electrical Characteristics\n5.3.1 Electrical Characteristics Over Recommended Operating Case Temperature\nRange for CV DD = 1.2 V (108 MHz) (Unless Otherwise Noted)  \nPARAMETER TEST CONDITIONS MIN TYP MAXUNIT\nDN and DP † USBVDD = 3.0 V−3.6 V,\nIOH = −300 µA2.8 USBVDD\nVOHHigh-level output voltage PUUSBVDD = 3.0 V−3.6 V,\nIOH = −300 µA0.9 * USBV DD USBVDDV\nAll other outputsDVDD = 2.7 V−3.6 V,\nIOH = MAX0.75 * DV DD\nSDA & SCL ‡ At 3 mA sink current 0 0.4\nVOLLow-level output voltage DN and DP † IOL = 3.0 mA 0.3V VOLLow-level output voltage\nAll other outputs IOL = MAX 0.4V\nIIZInput current for outputs in\nhigh-impedanceOutput-only or\nI/O pins with bus\nkeepers (enabled)DVDD = MAX,\nVO = VSS to DVDD−300 300\nµA IIZInput current for outputs in\nhigh-impedance\nAll other output-only\nor I/O pinsDVDD = MAX\nVO = VSS to DVDD−5 5µA\nInput pins with\ninternal pulldown\n(enabled)DVDD = MAX,\nVI = VSS to DVDD30 300\nIIInput currentInput pins with\ninternal pullup\n(enabled)DVDD = MAX,\nVI = VSS to DVDD−300 −30\nµA IIInput current\nX2/CLKINDVDD = MAX,\nVI = VSS to DVDD−50 50µA\nAll other input-only\npinsDVDD = MAX,\nVI = VSS to DVDD−5 5\nIDDCCVDD Supply current, CPU + internal memory access §CVDD = 1.2 V\nCPU clock = 108 MHz\nTC = 25 /C0095C0.45mA/\nMHz\nIDDPDVDD supply current, pins active ¶DVDD = 3.3 V \nCPU clock = 108 MHz\nTC = 25 /C0095C5.5 mA\nIDDCCVDD supply current, standby #Oscillator disabled.\nAll domains in\nlow-power stateCVDD = 1.2 V\nTC = 25 /C0095C100 µA\nIDDPDVDD supply current, standbyOscillator disabled.\nAll domains in\nlow-power state.DVDD = 3.3 V\nNo I/O activity\nTC = 25 /C0095C10 µA\nCiInput capacitance 3 pF\nCoOutput capacitance 3 pF\n†USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (se e Figure 5−42)\nare connected between the D+ and DP (package), and the D− and DN (package).  Do not apply a short circuit to the USB I/O pins D P and\nDN in absence of the series resistors.\n‡The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered d own.\n§CPU executing 75% Dual MAC + 25% ADD with moderate data bus activity (table of sine values). CPU and CLKGEN (DPLL) domain are a ctive.\nAll other domains are idled. See the TMS320VC5509A Power Consumption Summary  Application Report (literature number SPRAA04).\n¶One word of a table of a 16-bit sine value is written to the EMIF every 250 ns (64 Mbps). Each EMIF output pin is connected to a 10-pF load.\n#In CLKGEN domain idle mode, X2/CLKIN becomes output and is driven low to stop external crystals (if used) from oscillating. Sta ndby current\nwill be higher if an external clock source tries to drive the X2/CLKIN pin during this time.\nElectrical Specifications\n85 November 2002 − Revised January 2008 SPRS205K5.3.2 Electrical Characteristics Over Recommended Operating Case Temperature\nRange for CV DD = 1.35 V (144 MHz) (Unless Otherwise Noted)  \nPARAMETER TEST CONDITIONS MIN TYP MAXUNIT\nDN and DP † USBVDD = 3.0 V−3.6 V,\nIOH = −300 µA2.8 USBVDD\nVOHHigh-level output voltage PUUSBVDD = 3.0 V−3.6 V,\nIOH = −300 µA0.9 * USBV DD USBVDDV\nAll other outputsDVDD = 2.7 V−3.6 V,\nIOH = MAX0.75 * DV DD\nSDA & SCL ‡ At 3 mA sink current 0 0.4\nVOLLow-level output voltage DN and DP † IOL = 3.0 mA 0.3V VOLLow-level output voltage\nAll other outputs IOL = MAX 0.4V\nIIZInput current for outputs in\nhigh-impedanceOutput-only or\nI/O pins with bus\nkeepers (enabled)DVDD = MAX,\nVO = VSS to DVDD−300 300\nµA IIZInput current for outputs in\nhigh-impedance\nAll other output-only\nor I/O pinsDVDD = MAX\nVO = VSS to DVDD−5 5µA\nInput pins with\ninternal pulldown\n(enabled)DVDD = MAX,\nVI = VSS to DVDD30 300\nIIInput currentInput pins with\ninternal pullup\n(enabled)DVDD = MAX,\nVI = VSS to DVDD−300 −30\nµA IIInput current\nX2/CLKINDVDD = MAX,\nVI = VSS to DVDD−50 50µA\nAll other input-only\npinsDVDD = MAX,\nVI = VSS to DVDD−5 5\nIDDCCVDD Supply current, CPU + internal memory access §CVDD = 1.35 V\nCPU clock = 144 MHz\nTC = 25 /C0095C0.51mA/\nMHz\nIDDPDVDD supply current, pins active ¶DVDD = 3.3 V \nCPU clock = 144 MHz\nTC = 25 /C0095C5.5 mA\nIDDCCVDD supply current, standby #Oscillator disabled.\nAll domains in\nlow-power stateCVDD = 1.35 V\nTC = 25 /C0095C125 µA\nIDDPDVDD supply current, standbyOscillator disabled.\nAll domains in\nlow-power state.DVDD = 3.3 V\nNo I/O activity\nTC = 25 /C0095C10 µA\nCiInput capacitance 3 pF\nCoOutput capacitance 3 pF\n†USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (se e Figure 5−42)\nare connected between the D+ and DP (package), and the D− and DN (package).  Do not apply a short circuit to the USB I/O pins D P and\nDN in absence of the series resistors.\n‡The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered d own.\n§CPU executing 75% Dual MAC + 25% ADD with moderate data bus activity (table of sine values). CPU and CLKGEN (DPLL) domain are a ctive.\nAll other domains are idled. See the TMS320VC5509A Power Consumption Summary  Application Report (literature number SPRAA04).\n¶One word of a table of a 16-bit sine value is written to the EMIF every 250 ns (64 Mbps). Each EMIF output pin is connected to a 10-pF load.\n#In CLKGEN domain idle mode, X2/CLKIN becomes output and is driven low to stop external crystals (if used) from oscillating. Sta ndby current\nwill be higher if an external clock source tries to drive the X2/CLKIN pin during this time.\nElectrical Specifications\n86 November 2002 − Revised January 2008 SPRS205K5.3.3 Electrical Characteristics Over Recommended Operating Case Temperature\nRange for CV DD = 1.6 V (200 MHz) (Unless Otherwise Noted)  \nPARAMETER TEST CONDITIONS MIN TYP MAXUNIT\nDN and DP † USBVDD = 3.0 V−3.6 V,\nIOH = −300 µA2.8 USBVDD\nVOHHigh-level output voltage PUUSBVDD = 3.0 V−3.6 V,\nIOH = −300 µA0.9 * USBV DD USBVDDV\nAll other outputsDVDD = 2.7 V−3.6 V,\nIOH = MAX0.75 * DV DD\nSDA & SCL ‡ At 3 mA sink current 0 0.4\nVOLLow-level output voltage DN and DP † IOL = 3.0 mA 0.3V VOLLow-level output voltage\nAll other outputs IOL = MAX 0.4V\nIIZInput current for outputs in\nhigh-impedanceOutput-only or\nI/O pins with bus\nkeepers (enabled)DVDD = MAX,\nVO = VSS to DVDD−300 300\nµA IIZInput current for outputs in\nhigh-impedance\nAll other output-only\nor I/O pinsDVDD = MAX\nVO = VSS to DVDD−5 5µA\nInput pins with\ninternal pulldown\n(enabled)DVDD = MAX,\nVI = VSS to DVDD30 300\nIIInput currentInput pins with\ninternal pullup\n(enabled)DVDD = MAX,\nVI = VSS to DVDD−300 −30\nµA IIInput current\nX2/CLKINDVDD = MAX,\nVI = VSS to DVDD−50 50µA\nAll other input-only\npinsDVDD = MAX,\nVI = VSS to DVDD−5 5\nIDDCCVDD Supply current, CPU + internal memory access §CVDD = 1.6 V\nCPU clock = 200 MHz\nTC = 25 /C0095C0.60mA/\nMHz\nIDDPDVDD supply current, pins active ¶DVDD = 3.3 V \nCPU clock = 200 MHz\nTC = 25 /C0095C5.5 mA\nIDDCCVDD supply current, standby #Oscillator disabled.\nAll domains in\nlow-power stateCVDD = 1.6 V\nTC = 25 /C0095C150 µA\nIDDPDVDD supply current, standbyOscillator disabled.\nAll domains in\nlow-power state.DVDD = 3.3 V\nNo I/O activity\nTC = 25 /C0095C10 µA\nCiInput capacitance 3 pF\nCoOutput capacitance 3 pF\n†USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (se e Figure 5−42)\nare connected between the D+ and DP (package), and the D− and DN (package).  Do not apply a short circuit to the USB I/O pins D P and\nDN in absence of the series resistors.\n‡The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered d own.\n§CPU executing 75% Dual MAC + 25% ADD with moderate data bus activity (table of sine values). CPU and CLKGEN (DPLL) domain are a ctive.\nAll other domains are idled. See the TMS320VC5509A Power Consumption Summary  Application Report (literature number SPRAA04).\n¶One word of a table of a 16-bit sine value is written to the EMIF every 250 ns (64 Mbps). Each EMIF output pin is connected to a 10-pF load.\n#In CLKGEN domain idle mode, X2/CLKIN becomes output and is driven low to stop external crystals (if used) from oscillating. Sta ndby current\nwill be higher if an external clock source tries to drive the X2/CLKIN pin during this time.\nElectrical Specifications\n87 November 2002 − Revised January 2008 SPRS205KTransmission Line\n4.0 pF 1.85 pFZ0 = 50 Ω\n(see note)Tester Pin Electronics Data Manual Timing Reference Point\nOutput\nUnder\nTest\nNOTE: The data manual provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line  effects\nmust be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line eff ect.\nThe transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or l onger) from\nthe data manual timings.42 Ω 3.5 nH\nDevice Pin\n(see note)\nInput requirements in this data manual are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device\npin.\nFigure 5−1. 3.3-V Test Load Circuit\n5.4 ESD Performance\nESD stress levels were performed in compliance with the following JEDEC standards with the results indicated\nbelow:\n•Charged Device Model (CDM), based on JEDEC Specification JESD22-C101, passed at ±500 V\n•Human Body Model (HBM), based on JEDEC Specification JESD22-A114, passed at ±1500 V\nNOTE:\nAccording to industry research publications, ESD-CDM testing results show better correlation\nto manufacturing line and field failure rates than ESD-HBM testing. 500-V CDM is commonlyconsidered as a safe passing level.\n5.5 Timing Parameter Symbology\nTiming parameter symbols used in the timing requirements and switching characteristics tables are createdin accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other relatedterminology have been abbreviated as follows:\nLowercase subscripts and their meanings: Letters and symbols and their meanings:\na access time H Highc cycle time (period) L Lowd delay time V Validdis disable time Z High-impedanceen enable timef fall timeh hold timer rise timesu setup timet transition timev valid timew pulse duration (width)X Unknown, changing, or don’t care level\nElectrical Specifications\n88 November 2002 − Revised January 2008 SPRS205K5.6 Clock Options\nThe frequency of the reference clock provided at the X2/CLKIN pin can be divided by a factor of two or four\nor multiplied by one of several values to generate the internal machine cycle.\n5.6.1 Internal System Oscillator With External Crystal\nThe internal oscillator is always enabled following a device reset. The oscillator requires an external crystalconnected across the X1 and X2/CLKIN pins. If the internal oscillator is not used, an external clock sourcemust be applied to the X2/CLKIN pin and the X1 pin should be left unconnected. Since the internal oscillator\ncan be used as a clock source to the PLLs, the crystal oscillation frequency can be multiplied to generate theCPU clock and USB clock, if desired.\nThe crystal should be in fundamental-mode operation, and parallel resonant, with a max imum effective series\nresistance (ESR) specified in Table 5−1. The connection of the required circuit is shown in Figure 5−2. Under\nsome conditions, all the components shown are not required. The capacitors, C\n1 and C2, should be chosen\nsuch that the equation below is satisfied. C L in the equation is the load specified for the crystal that is also\nspecified in Table 5−1.\nCL/C0043C1C2\n(C1/C0041C2)\nX2/CLKIN X1\nC1 C2CrystalRS\nFigure 5−2. Internal System Oscillator With External Crystal\nTable 5−1. Recommended Crystal Parameters\nFREQUENCY RANGE (MHz) MAX ESR ( Ω) TYP CLOAD (pF) MAX CSHUNT (pF) RS (Ω)\n20−15 20 10 7 0\n15−12 30 16 7 0\n12−10 40 16 7 100\n10−8 60 18 7 470\n8−6 80 18 7 1.5k\n6−5 80 18 7 2.2k\nAlthough the recommended ESR presented in Table 5−1 is maximum, theoretically a crystal with a lower\nmaximum ESR might seem to meet the requirement. It is recommended that crystals which meet themaximum ESR specification in Table 5−1 are used.\nElectrical Specifications\n89 November 2002 − Revised January 2008 SPRS205K5.6.2 Layout Considerations\nSince parasitic capacitance, inductance and resistance can be significant in any circuit, good PC board layout\npractices should always be observed when planning trace routing to the discrete components used in theoscillator circuit. Specifically, the crystal and the associated discrete components should be located as close\nto the DSP as physically possible. Also, X1 and X2/CLKIN traces should be separated as soon as possibleafter routing away from the DSP to minimize parasitic capacitance between them, and a ground trace should\nbe run between these two signal lines. This also helps to minimize stray capacitance between these twosignals.\nElectrical Specifications\n90 November 2002 − Revised January 2008 SPRS205K5.6.3 Clock Generation in Bypass Mode (DPLL Disabled)\nThe frequency of the reference clock provided at the X2/CLKIN pin can be divided by a factor of one, two, or\nfour to generate the internal CPU clock cycle. The divide factor (D) is set in the BYP ASS_DIV field of the clock\nmode register. The contents of this field only affect clock generation while the device is in bypass mode. Inthis mode, the digital phase-locked loop (DPLL) clock synthesis is disabled.\nTable 5−2 and Table 5−3 assume testing over recommended operating conditions and H = 0.5t\nc(CO) (see\nFigure 5−3).\nTable 5−2. CLKIN Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 V\nCVDD = 1.6 V UNIT\nMINMAX\nC1tc(CI) Cycle time, X2/CLKIN 20400†ns\nC2tf(CI) Fall time, X2/CLKIN 4ns\nC3tr(CI) Rise time, X2/CLKIN 4ns\nC10tw(CIL) Pulse duration, CLKIN low 6 ns\nC11tw(CIH) Pulse duration, CLKIN high 6 ns\n†This device utilizes a fully static design and therefore can operate with t c(CI) approaching ∞. If an external crystal is used, the X2/CLKIN cycle\ntime is limited by the crystal frequency range listed in Table 5−1.\nTable 5−3. CLKOUT Switching Characteristics\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 V\nCVDD = 1.6 V UNIT\nMIN TYPMAX\nC4tc(CO) Cycle time, CLKOUT 20‡D*tc(CI)§1600†ns\nC5td(CI-CO) Delay time, X2/CLKIN high to CLKOUT high/low 5 15 25ns\nC6tf(CO) Fall time, CLKOUT 1 ns\nC7tr(CO) Rise time, CLKOUT 1 ns\nC8tw(COL) Pulse duration, CLKOUT low H − 1 H + 1 ns\nC9tw(COH) Pulse duration, CLKOUT high H − 1 H + 1 ns\n†This device utilizes a fully static design and therefore can operate with t c(CO) approaching ∞. If an external crystal is used, the X2/CLKIN cycle\ntime is limited by the crystal frequency range listed in Table 5−1.\n‡It is recommended that the DPLL synthesised clocking option be used to obtain maximum operating frequency.\n§D = 1/(PLL Bypass Divider)\nC3C2\nC1\nC4\nC5C7\nC6C8C9X2/CLKIN\nCLKOUTC10C11\nNOTE A: The relationship of X2/CLKIN to CLKOUT depends on the PLL bypass divide factor chosen for the CLKMD register. The wavefo rm\nrelationship shown in Figure 5−3 is intended to illustrate the timing parameters based on CLKOUT = 1/2(CLKIN) configuration.\nFigure 5−3. Bypass Mode Clock Timings\nElectrical Specifications\n91 November 2002 − Revised January 2008 SPRS205K5.6.4 Clock Generation in Lock Mode (DPLL Synthesis Enabled)\nThe frequency of the reference clock provided at the X2/CLKIN pin can be multiplied by a synthesis factor of\nN to generate the internal CPU clock cycle. The synthesis factor is determined by:\nN=M\nDL\nwhere: M = the multiply factor set in the PLL_MULT field of the clock mode register\nDL= the divide factor set in the PLL_DIV field of the clock mode register\nValid values for M are (multiply by) 2 to 31. Valid values for D L are (divide by) 1, 2, 3, and 4.\nFor detailed information on clock generation configuration, see the TMS320C55x DSP Peripherals Overview\nReference Guide  (literature number SPRU317).\nTable 5−4 and Table 5−5 assume testing over recommended operating conditions and H = 0.5t c(CO) (see\nFigure 5−4).\nTable 5−4. Multiply-By-N Clock Option Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 V\nCVDD = 1.6 V UNIT\nMINMAX\nC1tc(CI) Cycle time, X2/CLKIN DPLL synthesis enabled 20†400ns\nC2tf(CI) Fall time, X2/CLKIN 4ns\nC3tr(CI) Rise time, X2/CLKIN 4ns\nC10tw(CIL) Pulse duration, CLKIN low 6 ns\nC11tw(CIH) Pulse duration, CLKIN high 6 ns\n†The clock frequency synthesis factor and minimum X2/CLKIN cycle time should be chosen such that the resulting CLKOUT cycle time  is within\nthe specified range (t c(CO)). If an external crystal is used, the X2/CLKIN cycle time is limited by the crystal frequency range listed in Table 5−1.\nTable 5−5. Multiply-By-N Clock Option Switching Characteristics\nNO. PARAMETERCVDD = 1.2 V CVDD = 1.35 V CVDD = 1.6 V\nUNIT NO. PARAMETERMINTYP MAXMINTYP MAXMINTYP MAXUNIT\nC4tc(CO) Cycle time, CLKOUT 9.26tc(CI)*N‡16006.95tc(CI)*N‡1600 5tc(CI)*N‡1600ns\nC6tf(CO) Fall time, CLKOUT 1 1 1 ns\nC7tr(CO) Rise time, CLKOUT 1 1 1 ns\nC8tw(COL)Pulse duration, CLKOUT\nlowH − 1 H + 1H − 1 H + 1H − 1 H + 1 ns\nC9tw(COH)Pulse duration, CLKOUT\nhighH − 1 H + 1H − 1 H + 1H − 1 H + 1 ns\nC12td(CI–CO)Delay time, X2/CLKIN\nhigh/low to CLKOUT high/low 515 25 515 25 515 25ns\n‡N = Clock frequency synthesis factor\nElectrical Specifications\n92 November 2002 − Revised January 2008 SPRS205KC1C3C2\nC12\nC4C9\nC8\nC6\nC7X2/CLKIN\nCLKOUT Bypass ModeC3 C10\nC11\nNOTE A: The relationship of X2/CLKIN to CLKOUT depends on the PLL multiply and divide factor chosen for the CLKMD register. The waveform\nrelationship shown in Figure 5−3 is intended to illustrate the timing parameters based on CLKOUT = 1xCLKIN configuration.\nFigure 5−4. External Multiply-by-N Clock Timings\n5.6.5 Real-Time Clock Oscillator With External Crystal\nThe real-time clock module includes an oscillator circuit. The oscillator requires an external 32.768-kHz crystal\nconnected across the RTCINX1 and RTCINX2 pins. The connection of the required circuit, consisting of the\ncrystal and two load capacitors, is shown in Figure 5−5. The load capacitors, C 1 and C2, should be chosen\nsuch that the equation below is satisfied. C L in the equation is the load specified for the crystal.\nCL/C0043C1C2\n(C1/C0041C2)\nRTCINX1 RTCINX2\nC1 C232.768 kHzCrystal\nFigure 5−5. Real-Time Clock Oscillator With External Crystal\nNOTE:  The RTC can be idled by not supplying its 32-kHz oscillator signal. In order to keep\nRTC power dissipation to a minimum when the RTC module is not used, it is recommendedthat the RTC module be powered up, the RTC input pin (RTCINX1) be pulled low, and the RTC\noutput pin (RTCINX2) be left floating.\nTable 5−6. Recommended RTC Crystal Parameters\nPARAMETER MINNOM MAXUNIT\nfo Frequency of oscillation † 32.768 kHz\nESR Series resistance † 30 60kΩ\nCL Load capacitance 12.5 pF\nDL Crystal drive level 1 µW\n†ESR must be 200 k Ω or greater at frequencies other than 32.768kHz.  Otherwise, oscillations at overtone frequencies may occur.\nElectrical Specifications\n93 November 2002 − Revised January 2008 SPRS205K5.7 Memory Interface Timings\n5.7.1 Asynchronous Memory Timings\nTable 5−7 and Table 5−8 assume testing over recommended operating conditions (see Figure 5−6 and\nFigure 5−7).\nTable 5−7. Asynchronous Memory Cycle Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nM1tsu(DV-COH) Setup time, read data valid before CLKOUT high † 6 5 ns\nM2th(COH-DV) Hold time, read data valid after CLKOUT high 0 0 ns\nM3tsu(ARDY-COH) Setup time, ARDY valid before CLKOUT high † 10 7 ns\nM4th(COH-ARDY) Hold time, ARDY valid after CLKOUT high 0 0 ns\n†To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setu p or hold\ntime, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.\nTable 5−8. Asynchronous Memory Cycle Switching Characteristics\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINMAX MINMAXUNIT\nM5td(COH-CEV) Delay time, CLKOUT high to CEx  valid −2 4−2 4ns\nM6td(COH-CEIV) Delay time, CLKOUT high to CEx  invalid −2 4−2 4ns\nM7td(COH-BEV) Delay time, CLKOUT high to BEx  valid 4 4ns\nM8td(COH-BEIV) Delay time, CLKOUT high to BEx  invalid −2 −2 ns\nM9td(COH-AV) Delay time, CLKOUT high to address valid 4 4ns\nM10td(COH-AIV) Delay time, CLKOUT high to address invalid −2 −2 ns\nM11td(COH-AOEV) Delay time, CLKOUT high to AOE  valid −2 4−2 4ns\nM12td(COH-AOEIV) Delay time, CLKOUT high to AOE  invalid −2 4−2 4ns\nM13td(COH-AREV) Delay time, CLKOUT high to ARE  valid −2 4−2 4ns\nM14td(COH-AREIV) Delay time, CLKOUT high to ARE  invalid −2 4−2 4ns\nM15td(COH-DV) Delay time, CLKOUT high to data valid 4 4ns\nM16td(COH-DIV) Delay time, CLKOUT high to data invalid −2 −2 ns\nM17td(COH-AWEV) Delay time, CLKOUT high to AWE  valid −2 4−2 4ns\nM18td(COH-AWEIV) Delay time, CLKOUT high to AWE  invalid −2 4−2 4ns\nElectrical Specifications\n94 November 2002 − Revised January 2008 SPRS205KSetup = 2 Strobe = 5 Not Ready = 2Hold\n= 1Extended\nHold = 2\nCLKOUT†\nCEx‡\nBEx\nA[20:0]§\nD[15:0]\nAOE\nARE\nAWE\nARDYM5\nM7M6\nM8\nM9 M10\nM1M2\nM12\nM14M11\nM13\nM3M4\nM3M4\n†CLKOUT is equal to CPU clock\n‡CEx becomes active depending on the memory address space being accessed\n§A[13:0] for LQFP\nFigure 5−6. Asynchronous Memory Read Timings\nElectrical Specifications\n95 November 2002 − Revised January 2008 SPRS205KSetup = 2 Strobe = 5 Not Ready = 2 Hold = 1Extended\nHold = 2\nM17CLKOUT†\nCEx‡\nBEx\nA[20:0]§\nD[15:0]\nAOE\nARE\nAWE\nARDYM3M4M7M6\nM8\nM9 M10\nM18\nM3M4M15 M16M5\n†CLKOUT is equal to CPU clock\n‡CEx becomes active depending on the memory address space being accessed\n§A[13:0] for LQFP\nFigure 5−7. Asynchronous Memory Write Timings\nElectrical Specifications\n96 November 2002 − Revised January 2008 SPRS205K5.7.2 Synchronous DRAM (SDRAM) Timings\nTable 5−9 and Table 5−10 assume testing over recommended operating conditions (see Figure 5−8 through\nFigure 5−14).\nTable 5−9. Synchronous DRAM Cycle Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nM19tsu(DV-CLKMEMH) Setup time, read data valid before CLKMEM high 3 3 ns\nM20th(CLKMEMH-DV) Hold time, read data valid after CLKMEM high 2 2 ns\nM21tc(CLKMEM) Cycle time, CLKMEM 9.26† 7.52‡ ns\n†Maximum SDRAM operating frequency = 108 MHz. Actual attainable maximum operating frequency will depend on the quality of the PC  board\ndesign and the memory chip timing requirement.\n‡Maximum SDRAM operating frequency = 133 MHz. Actual attainable maximum operating frequency will depend on the quality of the PC  board\ndesign and the memory chip timing requirement.\nTable 5−10. Synchronous DRAM Cycle Switching Characteristics\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINMAX MINMAXUNIT\nM22td(CLKMEMH-CEL) Delay time, CLKMEM high to CEx  low 1.2 71.2 5ns\nM23td(CLKMEMH-CEH) Delay time, CLKMEM high to CEx  high 1.2 71.2 5ns\nM24td(CLKMEMH-BEV) Delay time, CLKMEM high to BEx  valid 1.2 71.2 5ns\nM25td(CLKMEMH-BEIV) Delay time, CLKMEM high to BEx  invalid 1.2 71.2 5ns\nM26td(CLKMEMH-AV) Delay time, CLKMEM high to address valid 1.2 71.2 5ns\nM27td(CLKMEMH-AIV) Delay time, CLKMEM high to address invalid 1.2 71.2 5ns\nM28td(CLKMEMH-SDCASL) Delay time, CLKMEM high to SDCAS  low 1.2 71.2 5ns\nM29td(CLKMEMH-SDCASH) Delay time, CLKMEM high to SDCAS  high 1.2 71.2 5ns\nM30td(CLKMEMH-DV) Delay time, CLKMEM high to data valid 1.2 71.2 5ns\nM31td(CLKMEMH-DIV) Delay time, CLKMEM high to data invalid 1.2 71.2 5ns\nM32td(CLKMEMH-SDWEL) Delay time, CLKMEM high to SDWE  low 1.2 71.2 5ns\nM33td(CLKMEMH-SDWEH) Delay time, CLKMEM high to SDWE  high 1.2 71.2 5ns\nM34td(CLKMEMH-SDA10V) Delay time, CLKMEM high to SDA10 valid 1.2 71.2 5ns\nM35td(CLKMEMH-SDA10IV) Delay time, CLKMEM high to SDA10 invalid 1.2 71.2 5ns\nM36td(CLKMEMH-SDRASL) Delay time, CLKMEM high to SDRAS  low 1.2 71.2 5ns\nM37td(CLKMEMH-SDRASH) Delay time, CLKMEM high to SDRAS  high 1.2 71.2 5ns\nM38td(CLKMEMH–CKEL) Delay time, CLKMEM high to CKE low 1.2 71.2 5ns\nM39td(CLKMEMH–CKEH) Delay time, CLKMEM high to CKE high 1.2 71.2 5ns\nElectrical Specifications\n97 November 2002 − Revised January 2008 SPRS205KM22\nM24\nM26M27M23\nM34\nM28M35\nM29M19\nM20\nD1 D2 D3CLKMEM\nCEx†\nBEx‡\nEMIF.A[13:0]\nD[15:0]\nSDA10\nSDRAS\nSDCAS\nSDWEREAD READ READ\nCA1 CA2 CA3M21\n†The chip enable that becomes active depends on the address being accessed.\n‡All BE[1:0]  signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals r emain\nactive until the next access that is not an SDRAM read occurs.\nFigure 5−8. Three SDRAM Read Commands\nElectrical Specifications\n98 November 2002 − Revised January 2008 SPRS205KWRITE WRITE WRITE\nM22\nM24\nM26\nM30\nM34\nM28\nM32M25\nM27\nM31M23\nM35\nM29\nM33BE1 BE2 BE3\nCA1 CA2 CA3\nD1 D2 D3CLKMEM\nCEx†\nBEx‡\nEMIF.A[13:0]\nD[15:0]\nSDA10\nSDRAS\nSDCAS\nSDWE\n†The chip enable that becomes active depends on the address being accessed.\n‡All BE[1:0]  signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals r emain\nactive until the next access that is not an SDRAM read occurs.\nFigure 5−9. Three SDRAM WRT Commands\nElectrical Specifications\n99 November 2002 − Revised January 2008 SPRS205KM23\nM37M22\nM26\nM34\nM36CLKMEM\nCEx†\nBEx‡\nEMIF.A[13:0]\nD[15:0]\nSDA10\nSDRAS\nSDCAS\nSDWEACTV\nBank Activate/Row Address\n†The chip enable that becomes active depends on the address being accessed.\n‡All BE[1:0]  signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals r emain\nactive until the next access that is not an SDRAM read occurs.\nFigure 5−10. SDRAM ACTV Command\nElectrical Specifications\n100 November 2002 − Revised January 2008 SPRS205KM23\nM37M22\nM36CLKMEM\nCEx†\nBEx‡\nEMIF.A[13:0]\nD[15:0]\nSDA10\nSDRAS\nSDCAS\nSDWEM34 M35\nM32 M33DCAB\n†The chip enable that becomes active depends on the address being accessed.\n‡All BE[1:0]  signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals r emain\nactive until the next access that is not an SDRAM read occurs.\nFigure 5−11. SDRAM DCAB Command\nElectrical Specifications\n101 November 2002 − Revised January 2008 SPRS205KM23\nM37M22\nM36CLKMEM\nCEx†\nBEx‡\nEMIF.A[13:0]\nD[15:0]\nSDA10\nSDRAS\nSDCAS\nSDWEM28 M29REFR\n†The chip enable that becomes active depends on the address being accessed.\n‡All BE[1:0]  signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals\nremain active until the next access that is not an SDRAM read occurs.\nFigure 5−12. SDRAM REFR Command\nElectrical Specifications\n102 November 2002 − Revised January 2008 SPRS205KM23\nM37M22\nM36CLKMEM\nCEx†\nBEx‡\nEMIF.A[13:0]\nD[15:0]\nSDA10\nSDRAS\nSDCAS\nSDWEM32M33MRS\nMRS Value 0x30 §M26\nM27\nM28M29\n†The chip enable that becomes active depends on the address being accessed.\n‡All BE[1:0]  signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals r emain\nactive until the next access that is not an SDRAM read occurs.\n§Write burst length = 1\nRead latency = 3Burst type = 0 (serial)Burst length = 1\nFigure 5−13. SDRAM MRS Command\nElectrical Specifications\n103 November 2002 − Revised January 2008 SPRS205KEnter Self-Refresh\nM38M39\nM22M23\nM36\nM28CLKMEM\nCKE\n(XF or GPIO4)\nCEx\nSDRAS\nSDCAS\nSDWE\nSDA10Exit Self-Refresh\nFigure 5−14. SDRAM Self-Refresh Command\nElectrical Specifications\n104 November 2002 − Revised January 2008 SPRS205K5.8 Reset Timings\n5.8.1 Power-Up Reset (On-Chip Oscillator Active)\nTable 5−11 assumes testing over recommended operating conditions (see Figure 5−15).\nTable 5−11. Power-Up Reset (On-Chip Oscillator Active) Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nR1th(SUPSTBL-RSTL) Hold time, RESET  low after oscillator stable † 3P‡ 3P‡ ns\n†Oscillator stable time depends on the crystal characteristic (i.e., frequency, ESR, etc.) which varies from one crystal manufac turer to another.\nBased on the crystal characteristics, the oscillator stable time can be in the range of a few to 10s of ms. A reset circuit with 100 ms or more delay\ntime will ensure the oscillator stabilized before the RESET  goes high.\n‡P = 1/(input clock frequency) in ns. For example, when input clock is 12 MHz, P = 83.33 ns.\nR1CLKOUT\nCVDD\nDVDD\nRESET\nFigure 5−15. Power-Up Reset (On-Chip Oscillator Active) Timings\nElectrical Specifications\n105 November 2002 − Revised January 2008 SPRS205K5.8.2 Power-Up Reset (On-Chip Oscillator Inactive)\nTable 5−12 and Table 5−13 assume testing over recommended operating conditions (see Figure 5−16).\nTable 5−12. Power-Up Reset (On-Chip Oscillator Inactive) Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nR2th(CLKOUTV-RSTL) Hold time, CLKOUT valid to RESET  low 3P‡ 3P‡ ns\n‡P = 1/(input clock frequency) in ns. For example, when input clock is 12 MHz, P = 83.33 ns.\nTable 5−13. Power-Up Reset (On-Chip Oscillator Inactive) Switching Characteristics\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINMAX MINMAXUNIT\nR3td(CLKINV-CLKOUTV) Delay time, CLKIN valid to CLKOUT valid 30 30ns\nCVDD\nDVDDR3\nR2CLKOUTX2/CLKIN\nRESET\nFigure 5−16. Power-Up Reset (On-Chip Oscillator Inactive) Timings\nElectrical Specifications\n106 November 2002 − Revised January 2008 SPRS205K5.8.3 Warm Reset\nTable 5−14 and Table 5−15 assume testing over recommended operating conditions (see Figure 5−17).\nTable 5−14. Reset Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nR4tw(RSL) Pulse width, reset low 3P† 3P† ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.\nTable 5−15. Reset Switching Characteristics †\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMIN MAX MIN MAXUNIT\nR5td(RSTH-BKV) Delay time, reset high to BK group valid ‡ 38P + 15 38P + 15 ns\nR6td(RSTH-HIGHV) Delay time, reset high to High group valid § 38P + 15 38P + 15 ns\nR7td(RSTL-ZIV) Delay time, reset low to Z group invalid ¶ 1P + 15 1P + 15 ns\nR8td(RSTH-ZV) Delay time, reset high to Z group valid ¶ 38P + 15 38P + 15 ns\n†P = 1/CPU clock frequency in ns. For example, when CPU is running at 200 MHz, P = 5 ns.\n‡BK group: Pins with bus keepers, holds previous state during reset. Following low-to-high transition of RESET , these pins go to their post-reset\nlogic state.BK group pins: A’[0], A[15:0], D[15:0], C[14:2], C0, GPIO5, S13, and S23\n§High group:  Following low-to-high transition of RESET\n, these pins go to logic-high state.\nHigh group pins: C1[HPI.HINT ], XF\n¶Z group:  Bidirectional pins which become input or output pins. Following low-to-high transition of RESET , these pins go to high-impedance state.\nZ group pins: C1[EMIF.AOE], GPIO[7:6, 4:0], TIN/TOUT0, SDA, SCL, CLKR0, FSRX0, CLKX0, DX0, FSX0, S[25:24, 22:20, 15:14, 12:10],\nA[20:16]\nRESET\nBK Group †\nHigh Group ‡\nZ Group§R5\nR7R6\nR8\n†BK group pins: A’[0], A[15:0], D[15:0], C[14:2], C0, GPIO5, S13, and S23\n‡High group pins: C1[HPI.HINT ], XF\n§Z group pins: C1[EMIF.AOE], GPIO[7:6, 4:0], TIN/TOUT0, SDA, SCL, CLKR0, FSRX0, CLKX0, DX0, FSX0, S[25:24, 22:20, 15:14, 12:10] ,\nA[20:16]\nFigure 5−17. Reset Timings\nElectrical Specifications\n107 November 2002 − Revised January 2008 SPRS205K5.9 External Interrupt Timings\nTable 5−16 assumes testing over recommended operating conditions (see Figure 5−18).\nTable 5−16. External Interrupt Timing Requirements †\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nI1tw(INTH)A Pulse width, interrupt high, CPU active 2P 2P ns\nI2tw(INTL)A Pulse width, interrupt low, CPU active 3P 3P ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.\nI1\nI2INTn\nFigure 5−18. External Interrupt Timings\n5.10 Wake-Up From IDLE\nTable 5−17 assumes testing over recommended operating conditions (see Figure 5−19).\nTable 5−17. Wake-Up From IDLE Switching Characteristics †\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINTYPMAX MINTYPMAXUNIT\nID1td(WKPEVTL-CLKGEN)Delay time, wake-up event low to clock\ngeneration enable\n(CPU and clock domain idle)1.25‡ 1.25‡ ms\nID2th(CLKGEN-WKPEVTL)Hold time, clock generation enable to\nwake-up event low\n(CPU and clock domain in idle)3P§ 3P§ ns\nID3tw(WKPEVTL)Pulse width, wake-up event low\n(for CPU idle only)3P 3P ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.\n‡Estimated data based on 12-MHz crystal used with on-chip oscillator at 25 °C. This number will vary based on the actual crystal characteristics\noperating condition and the PC board layout and the parasitics.\n§Following the clock generation domain idle, the INTx  becomes level-sensitive and stays that way until the low-to-high transition of INTx  following\nthe CPU wake-up. Holding the INTx  low longer than minimum requirement will send more than one interrupt to the CPU. The number of interrupts\nsent to the CPU depends on the INTx -low time following the CPU wake-up from IDLE.\nID1\nID2\nID3X1\nRESET,\nINTx\nFigure 5−19. Wake-Up From IDLE Timings\nElectrical Specifications\n108 November 2002 − Revised January 2008 SPRS205K5.11 XF Timings\nTable 5−18 assumes testing over recommended operating conditions (see Figure 5−20).\nTable 5−18. XF Switching Characteristics\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINMAX MINMAXUNIT\nX1td(XF)Delay time, CLKOUT high to XF high −1 3−1 3\nns X1td(XF)Delay time, CLKOUT high to XF low −1 3−1 3ns\nX1CLKOUT†\nXF\n†CLKOUT reflects the CPU clock.\nFigure 5−20. XF Timings\nElectrical Specifications\n109 November 2002 − Revised January 2008 SPRS205K5.12 General-Purpose Input/Output (GPIO x) Timings\nTable 5−19 and Table 5−20 assume testing over recommended operating conditions (see Figure 5−21).\nTable 5−19. GPIO Pins Configured as Inputs Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nSetup time, IOx input valid before CLKOUTGPIO 4 4\nG1tsu(GPIO-COH)Setup time, IOx input valid before CLKOUT\nhighAGPIO† 8 8 ns G1tsu(GPIO-COH)high\nEHPIGPIO ‡ 8 8ns\nHold time, IOx input valid after CLKOUTGPIO 0 0\nG2th(COH-GPIO)Hold time, IOx input valid after CLKOUT\nhighAGPIO† 0 0 ns h(COH-GPIO)high\nEHPIGPIO ‡ 0 0\n†AGPIO pins: A[15:0]\n‡EHPIGPIO pins: C13, C10, C7, C5, C4, and C0\nTable 5−20. GPIO Pins Configured as Outputs Switching Characteristics\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINMAX MINMAXUNIT\nDelay time, CLKOUT high to IOx outputGPIO 0606\nG3td(COH-GPIO)Delay time, CLKOUT high to IOx outpu t\nchangeAGPIO† 011 011ns d(COH-GPIO)change\nEHPIGPIO ‡ 013 013\n†AGPIO pins: A[15:0]\n‡EHPIGPIO pins: C13, C10, C7, C5, C4, and C0\nG3G1\nG2CLKOUT†\nIOx\nInput Mode\nIOx\nOutput Mode\n†CLKOUT reflects the CPU clock.\nFigure 5−21. General-Purpose Input/Output (IOx) Signal Timings\nElectrical Specifications\n110 November 2002 − Revised January 2008 SPRS205K5.13 TIN/TOUT Timings (Timer0 Only)\nTable 5−21 and Table 5−22 assume testing over recommended operating conditions (see Figure 5−22 and\nFigure 5−23).\nTable 5−21. TIN/TOUT Pins Configured as Inputs Timing Requirements †‡\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nT4tw(TIN/TOUTL) Pulse width, TIN/TOUT low 2P + 1 2P + 1 ns\nT5tw(TIN/TOUTH) Pulse width, TIN/TOUT high 2P + 1 2P + 1 ns\n†P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P =  5 ns.\n‡Only the Timer0 signal is externally available. The Timer1 signal is internally terminated and is not available for external us e.\nTable 5−22. TIN/TOUT Pins Configured as Outputs Switching Characteristics †‡§\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINMAX MINMAXUNIT\nT1td(COH-TIN/TOUTH) Delay time, CLKOUT high to TIN/TOUT high −1 3−1 3ns\nT2td(COH-TIN/TOUTL) Delay time, CLKOUT high to TIN/TOUT low −1 3−1 3ns\nT3tw(TIN/TOUT) Pulse duration, TIN/TOUT (output) P − 1 P − 1 ns\n†P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P =  5 ns.\n‡Only the Timer0 signal is externally available. The Timer1 signal is internally terminated and is not available for external us e.\n§For proper operation of the TIN/TOUT pin configured as an output, the timer period must be configured for at least 4 cycles.\nTIN/TOUT\nas InputT5 T4\nFigure 5−22. TIN/TOUT Timings When Configured as Inputs\nTIN/TOUT\nas OutputCLKOUT\nT2 T1\nT3\nFigure 5−23. TIN/TOUT Timings When Configured as Outputs\nElectrical Specifications\n111 November 2002 − Revised January 2008 SPRS205K5.14 Multichannel Buffered Serial Port (McBSP) Timings\n5.14.1 McBSP0 Timings\nTable 5−23 and Table 5−24 assume testing over recommended operating conditions (see Figure 5−24 and\nFigure 5−25).\nTable 5−23. McBSP0 Timing Requirements †\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nMC1tc(CKRX) Cycle time, CLKR/X CLKR/X ext 2P‡ 2P‡ ns\nMC2tw(CKRX) Pulse duration, CLKR/X high or CLKR/X low CLKR/X ext P–1‡ P–1‡ ns\nMC3tr(CKRX) Rise time, CLKR/X CLKR/X ext 6 6ns\nMC4tf(CKRX) Fall time, CLKR/X CLKR/X ext 6 6ns\nMC5tsu(FRH-CKRL) Setup time, external FSR high before CLKR lowCLKR int 10 7\nns MC5tsu(FRH-CKRL )Setup time, external FSR high before CLKR lowCLKR ext 2 2ns\nMC6th(CKRL-FRH) Hold time, external FSR high after CLKR lowCLKR int −3 −3\nns MC6th(CKRL-FRH )Hold time, external FSR high after CLKR lowCLKR ext 1 1ns\nMC7tsu(DRV-CKRL) Setup time, DR valid before CLKR lowCLKR int 10 7\nns MC7tsu(DRV-CKRL )Setup time, DR valid before CLKR lowCLKR ext 2 2ns\nMC8th(CKRL-DRV) Hold time, DR valid after CLKR lowCLKR int −2 −2\nns MC8th(CKRL-DRV )Hold time, DR valid after CLKR lowCLKR ext 3 3ns\nMC9tsu(FXH-CKXL) Setup time, external FSX high before CLKX lowCLKX int 13 8\nns MC9tsu(FXH-CKXL )Setup time, external FSX high before CLKX lowCLKX ext 3 2ns\nMC10th(CKXL-FXH) Hold time, external FSX high after CLKX lowCLKX int −3 −3\nns MC10th(CKXL-FXH )Hold time, external FSX high after CLKX lowCLKX ext 1 1ns\n†Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of  that signal are\nalso inverted.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\nElectrical Specifications\n112 November 2002 − Revised January 2008 SPRS205KTable 5−24. McBSP0 Switching Characteristics †‡  \nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINMAX MINMAXUNIT\nMC1tc(CKRX) Cycle time, CLKR/X CLKR/X int 2P 2P ns\nMC3tr(CKRX) Rise time, CLKR/X CLKR/X int 1 1ns\nMC4tf(CKRX) Fall time, CLKR/X CLKR/X int 1 1ns\nMC11tw(CKRXH) Pulse duration, CLKR/X high CLKR/X int D−2§D+2§D−1§D+1§ns\nMC12tw(CKRXL) Pulse duration, CLKR/X low CLKR/X int C−2§C+2§C−1§C+1§ns\nMC13td(CKRH-FRV) Delay time, CLKR high to internal FSR validCLKR int −2 1−2 1\nns MC13td(CKRH-FRV) Delay time, CLKR high to internal FSR validCLKR ext 413 4 8ns\nMC14td(CKXH-FXV) Delay time, CLKX high to internal FSX validCLKX int −2 2−2 2\nns MC14td(CKXH-FXV) Delay time, CLKX high to internal FSX validCLKX ext 415 4 9ns\nMC15tdis(CKXH-DXHZ)Disable time, DX high-impedance from CLKX high CLKX int 0 5−5 1\nns MC15tdis(CKXH-DXHZ )Disable time, DX high-impedance from CLKX high\nfollowing last data bit CLKX ext 10 18 311ns\nDelay time, CLKX high to DX valid. \nThis applies to all bits except the first bitCLKX int 5 4\nThis applies to all bits except the first bit\ntransmitted. CLKX ext 15 9\nMC16td(CKXH-DXV)Delay time, CLKX high to DX\nvalid¶DXENA = 0CLKX int 4 2\nns MC16td(CKXH-DXV)valid¶\nOnly applies to first bitDXENA = 0\nCLKX ext 13 7ns\nOnly applies to first b it\ntransmitted when in Data Dela y\n1 or 2 (XDATDLY = 01b or 10b)DXENA = 1CLKX int 2P + 1 2P + 1transmitted when in Data Delay\n1 or 2 (XDATDLY = 01b or 10b )\nmodesDXENA = 1\nCLKX ext 2P + 4 2P + 3\nEnable time, DX driven from\nCLKX high ¶DXENA = 0CLKX int −1 −3\nMC17ten(CKXH-DX)CLKX high ¶\nOnly applies to first bitDXENA = 0\nCLKX ext 6 3\nns MC17ten(CKXH-DX) Only applies to first b it\ntransmitted when in Data Dela y\n1 or 2 (XDATDLY= 01b or 10b)DXENA = 1CLKX int P − 1 P − 3ns\ntransmitted when in Data Delay\n1 or 2 (XDATDLY= 01b or 10b )\nmodesDXENA = 1\nCLKX ext P + 6 P + 3\nDelay time, FSX high to DX\nvalid¶DXENA = 0FSX int 2 2\nMC18td(FXH-DXV)valid¶DXENA = 0\nFSX ext 13 8\nns MC18td(FXH-DXV)Only applies to first b it\ntransmitted when in Data Delay DXENA = 1FSX int 2P + 1 2P + 1ns\ntransmitted when in Data Delay\n0 (XDATDLY= 00b) mode.DXENA = 1\nFSX ext 2P + 10 2P + 10\nEnable time, DX driven from\nFSX high¶DXENA = 0FSX int 0 0\nMC19ten(FXH-DX)FSX high¶DXENA = 0\nFSX ext 8 3\nns MC19ten(FXH-DX)Only applies to first b it\ntransmitted when in Data Delay DXENA = 1FSX int P − 3 P − 3ns\ntransmitted when in Data Delay\n0 (XDATDLY= 00b) modeDXENA = 1\nFSX ext P + 8 P + 4\n†Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of  that signal are\nalso inverted.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\n§T=CLKRX period = (1 + CLKGDV) * P\nC=CLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * P when CLKGDV is evenD=CLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * P when CLKGDV is even\n¶See the TMS320C55x DSP Peripherals Overview Reference Guide  (literature number SPRU317) for a description of the DX enable (DXENA)\nand data delay features of the McBSP.\nElectrical Specifications\n113 November 2002 − Revised January 2008 SPRS205K5.14.2 McBSP1 and McBSP2 Timings\nTable 5−25 and Table 5−26 assume testing over recommended operating conditions (see Figure 5−24 and\nFigure 5−25).\nTable 5−25. McBSP1 and McBSP2 Timing Requirements †\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nMC1tc(CKRX) Cycle time, CLKR/X CLKR/X ext 2P‡ 2P‡ ns\nMC2tw(CKRX) Pulse duration, CLKR/X high or CLKR/X low CLKR/X ext P–1‡ P–1‡ ns\nMC3tr(CKRX) Rise time, CLKR/X CLKR/X ext 6 6ns\nMC4tf(CKRX) Fall time, CLKR/X CLKR/X ext 6 6ns\nMC5tsu(FRH-CKRL) Setup time, external FSR high before CLKR lowCLKR int 11 7\nns MC5tsu(FRH-CKRL )Setup time, external FSR high before CLKR lowCLKR ext 3 3ns\nMC6th(CKRL-FRH) Hold time, external FSR high after CLKR lowCLKR int −3 −3\nns MC6th(CKRL-FRH )Hold time, external FSR high after CLKR lowCLKR ext 1 1ns\nMC7tsu(DRV-CKRL) Setup time, DR valid before CLKR lowCLKR int 11 7\nns MC7tsu(DRV-CKRL )Setup time, DR valid before CLKR lowCLKR ext 3 3ns\nMC8th(CKRL-DRV) Hold time, DR valid after CLKR lowCLKR int −2 −2\nns MC8th(CKRL-DRV )Hold time, DR valid after CLKR lowCLKR ext 3 3ns\nMC9tsu(FXH-CKXL) Setup time, external FSX high before CLKX lowCLKX int 14 9\nns MC9tsu(FXH-CKXL )Setup time, external FSX high before CLKX lowCLKX ext 4 3ns\nMC10th(CKXL-FXH) Hold time, external FSX high after CLKX lowCLKX int −3 −3\nns MC10th(CKXL-FXH )Hold time, external FSX high after CLKX lowCLKX ext 1 1ns\n†Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of  that signal are\nalso inverted.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\nElectrical Specifications\n114 November 2002 − Revised January 2008 SPRS205KTable 5−26. McBSP1 and McBSP2 Switching Characteristics †‡  \nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINMAX MINMAXUNIT\nMC1tc(CKRX) Cycle time, CLKR/X CLKR/X int 2P 2P ns\nMC3tr(CKRX) Rise time, CLKR/X CLKR/X int 2 2ns\nMC4tf(CKRX) Fall time, CLKR/X CLKR/X int 2 2ns\nMC11tw(CKRXH) Pulse duration, CLKR/X high CLKR/X int D − 2§D + 2§D − 2§D + 2§ns\nMC12tw(CKRXL) Pulse duration, CLKR/X low CLKR/X int C − 2§C + 2§C − 2§C + 2§ns\nMC13td(CKRH-FRV) Delay time, CLKR high to internal FSR validCLKR int −3 2−3 2\nns MC13td(CKRH-FRV) Delay time, CLKR high to internal FSR validCLKR ext 314 3 9ns\nMC14td(CKXH-FXV) Delay time, CLKX high to internal FSX validCLKX int −3 2−3 2\nns MC14td(CKXH-FXV) Delay time, CLKX high to internal FSX validCLKX ext 415 4 9ns\nMC15tdis(CKXH-DXHZ)Disable time, DX high-impedance from CLKX high CLKX int −3 3−5 1\nns MC15tdis(CKXH-DXHZ )Disable time, DX high-impedance from CLKX high\nfollowing last data bit CLKX ext 10 19 312ns\nDelay time, CLKX high to DX valid. \nThis applies to all bits except the first bitCLKX int 5 3\nThis applies to all bits except the first bit\ntransmitted. CLKX ext 15 9\nMC16td(CKXH-DXV)Delay time, CLKX high to DX\nvalid¶DXENA = 0CLKX int 4 2\nns MC16td(CKXH-DXV)valid¶\nOnly applies to first bitDXENA = 0\nCLKX ext 15 9ns\nOnly applies to first b it\ntransmitted when in Data Dela y\n1 or 2 (XDATDLY=DXENA = 1CLKX int 2P + 1 2P + 1transmitted when in Data Delay\n1 or 2 (XDATDLY=\n01b or 10b) modesDXENA = 1\nCLKX ext 2P + 5 2P + 3\nEnable time, DX driven from\nCLKX high ¶DXENA = 0CLKX int −2 −4\nMC17ten(CKXH-DX)CLKX high ¶\nOnly applies to first bitDXENA = 0\nCLKX ext 9 4\nns MC17ten(CKXH-DX) Only applies to first b it\ntransmitted when in Data Dela y\n1 or 2 (XDATDLY=DXENA = 1CLKX int P − 2 P − 4ns\ntransmitted when in Data Delay\n1 or 2 (XDATDLY=\n01b or 10b) modesDXENA = 1\nCLKX ext P + 9 P + 4\nDelay time, FSX high to DX\nvalid¶DXENA = 0FSX int 3 2\nMC18td(FXH-DXV)valid¶DXENA = 0\nFSX ext 13 8\nns MC18td(FXH-DXV)Only applies to first b it\ntransmitted when in Data Delay DXENA = 1FSX int 2P + 1 2P + 1ns\ntransmitted when in Data Delay\n0 (XDATDLY=00b) mode.DXENA = 1\nFSX ext 2P + 12 2P + 7\nEnable time, DX driven from\nFSX high¶DXENA = 0FSX int 1 0\nMC19ten(FXH-DX)FSX high¶DXENA = 0\nFSX ext 8 4\nns MC19ten(FXH-DX)Only applies to first b it\ntransmitted when in Data Delay DXENA = 1FSX int P − 1 P − 3ns\ntransmitted when in Data Delay\n0 (XDATDLY=00b) modeDXENA = 1\nFSX ext P + 8 P + 5\n†Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of  that signal are\nalso inverted.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\n§T=CLKRX period = (1 + CLKGDV) * P\nC=CLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * P when CLKGDV is evenD=CLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * P when CLKGDV is even\n¶See the TMS320C55x DSP Peripherals Overview Reference Guide  (literature number SPRU317) for a description of the DX enable (DXENA)\nand data delay features of the McBSP.\nElectrical Specifications\n115 November 2002 − Revised January 2008 SPRS205KMC2, MC12MC2, MC11MC1\nMC3\nMC4 MC13MC13\nMC5MC6\nMC7MC8\nBit (n−1) (n−2) (n−3) (n−4)\nBit (n−1) (n−2) (n−3)\nBit (n−1) (n−2)MC7MC8\nMC7MC8CLKR\nFSR (Int)\nFSR (Ext)\nDR\n(RDATDLY=00b)\nDR\n(RDATDLY=01b)\nDR\n(RDATDLY=10b)\nFigure 5−24. McBSP Receive Timings\nMC2, MC12MC2, MC11MC1\nMC3MC4\n MC14 MC14\nMC9MC10\nMC19MC18MC16\nMC16\nMC16\nMC17MC15MC17Bit 0 Bit (n−1) (n−2) (n−3) (n−4)\nBit 0\nBit 0Bit (n−1) (n−2) (n−3)\nBit (n−1) (n−2)CLKX\nFSX (Int)\nFSX (Ext)\nDX\n(XDATDLY=00b)\nDX\n(XDATDLY=01b)\nDX\n(XDATDLY=10b)\nFigure 5−25. McBSP Transmit Timings\nElectrical Specifications\n116 November 2002 − Revised January 2008 SPRS205K5.14.3 McBSP as SPI Master or Slave Timings\nTable 5−27 to Table 5−34 assume testing over recommended operating conditions (see Figure 5−26 through\nFigure 5−29).\nTable 5−27. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0) †‡\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.MASTER SLAVE MASTER SLAVEUNIT\nMINMAX MINMAXMINMAX MINMAX\nMC23tsu(DRV-CKXL)Setup time, DR valid before\nCLKX low15 3 − 6P 10 3 − 6P ns\nMC24th(CKXL-DRV)Hold time, DR valid after\nCLKX low0 3 + 6P 0 3 + 6P ns\nMC25tsu(FXL-CKXH)Setup time, FSX low before\nCLKX high5 5 ns\nMC26tc(CKX) Cycle time, CLKX 2P 16P 2P 16P ns\n†For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\nTable 5−28. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0) †‡\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETERMASTER § SLAVE MASTER § SLAVEUNIT\nMINMAX MINMAX MINMAX MINMAX\nMC27td(CKXL-FXL)Delay time, CLKX low\nto FSX low ¶T − 5 T + 5 T − 4 T + 4 ns\nMC28td(FXL-CKXH)Delay time, FSX low to\nCLKX high #C − 5 C + 5 C − 4 C + 4 ns\nMC29td(CKXH-DXV)Delay time, CLKX high\nto DX valid−4 63P + 35P + 15 −3 33P + 3 5P + 8 ns\nMC30tdis(CKXL-DXHZ)Disable time, DX high-\nimpedance followinglast data bit from CLKXlow C − 4 C + 4 C − 3 C + 1 ns\nMC31tdis(FXH-DXHZ)Disable time, DX high-\nimpedance followinglast data bit from FSXhigh 3P+ 43P + 19 3P+ 33P + 11 ns\nMC32td(FXL-DXV)Delay time, FSX low to\nDX valid3P + 43P + 18 3P + 43P + 10 ns\n†For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\n§T = CLKX period = (1 + CLKGDV) * 2P\nC = CLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2P when CLKGDV is even\n¶FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX\nand FSR is inverted before being used internally.CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSPCLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP\n#FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of t he master clock\n(CLKX).\nElectrical Specifications\n117 November 2002 − Revised January 2008 SPRS205KLSB MC25\nMC27MC28MC26\nMC31\nMC30MC29\nMC23\nMC24MSB\nCLKX\nFSX\nDX\nDRBit (n−1) (n−2) (n−3) (n−4) Bit 0\nBit 0 Bit (n−1) (n−2) (n−3) (n−4)MC32\nFigure 5−26. McBSP Timings as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0\nElectrical Specifications\n118 November 2002 − Revised January 2008 SPRS205KTable 5−29. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0) †‡\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.MASTER SLAVE MASTER SLAVEUNIT\nMINMAX MINMAXMINMAX MINMAX\nMC33tsu(DRV-CKXH)Setup time, DR valid before\nCLKX high15 3 − 6P 10 3 − 6P ns\nMC34th(CKXH-DRV)Hold time, DR valid after CLKX\nhigh0 3 + 6P 0 3 + 6P ns\nMC25tsu(FXL-CKXH)Setup time, FSX low before\nCLKX high5 5 ns\nMC26tc(CKX) Cycle time, CLKX 2P 16P 2P 16P ns\n†For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\nTable 5−30. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0) †‡\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETERMASTER § SLAVE MASTER § SLAVEUNIT\nMINMAX MINMAX MINMAX MINMAX\nMC27td(CKXL-FXL)Delay time, CLKX low to\nFSX low¶C − 5 C + 5 C − 4 C + 4 ns\nMC28td(FXL-CKXH)Delay time, FSX low to\nCLKX high #T − 5 T + 5 T − 4 T + 4 ns\nMC35td(CKXL-DXV)Delay time, CLKX low to\nDX valid−4 63P + 35P + 15 −3 33P + 3 5P + 8 ns\nMC30tdis(CKXL-DXHZ)Disable time, DX high-\nimpedance followinglast data bit from CLKXlow −4 43P + 43P + 19 −3 13P + 33P + 12 ns\nMC32td(FXL-DXV)Delay time, FSX low to\nDX validD − 4 D + 43P + 43P + 18 D − 3 D + 33P + 43P + 10 ns\n†For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\n§T = CLKX period = (1 + CLKGDV) * P\nC = CLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * P when CLKGDV is even\nD = CLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * P when CLKGDV is even\n¶FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX\nand FSR is inverted before being used internally.CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSPCLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP\n#FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of t he master clock\n(CLKX).\nElectrical Specifications\n119 November 2002 − Revised January 2008 SPRS205KLSBMC25\nMC28MC26\nMC35\nMC33\nMC34MSB\nCLKX\nFSX\nDX\nDRBit (n−1) (n−2) (n−3) (n−4) Bit 0\nBit 0 Bit (n−1) (n−2) (n−3) (n−4)MC27\nMC30MC32\nFigure 5−27. McBSP Timings as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0\nElectrical Specifications\n120 November 2002 − Revised January 2008 SPRS205KTable 5−31. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1) †‡\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.MASTER SLAVE MASTER SLAVEUNIT\nMINMAX MINMAXMINMAX MINMAX\nMC33tsu(DRV-CKXH)Setup time, DR valid before CLKX\nhigh15 3 − 6P 10 3 − 6P ns\nMC34th(CKXH-DRV)Hold time, DR valid after CLKX\nhigh0 3 + 6P 0 3 + 6P ns\nMC36tsu(FXL-CKXL)Setup time, FSX low before CLKX\nlow5 5 ns\nMC26tc(CKX) Cycle time, CLKX 2P 16P 2P 16P ns\n†For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\nTable 5−32. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1) †‡\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETERMASTER § SLAVE MASTER § SLAVEUNIT\nMINMAX MINMAX MINMAX MINMAX\nMC37td(CKXH-FXL)Delay time, CLKX high\nto FSX low ¶T − 5 T + 5 T − 4 T + 4 ns\nMC38td(FXL-CKXL)Delay time, FSX low to\nCLKX low #D − 5 D + 5 D − 4 D + 4 ns\nMC35td(CKXL-DXV)Delay time, CLKX low to\nDX valid−4 63P + 35P + 15 −3 33P + 3 5P + 8 ns\nMC39tdis(CKXH-DXHZ)Disable time, DX high-\nimpedance followinglast data bit from CLKXhigh D − 4 D + 4 D − 3 D + 1 ns\nMC31tdis(FXH-DXHZ)Disable time, DX high-\nimpedance followinglast data bit from FSXhigh 3P + 4 3P +19 3P + 3 3P +11 ns\nMC32td(FXL-DXV)Delay time, FSX low to\nDX valid3P + 43P + 18 3P + 43P + 10 ns\n†For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\n§T = CLKX period = (1 + CLKGDV) * P\nC = CLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * P when CLKGDV is evenD = CLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * P when CLKGDV is even\n¶FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX\nand FSR is inverted before being used internally.\nCLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP\nCLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP\n#FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of t he master clock\n(CLKX).\nElectrical Specifications\n121 November 2002 − Revised January 2008 SPRS205KLSBMC36\nMC37MC38MC26\nMC31\nMC39MC35\nMC33\nMC34MSB\nCLKX\nFSX\nDX\nDRBit (n−1) (n−2) (n−3) (n−4) Bit 0\nBit 0 Bit (n−1) (n−2) (n−3) (n−4)MC32\nFigure 5−28. McBSP Timings as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1\nElectrical Specifications\n122 November 2002 − Revised January 2008 SPRS205KTable 5−33. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1) †‡\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.MASTER SLAVE MASTER SLAVEUNIT\nMINMAX MINMAXMINMAX MINMAX\nMC23tsu(DRV-CKXL)Setup time, DR valid before CLKX\nlow15 3 − 6P 10 3 − 6P ns\nMC24th(CKXL-DRV)Hold time, DR valid after CLKX\nlow0 3 + 6P 0 3 + 6P ns\nMC36tsu(FXL-CKXL)Setup time, FSX low before CLKX\nlow5 5 ns\nMC26tc(CKX) Cycle time, CLKX 2P 16P 2P 16P ns\n†For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\nTable 5−34. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1) †‡\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETERMASTER § SLAVE MASTER § SLAVEUNIT\nMINMAX MINMAX MINMAX MINMAX\nMC37td(CKXH-FXL)Delay time, CLKX high\nto FSX low ¶D − 5 D + 5 D − 4 D + 4 ns\nMC38td(FXL-CKXL)Delay time, FSX low to\nCLKX low #T − 5 T + 5 T − 4 T + 4 ns\nMC29td(CKXH-DXV)Delay time, CLKX high\nto DX valid−4 63P + 35P + 15 −3 33P + 3 5P + 8 ns\nMC39tdis(CKXH-DXHZ)Disable time, DX high-\nimpedance followinglast data bit from CLKXhigh −4 43P + 43P + 19 −3 13P + 33P + 12 ns\nMC32td(FXL-DXV)Delay time, FSX low to\nDX validC − 4 C + 43P + 43P + 18 C − 3 C + 33P + 43P + 10 ns\n†For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n‡P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns. In addition to CPU frequency, the maximum operating\nfrequency of the serial port also depends on meeting the rest of the switching characteristics and timing requirements paramete rs specified.\n§T = CLKX period = (1 + CLKGDV) * P\nC = CLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * P when CLKGDV is even\nD = CLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * P when CLKGDV is even\n¶FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX\nand FSR is inverted before being used internally.CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSPCLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP\n#FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of t he master clock\n(CLKX).\nElectrical Specifications\n123 November 2002 − Revised January 2008 SPRS205KLSB MC26\nMC29\nMC23\nMC24MSB\nCLKX\nFSX\nDX\nDRBit (n−1) (n−2) (n−3) (n−4) Bit 0\nBit 0 Bit (n−1) (n−2) (n−3) (n−4)MC37\nMC39MC36\nMC38\nMC32\nFigure 5−29. McBSP Timings as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1\nElectrical Specifications\n124 November 2002 − Revised January 2008 SPRS205K5.14.4 McBSP General-Purpose I/O Timings\nTable 5−35 and Table 5−36 assume testing over recommended operating conditions (see Figure 5−30).\nTable 5−35. McBSP General-Purpose I/O Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nMC20tsu(MGPIO-COH) Setup time, MGPIOx input mode before CLKOUT high † 7 7 ns\nMC21th(COH-MGPIO) Hold time, MGPIOx input mode after CLKOUT high † 0 0 ns\n†MGPIOx refers to CLKRx, FSRx, DRx, CLKXx, or FSXx when configured as a general-purpose input.\nTable 5−36. McBSP General-Purpose I/O Switching Characteristics\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINMAX MINMAXUNIT\nMC22td(COH-MGPIO) Delay time, CLKOUT high to MGPIOx output mode ‡ 0707ns\n‡MGPIOx refers to CLKRx, FSRx, CLKXx, FSXx, or DXx when configured as a general-purpose output.\nCLKOUT†\nMGPIO‡\nInput Mode\nMGPIO§\nOutput ModeMC20\nMC21MC22\n†CLKOUT reflects the CPU clock.\n‡MGPIOx refers to CLKRx, FSRx, DRx, CLKXx, or FSXx when configured as a general-purpose input.\n§MGPIOx refers to CLKRx, FSRx, CLKXx, FSXx, or DXx when configured as a general-purpose output.\nFigure 5−30. McBSP General-Purpose I/O Timings\nElectrical Specifications\n125 November 2002 − Revised January 2008 SPRS205K5.15 Enhanced Host-Port Interface (EHPI) Timings\nTable 5−37 and Table 5−38 assume testing over recommended operating conditions (see Figure 5−31\nthrough Figure 5−36).\nTable 5−37. EHPI Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAX MINMAXUNIT\nE11tsu(HASL-HDSL) Setup time, HAS  low before HDS  low 4 4 ns\nE12th(HDSL-HASL) Hold time, HAS  low after HDS  low 3 3 ns\nE13tsu(HCNTLV-HDSL)Setup time, (HR/W , HA[13:0], HBE[1:0] , HCNTL[1:0]) valid\nbefore HDS  low2 2 ns\nE14th(HDSL-HCNTLIV)Hold time, (HR/W , HA[13:0], HBE[1:0] , HCNTL[1:0]) invalid\nafter HDS  low4 4 ns\nE15tw(HDSL) Pulse duration, HDS  low 4P† 4P† ns\nE16tw(HDSH) Pulse duration, HDS  high 4P† 4P† ns\nE17tsu(HDV-HDSH) Setup time, HD bus write data valid before HDS  high 3 3 ns\nE18th(HDSH-HDIV) Hold time, HD bus write data invalid after HDS  high 4 4 ns\nE19tsu(HCNTLV-HASL)Setup time, (HR/W , HBE[1:0] , HCNTL[1:0]) valid before\nHAS low3 3 ns\nE20th(HASL-HCNTLIV) Hold time, (HR/W , HBE[1:0] , HCNTL[1:0]) valid after HAS  low 4 4 ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.\nTable 5−38. EHPI Switching Characteristics\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMIN MAX MIN MAXUNIT\nE1ten(HDSL-HDD)MEnable time, HDS  low to HD bus enabled\n(memory access)6 26 6 19ns\nE2td(HDSL-HDV)MDelay time, HDS  low to HD bus read data valid\n(memory access)14P†‡ 14P†‡ ns\nE4ten(HDSL-HDD)REnable time, HDS  low to HD enabled\n(register access)6 26 6 19ns\nE5td(HDSL-HDV)RDelay time, HDS  low to HD bus read data valid\n(register access)26 19ns\nE6tdis(HDSH-HDIV) Disable time, HDS  high to HD bus read data invalid 6 26 6 19ns\nE7td(HDSL-HRDYL) Delay time, HDS  low to HRDY low (during reads) 18 15ns\nE8td(HDV-HRDYH)Delay time, HD bus valid to HRDY high\n(during reads)2 2 ns\nE9td(HDSH-HRDYL) Delay time, HDS  high to HRDY low (during writes) 18 15ns\nE10td(HDSH-HRDYH) Delay time, HDS  high to HRDY high (during writes) 14P†‡ 14P†‡ ns\nE21td(COH-HINT) Delay time, CLKOUT high to HINT  high/low 0 11 0 8ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.\n‡EHPI latency is dependent on the number of DMA channels active, their priorities and their source/destination ports. The latency sho wn assumes\nno competing CPU or DMA activity to the memory resource being accessed by the EHPI. \nElectrical Specifications\n126 November 2002 − Revised January 2008 SPRS205KE21CLKOUT†\nHINT\n†CLKOUT reflects the CPU clock.\nFigure 5−31. HINT  Timings\nHCNTL0HR/W\nRead DataValid\nHRDYHA[13:0]HDSHCS\nHD[15:0]\n(read)ValidE16\nE14 E13\nE1\nE10E2Valid Valid\nWrite DataHD[15:0]\n(write)E15\nE17 E18Read Write\nE6\nE8 E7 E9E13 E14E15\nHBE[1:0] Valid Valid\nNOTES: A. Any non-multiplexed access with HCNTL0 low will result in HPIC register access. For data read or write, HCNTL0 must stay high\nduring the EHPI access.\nB. The falling edge of HCS  must occur concurrent with or before the falling edge of HDS . The rising edge of HCS  must occur\nconcurrent with or after the rising edge of HDS . If HDS1 and/or HDS2  are tied permanently active and HCS  is used as a strobe,\nthe timing requirements shown for HDS  apply to HCS . HRDY is always driven to the same value as its internal state.\nFigure 5−32. EHPI Nonmultiplexed Read/Write Timings\nElectrical Specifications\n127 November 2002 − Revised January 2008 SPRS205KHR/W\nRead Data\nHRDYHCNTL[1:0]HASHCS\nHD[15:0]\n(read)E11\nE13\nE1E2Valid (11)\nWrite DataHD[15:0]\n(write)E12\nE13\nE17 E18Read Write\nHDSE15 E16 E15E12 E11\nE20 E19\nE14E20 E19\nValid (11)\nE10E6E14\nE8 E7 E9HBE[1:0] Valid Valid\nNOTE: The falling edge of HCS  must occur concurrent with or before the falling edge of HDS . The rising edge of HCS  must occur concurrent\nwith or after the rising edge of HDS . If HDS1  and/or HDS2  are tied permanently active and HCS  is used as a strobe, the timing\nrequirements shown for HDS  apply to HCS . HRDY is always driven to the same value as its internal state.\nFigure 5−33. EHPI Multiplexed Memory (HPID) Read/Write Timings Without Autoincrement\nElectrical Specifications\n128 November 2002 − Revised January 2008 SPRS205KHR/W\nRead Data\nnHRDYHDSHASHCS\nHD[15:0]\n(read)\nHPIA contents n + 1 n + 2E11 E12\nE15 E16\nE20\nE13\nE1E2E19\nE14\nE6\nE8 E7Read DataE1E2\nE6\nE8 E7HCNTL[1:0] Valid (01) Valid (01)HBE[1:0] Valid Valid\nNOTES: A. During autoincrement mode, although the EHPI internally increments the memory address, reads of the HPIA register by the hos t\nwill always indicate the base address.\nB. In autoincrement mode, if HBE[1:0]  are used to access the data as 8-bit-wide units, the HPIA increments only following each high\nbyte (HBE1  low) access.\nC. The falling edge of HCS  must occur concurrent with or before the falling edge of HDS . The rising edge of HCS  must occu r\nconcurrent with or after the rising edge of HDS . If HDS1 and/or HDS2  are tied permanently active and HCS  is used as a strobe ,\nthe timing requirements shown for HDS  apply to HCS . HRDY is always driven to the same value as its internal state.\nFigure 5−34. EHPI Multiplexed Memory (HPID) Read Timings With Autoincrement\nElectrical Specifications\n129 November 2002 − Revised January 2008 SPRS205KHR/W\nWrite Data Write Data\nnHRDYHCNTL[1:0]HDSHASHCS\nHD[15:0]\n(write)\nHPIA contentsValid (01) Valid (01)\nn + 1E11 E12\nE15 E16\nE20\nE13\nE17 E18\nE9E10 E10E19\nE14\nE9HBE[1:0] Valid Valid\nNOTES: A. During autoincrement mode, although the EHPI internally increments the memory address, reads of the HPIA register by the hos t\nwill always indicate the base address.\nB. The falling edge of HCS  must occur concurrent with or before the falling edge of HDS . The rising edge of HCS  must occu r\nconcurrent with or after the rising edge of HDS . If HDS1 and/or HDS2  are tied permanently active and HCS  is used as a strobe ,\nthe timing requirements shown for HDS  apply to HCS . HRDY is always driven to the same value as its internal state.\nFigure 5−35. EHPI Multiplexed Memory (HPID) Write Timings With Autoincrement\nElectrical Specifications\n130 November 2002 − Revised January 2008 SPRS205KHR/W\nRead Data\nHRDYHCNTL[1:0]HASHCS\nHD[15:0]\n(read)E11\nE13\nE4E5Valid (10 or 00)\nWrite DataHD[15:0]\n(write)E12\nE13\nE17 E18Read Write\nHDSE15 E16 E15E12 E11\nE20 E19\nE14E20 E19\nValid (10 or 00)E14\nE6HBE[1:0] Valid Valid\nNOTES: A. During autoincrement mode, although the EHPI internally increments the memory address, reads of the HPIA register by the host\nwill always indicate the base address.\nB. The falling edge of HCS  must occur concurrent with or before the falling edge of HDS . The rising edge of HCS  must occur\nconcurrent with or after the rising edge of HDS . If HDS1 and/or HDS2  are tied permanently active and HCS  is used as a strobe,\nthe timing requirements shown for HDS  apply to HCS . HRDY is always driven to the same value as its internal state.\nFigure 5−36. EHPI Multiplexed Register Read/Write Timings\nElectrical Specifications\n131 November 2002 − Revised January 2008 SPRS205K5.16 I2C Timings\nTable 5−39 and Table 5−40 assume testing over recommended operating conditions (see Figure 5−37 and\nFigure 5−38).\nTable 5−39. I 2C Signals (SDA and SCL) Timing Requirements\nCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nNO. STANDARD\nMODEFAST\nMODESTANDARD\nMODEFAST\nMODEUNIT\nMINMAX MIN MAXMINMAX MIN MAX\nIC1tc(SCL) Cycle time, SCL 10 2.5 10 2.5 µs\nIC2tsu(SCLH-SDAL)Setup time, SCL high\nbefore SDA low for a\nrepeated START condition4.7 0.6 4.7 0.6 µs\nIC3th(SCLL-SDAL)Hold time, SCL low after\nSDA low for a START and\na repeated START\ncondition4 0.6 4 0.6 µs\nIC4tw(SCLL) Pulse duration, SCL low 4.7 1.3 4.7 1.3 µs\nIC5tw(SCLH) Pulse duration, SCL high 4 0.6 4 0.6 µs\nIC6tsu(SDA-SCLH)Setup time, SDA valid\nbefore SCL high250 100† 250 100† ns\nIC7th(SDA-SCLL)Hold time, SDA valid after\nSCL low0‡ 0‡0.9§0‡ 0‡0.9§ µs\nIC8tw(SDAH)Pulse duration, SDA high\nbetween STOP and\nSTART conditions4.7 1.3 4.7 1.3 µs\nIC9tr(SDA) Rise time, SDA 100020 + 0.1C b¶300 100020 + 0.1C b¶300ns\nIC10tr(SCL) Rise time, SCL 100020 + 0.1C b¶300 100020 + 0.1C b¶300ns\nIC11tf(SDA) Fall time, SDA 30020 + 0.1C b¶300 30020 + 0.1C b¶300ns\nIC12tf(SCL) Fall time, SCL 30020 + 0.1C b¶300 30020 + 0.1C b¶300ns\nIC13tsu(SCLH-SDAH)Setup time, SCL high be-\nfore SDA high (for STOP\ncondition)4.0 0.6 4.0 0.6 µs\nIC14tw(SP)Pulse duration, spike\n(must be suppressed)0 50 0 50ns\nIC15Cb¶Capacitive load for each\nbus line400 400 400 400pF\n†A Fast-mode I 2C-bus device can be used in a Standard-mode I 2C-bus system, but the requirement t su(SDA-SCLH)  ≥ 250 ns must then be met.\nThis will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stre tch the LOW period\nof the SCL signal, it must output the next data bit to the SDA line t r max + tsu(SDA-SCLH)  = 1000 + 250 = 1250 ns (according to the Standard-mode\nI2C-Bus Specification) before the SCL line is released.\n‡A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V IHmin of the SCL signal) to bridge the undefined\nregion of the falling edge of SCL.\n§The maximum t h(SDA-SCLL)  has only to be met if the device does not stretch the LOW period [t w(SCLL)] of the SCL signal.\n¶Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.\nI2C Bus is a trademark of Koninklijke Philips Electronics N.V.\nElectrical Specifications\n132 November 2002 − Revised January 2008 SPRS205KIC10IC8\nIC4\nIC3IC7IC12IC5IC6IC14\nIC2IC3IC13\nStop Start Repeated\nStartStopSDA\nSCL\nIC1IC11 IC9\nFigure 5−37. I 2C Receive Timings\nElectrical Specifications\n133 November 2002 − Revised January 2008 SPRS205KTable 5−40. I 2C Signals (SDA and SCL) Switching Characteristics\nCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nNO. PARAMETER STANDARD\nMODEFAST\nMODESTANDARD\nMODEFAST\nMODEUNIT\nMINMAX MIN MAXMINMAX MIN MAX\nIC16tc(SCL) Cycle time, SCL 10 2.5 10 2.5 µs\nIC17td(SCLH-SDAL)Delay time, SCL high to\nSDA low for a repeated\nSTART condition4.7 0.6 4.7 0.6 µs\nIC18td(SDAL-SCLL)Delay time, SDA low to\nSCL low for a START and\na repeated START\ncondition4 0.6 4 0.6 µs\nIC19tw(SCLL) Pulse duration, SCL low 4.7 1.3 4.7 1.3 µs\nIC20tw(SCLH) Pulse duration, SCL high 4 0.6 4 0.6 µs\nIC21td(SDA-SCLH)Delay time, SDA valid to\nSCL high250 100 250 100 ns\nIC22tv(SCLL-SDAV)Valid  time, SDA valid\nafter SCL low0 0 0.9 0 0 0.9 µs\nIC23tw(SDAH)Pulse duration, SDA high\nbetween STOP and\nSTART conditions4.7 1.3 4.7 1.3 µs\nIC24tr(SDA) Rise time, SDA 100020 + 0.1C b†300 100020 + 0.1C b†300ns\nIC25tr(SCL) Rise time, SCL 100020 + 0.1C b†300 100020 + 0.1C b†300ns\nIC26tf(SDA) Fall time, SDA 30020 + 0.1C b†300 30020 + 0.1C b†300ns\nIC27tf(SCL) Fall time, SCL 30020 + 0.1C b†300 30020 + 0.1C b†300ns\nIC28td(SCLH-SDAH)Delay time, SCL high to\nSDA high for a STOP\ncondition4 0.6 4 0.6 µs\nIC29CpCapacitance for each\nI2C pin10 10 10 10pF\n†Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.\nIC25IC23\nIC19\nIC18IC22IC27IC20IC21\nIC17IC18IC28\nStop Start Repeated\nStartStopSDA\nSCL\nIC16IC26 IC24\nFigure 5−38. I 2C Transmit Timings\nElectrical Specifications\n134 November 2002 − Revised January 2008 SPRS205K5.17 MultiMedia Card (MMC) Timings\nTable 5−41 and Table 5−42 assume testing over recommended operating conditions (see Figure 5−39).\nTable 5−41. MultiMedia Card (MMC) Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAXMINMAXUNIT\nMMC7 tsu(DV-CLKH) Setup time, data valid before clock high 9 6 ns\nMMC8 th(CLKH-DV) Hold time, data valid after clock high 0 0 ns\nTable 5−42. MultiMedia Card (MMC) Switching Characteristics\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINMAXMINMAXUNIT\nMMC1 f(PP) Clock frequency data transfer mode (PP) (C L = 100 pF) 17.2† 19.2†MHz\nMMC2 f(OD) Clock frequency identification mode (OD) 400 400kHz\nMMC3 tw(CLKL) Clock low time (C L = 100 pF) 10 10 ns\nMMC4 tw(CLKH) Clock high time (C L = 100 pF) 10 10 ns\nMMC5 tr(CLK) Clock rise time (C L = 100 pF) 10 10ns\nMMC6 tf(CLK) Clock fall time (C L = 100 pF) 10 10ns\nMMC9 td(CLKL-DV) Delay time, MMC.CLK low to data valid −1 5−15ns\n†Maximum clock frequency specified in MMC Specification version 3.2 is 20 MHz. The 5509A can support clock frequency as high as 19.2 MHz.\nMMC6MMC5MMC1\nMMC4\nMMC8MMC7\nMMC9MMC.CLK\nMMC.CMD\nMMC.DATx\nMMC.CMD\nMMC.DATxMMC3\nFigure 5−39. MultiMedia Card (MMC) Timings\nElectrical Specifications\n135 November 2002 − Revised January 2008 SPRS205K5.18 Secure Digital (SD) Card Timings\nTable 5−43 and Table 5−44 assume testing over recommended operating conditions (see Figure 5−40).\nTable 5−43. Secure Digital (SD) Card Timing Requirements\nNO.CVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO.\nMINMAXMINMAXUNIT\nSD7tsu(DV-CLKH) Setup time, data valid before clock high 9 6 ns\nSD8th(CLKH-DV) Hold time, data valid after clock high 0 0 ns\nTable 5−44. Secure Digital (SD) Card Switching Characteristics\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMINMAXMINMAXUNIT\nSD1f(PP) Clock frequency data transfer mode (PP) (C L = 100 pF) 21† 25†MHz\nSD2f(OD) Clock frequency identification mode (OD) 400 400kHz\nSD3tw(CLKL) Clock low time (C L = 100 pF) 10 10 ns\nSD4tw(CLKH) Clock high time (C L = 100 pF) 10 10 ns\nSD5tr(CLK) Clock rise time (C L = 100 pF) 10 10ns\nSD6tf(CLK) Clock fall time (C L = 100 pF) 10 10ns\nSD9td(CLKL-DV) Delay time, SD.CLK low to data valid −1 5−1 5ns\n†Maximum clock frequency specified in the SD Specification is 25 MHz. The 5509A can support clock frequency as high as 21.0 MHz at core\nvoltage = 1.2 V.\nSD6SD5SD1\nSD4\nSD8SD7\nSD9SD.CLK\nSD.CMD\nSD.DATx\nSD.CMD\nSD.DATxSD3\nFigure 5−40. Secure Digital (SD) Timings\nElectrical Specifications\n136 November 2002 − Revised January 2008 SPRS205K5.19 Universal Serial Bus (USB) Timings\nTable 5−45 assumes testing over recommended operating conditions (see Figure 5−41 and Figure 5−42).\nTable 5−45. Universal Serial Bus (USB) Characteristics\nCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nNO. PARAMETER FULL SPEED\n12MbpsFULL SPEED\n12MbpsUNIT\nMINTYP MAXMINTYP MAX\nU1tr Rise time of DP and DN signals † 4 20 4 20ns\nU2tf Fall time of DP and DN signals † 4 20 4 20ns\ntRFM Rise/Fall time matching ‡ 90 111.11 90 111.11 %\nVCRS Output signal cross-over voltage † 1.3 2.01.3 2.0V\ntjr Differential propagation jitter §¶ −2 2−2 2ns\nfop Operating frequency (Full speed mode) 12 12 Mb/s\nU3Rs(DP) Series resistor 24 24 Ω\nU4Rs(DN) Series resistor 24 24 Ω\nU5Cedge(DP) Edge rate control capacitor 22 22 pF\nU6Cedge(DN) Edge rate control capacitor 22 22 pF\n†CL = 50 pF\n‡(tr/tf) x 100\n§tpx(1) − tpx(0)¶USB PLL is susceptible to power supply ripple, refer to recommend operating conditions for allowable supply ripple to meet the USB  peak-to-peak\njitter specification.\nVOL\nU1U2VCRSVOHtperiod + Jitter\n90%\n10%D−\nD+\nFigure 5−41. USB Timings\nElectrical Specifications\n137 November 2002 − Revised January 2008 SPRS205KDP\nDN5509A\nPUUSBVDD\nCL\nCLD+\nD−U4U3R(PU)\n1.5 k/C0087\nU5\nU6\nNOTES: A. A full-speed buffer is measured with the load shown.\nB. CL = 50 pF\nFigure 5−42. Full-Speed Loads\nElectrical Specifications\n138 November 2002 − Revised January 2008 SPRS205K5.20 ADC Timings\nTable 5−46 assumes testing over recommended operating conditions.\nTable 5−46. ADC Characteristics\nNO. PARAMETERCVDD = 1.2 V\nCVDD = 1.35 VCVDD = 1.6 V\nUNIT NO. PARAMETER\nMIN MAX MIN MAXUNIT\nA1tc(SCLC) Cycle time, ADC internal conversion clock 500 500 ns\nA2td(AQ) Delay time, ADC sample and hold acquisition time 40 40 µs\nA3td(CONV) Delay time, ADC conversion time 13 * tc(SCLC) 13 * tc(SCLC) ns\nA4SDNLStatic differential non-linearity error 2 2 LSB\nA4SDNLStatic integral non-linearity error 3 3 LSB\nA5Zset Zero-scale offset error 9 9 LSB\nA6Fset Full-scale offset error 9 9 LSB\nA7 Analog input impedance 1 1 MΩ\nMechanical Data\n139 November 2002 − Revised January 2008 SPRS205K6 Mechanical Data\n6.1 Package Thermal Resistance Characteristics\nTable 6−1 and Table 6−2 provide the estimated thermal resistance characteristics for the TMS320VC5509A\nDSP package types.\nTable 6−1. Thermal Resistance Characteristics (Ambient)  \nPACKAGE RΘJA (°C/W) BOARD TYPE † AIRFLOW (LFM)\n37.1 High-K 0\n35.1 High-K 150\n33.7 High-K 250\nGHH, ZHH32.2 High-K 500\nGHH, ZHH\n70.3 Low-K 0\n61.6 Low-K 150\n56.5 Low-K 250\n49.3 Low-K 500\n71.2 High-K 0\n61.8 High-K 150\n58.9 High-K 250\nPGE54.8 High-K 500\nPGE\n103.6 Low-K 0\n84.2 Low-K 150\n77.8 Low-K 250\n69.4 Low-K 500\n†Board types are as defined by JEDEC. Reference JEDEC Standard JESD51-9, Test Boards for Area\nArray Surface Mount Package Thermal Measurements.\nTable 6−2. Thermal Resistance Characteristics (Case)\nPACKAGE RΘJC (°C/W) BOARD TYPE †\nGHH, ZHH 13.8 2s JEDEC Test Card\nPGE 13.8 2s JEDEC Test Card\n†Board types are as defined by JEDEC. Reference JEDEC Standard JESD51-9, Test Boards for Area Array\nSurface Mount Package Thermal Measurements.\n6.2 Packaging Information\nThe following packaging information reflects the most current released data available for the designated\ndevice(s). This data is subject to change without notice and without revision of this document.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 29-Apr-2022\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTMS320VC5509AGBB ACTIVE NFBGA GBB179160 Non-RoHS\n& GreenSNPB Level-3-220C-168 HR -40 to 85 TMS320\nVC5509AGBB\nTMS320VC5509AGBBR ACTIVE NFBGA GBB1791000 Non-RoHS\n& GreenSNPB Level-3-220C-168 HR -40 to 85 TMS320\nVC5509AGBB\nTMS320VC5509APGE ACTIVE LQFP PGE14460RoHS & Green NIPDAU Level-4-260C-72 HR -40 to 85 VC5509APGE\nTMS320\nTMS320VC5509AZAY ACTIVE NFBGA ZAY179160RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 TMS320\nVC5509AZAY\nTMS320VC5509AZAYR ACTIVE NFBGA ZAY1791000RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 TMS320\nVC5509AZAY\nVC55GPSPGE ACTIVE LQFP PGE14460RoHS & Green NIPDAU Level-4-260C-72 HR -40 to 85 VC5509APGE\nTMS320\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 29-Apr-2022\nAddendum-Page 2(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTMS320VC5509AGBBR NFBGA GBB1791000 330.0 24.412.3512.352.316.024.0 Q1\nTMS320VC5509AZAYR NFBGA ZAY1791000 330.0 24.412.3512.352.316.024.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 30-Mar-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTMS320VC5509AGBBR NFBGA GBB 1791000 336.6 336.6 41.3\nTMS320VC5509AZAYR NFBGA ZAY 1791000 336.6 336.6 41.3PACKAGE MATERIALS INFORMATION\nwww.ti.com 30-Mar-2022\nPack Materials-Page 2\nTRAY\nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nTMS320VC5509AGBB GBB NFBGA 1791608 x 20 150 315135.9762015.411.219.65\nTMS320VC5509APGE PGE LQFP 144605X12 150 315135.9762025.417.817.55\nTMS320VC5509AZAY ZAY NFBGA 1791608 x 20 150 315135.9762015.411.219.65\nVC55GPSPGE PGE LQFP 144605X12 150 315135.9762025.417.817.55PACKAGE MATERIALS INFORMATION\nwww.ti.com 30-Mar-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n 1.4 MAX0.45\n0.35\n10.4\nTYP10.4  TYP\n0.8\nTYP\n0.8  TYP179X 0.550.450.9B12.111.9A\n12.111.9\n4220265/A   05/2017UBGA - 1.4 mm max height ZHH0179A\nBALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing     per ASME Y14.5M.2. This drawing is subject to change without notice.3. This is a Pb-free solder ball design. BALL A1\nCORNER\nSEATING PLANE\nBALL TYP0.1 C\nA\n12 3\n0.15 C A B\n0.08 C45678910111213SYMMSYMM\nBCDEFGHJKLMNP\n14SCALE  1.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MIN 0.05 MAX179X ( 0.4)(0.8) TYP\n(0.8) TYP\n(0.4)\nSOLDER MASK\nOPENING(0.4)\nMETAL\n4220265/A   05/2017UBGA - 1.4 mm max height ZHH0179A\nBALL GRID ARRAY\nNOTES: (continued) 4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    See Texas Instruments Literature No. SSZA002 (www.ti.com/lit/ssza002). SOLDER MASK DETAILS\nNOT TO SCALESYMM\nSYMMC1 23 4 5 6 7 8 910 11 12 13\nA\nB\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 8X14\nP\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSEDMETALSOLDER MASK\nOPENING\nSOLDER MASK\nDEFINEDMETAL UNDERSOLDER MASK\nEXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n179X 0.4\n(0.8) TYP(0.8) TYP\n4220265/A   05/2017UBGA - 1.4 mm max height ZHH0179A\nBALL GRID ARRAY\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMMSYMM1 2 3 4 5 6 7 8 9 10 11 12 13\nCA\nB\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nSOLDER PASTE EXAMPLE\nBASED ON 0.15 mm THICK STENCIL\nSCALE: 10X14\nP\n MECHANICAL DATA\n \n \n MTQF017A – OCTOBER 1994 – REVISED DECEMBER 1996\n1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265PGE (S-PQFP-G144)    PLASTIC QUAD FLATPACK\n4040147/C 10/960,2772\n0,17\n3773\n0,13 NOM\n0,25\n0,75\n0,450,05 MIN36\nSeating PlaneGage Plane108\n109\n144\nSQ\nSQ22,20\n21,801\n19,8017,50 TYP\n20,20\n1,351,45\n1,60 MAXM0,08\n0°–7°\n0,080,50\nNOTES: A. All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Falls within JEDEC MS-026\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### TMS320VC5509APGE - Texas Instruments

#### Key Characteristics and Specifications

- **Voltage Ratings:**
  - Core Voltage (CVDD): 1.2V (108 MHz), 1.35V (144 MHz), 1.6V (200 MHz)
  - I/O Voltage (DVDD): 2.7V to 3.6V
  - RTC Module Supply Voltage (RCVDD, RDVDD): 1.14V to 1.26V
  - USB Module Supply Voltage (USBVDD): 3.0V to 3.6V

- **Current Ratings:**
  - Supply Current (IDDCC): 0.45 mA/MHz (at 1.2V, 108 MHz)
  - Supply Current (IDDP): 5.5 mA (active pins at 108 MHz)

- **Power Consumption:**
  - Power consumption varies based on operating conditions and configurations, with a typical consumption of 0.45 mA/MHz for core operations.

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - 144-pin Low-Profile Quad Flatpack (PGE)

- **Special Features:**
  - High-performance, low-power fixed-point DSP
  - Dual multipliers capable of up to 400 million multiply-accumulates per second (MMACS)
  - On-chip memory: 128K x 16-bit RAM, 64K x 16-bit ROM
  - Supports various peripherals including USB, I2C, and multiple serial ports
  - Direct Memory Access (DMA) controller with six channels
  - Configurable external buses for memory interfacing
  - JTAG boundary scan capability

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 (according to JEDEC J-STD-020E)

#### Description

The **TMS320VC5509A** is a high-performance, low-power fixed-point Digital Signal Processor (DSP) from Texas Instruments, part of the TMS320C55x family. It is designed for applications requiring efficient processing of digital signals, such as audio, video, and communications. The architecture emphasizes low power consumption while maintaining high performance through parallel processing capabilities.

#### Typical Applications

The TMS320VC5509A is commonly used in various applications, including:

- **Audio Processing:** Used in digital audio effects, mixing, and synthesis.
- **Video Processing:** Suitable for video codecs, image processing, and video analytics.
- **Communications:** Employed in modems, wireless communication systems, and signal processing for telecommunications.
- **Industrial Control:** Utilized in motor control, robotics, and automation systems.
- **Consumer Electronics:** Found in devices such as digital cameras, smartphones, and multimedia players.

This DSP's combination of processing power, memory architecture, and peripheral support makes it versatile for a wide range of embedded applications.