<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.11.01.09:11:30"
 outputDirectory="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M16SAU169C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface
     name="fir_compiler_ii_0_avalon_streaming_sink"
     kind="avalon_streaming"
     start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="12" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="2" />
   <port
       name="fir_compiler_ii_0_avalon_streaming_sink_data"
       direction="input"
       role="data"
       width="24" />
   <port
       name="fir_compiler_ii_0_avalon_streaming_sink_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="fir_compiler_ii_0_avalon_streaming_sink_error"
       direction="input"
       role="error"
       width="2" />
  </interface>
  <interface
     name="fir_compiler_ii_0_avalon_streaming_source"
     kind="avalon_streaming"
     start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="12" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="2" />
   <port
       name="fir_compiler_ii_0_avalon_streaming_source_data"
       direction="output"
       role="data"
       width="24" />
   <port
       name="fir_compiler_ii_0_avalon_streaming_source_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="fir_compiler_ii_0_avalon_streaming_source_error"
       direction="output"
       role="error"
       width="2" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="fir_tb_gen:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1698826288,AUTO_UNIQUE_ID=(clock_source:18.1:clockFrequency=125000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_fir_compiler_ii:18.1:L_bandsFilter=1,MODE_STRING=None Set,ModeWidth=0,backPressure=false,bankCount=1,bankDisplay=0,bankInWidth=0,baseAddress=0,busAddressWidth=5,busDataWidth=16,chanPerInputInterface=1,chanPerOutputInterface=1,channelModes=0,1,2,3,clockRate=0.4,clockSlack=0,coeffBitWidth=8,coeffBitWidth_derived=8,coeffComplex=false,coeffFracBitWidth=7,coeffNum=31,coeffReload=false,coeffScaling=auto,coeffSetFixedValue=0,0,0,0,0,-1,1,0,-3,6,-5,0,11,-25,37,127,37,-25,11,0,-5,6,-3,0,1,-1,0,0,0,0,0,coeffSetFixedValueImag=0,0,0,0,0,0,0,0,coeffSetRealValue=-0.001201261290430126,0.0020488944185569607,-0.0020751053507837938,4.910806933254215E-18,0.004754535968663148,-0.00987450755161552,0.00995675888032359,-1.4391882903962387E-17,-0.018922538981281996,0.036214375130954504,-0.03468641976116993,2.4803862788187382E-17,0.06848299151299582,-0.15293237705130486,0.22297239138994396,0.7505245253702963,0.22297239138994396,-0.15293237705130486,0.06848299151299582,2.4803862788187385E-17,-0.034686419761169936,0.036214375130954504,-0.018922538981282003,-1.4391882903962393E-17,0.00995675888032359,-0.009874507551615532,0.004754535968663151,4.910806933254215E-18,-0.0020751053507837946,0.0020488944185569607,-0.001201261290430126,coeffSetRealValueImag=0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,coeffSetScaleValue=0.0,0.0,0.0,0.0,0.0,-0.0059096419320495775,0.0059096419320495775,0.0,-0.017728925796148733,0.03545785159229747,-0.029548209660247887,0.0,0.06500606125254535,-0.14774104830123944,0.21865675148583436,0.7505245253702963,0.21865675148583436,-0.14774104830123944,0.06500606125254535,0.0,-0.029548209660247887,0.03545785159229747,-0.017728925796148733,0.0,0.0059096419320495775,-0.0059096419320495775,0.0,0.0,0.0,0.0,0.0,coeffSetScaleValueImag=0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,coeffType=frac,coefficientReadback=false,coefficientWriteable=false,decimFactor=1,delayRAMBlockThreshold=20,deviceFamily=MAX 10,dspCount=0,dualMemDistRAMThreshold=1280,errorList=0,filterType=single,funcResult=-interp=1 -decim=1 -incycles=1 -len=31 -bankcount=1 -nsym -nband=1 -chans=2 -family=&quot;MAX 10&quot; 
|{}|2|2|1|1|25|18|17|8|noCode|LUTS: 2504 DSPs: 0 RAM Bits: 0|,hardMultiplierThreshold=-1,inputBitWidth=12,inputChannelNum=2,inputFracBitWidth=11,inputInterfaceNum=2,inputRate=0.4,inputType=frac,interpFactor=1,karatsuba=false,latency=17,latency_realOnly=17,lutCount=2504,mRAMThreshold=1000000,memBitCount=0,modeFormatted=--,num_modes=2,outBitWidth=12,outFracBitWidth=9,outFullFracBitWidth=18,outFullFracBitWidth_realOnly=18,outLSBRound=trunc,outLsbBitRem=9,outMSBRound=trunc,outMsbBitRem=4,outType=frac,outWidth=25,outWidth_realOnly=25,outputInterfaceNum=2,outputfifodepth=16,outputfifodepth_realOnly=8,readWriteMode=read_write,reconfigurable=false,reconfigurable_list=0,speedGrade=slow,symmetryMode=nsym)(clock:18.1:)(reset:18.1:)"
   instancePathKey="fir_tb_gen"
   kind="fir_tb_gen"
   version="1.0"
   name="fir_tb_gen">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1698826288" />
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/fir_tb_gen.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/fir_tb_gen_fir_compiler_ii_0_rtl_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/fir_tb_gen_fir_compiler_ii_0_ast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/fir_tb_gen_fir_compiler_ii_0.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/dsp/altera_fir_compiler_ii/src/HP_FIR_hw.tcl" />
   <file
       path="C:/intelfpga/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="fir_tb_gen">queue size: 0 starting:fir_tb_gen "fir_tb_gen"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="fir_tb_gen"><![CDATA["<b>fir_tb_gen</b>" reuses <b>altera_fir_compiler_ii</b> "<b>submodules/fir_tb_gen_fir_compiler_ii_0</b>"]]></message>
   <message level="Debug" culprit="fir_tb_gen"><![CDATA["<b>fir_tb_gen</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="fir_tb_gen">queue size: 1 starting:altera_fir_compiler_ii "submodules/fir_tb_gen_fir_compiler_ii_0"</message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[C:/intelfpga/18.1/quartus/dspba/backend/windows64/fir_ip_api_interface fir_tb_gen_fir_compiler_ii_0_rtl_core . MAX10 slow 0 0.4 2 0.4 31 1 1 1 nsym 1 12 11 8 7 0 false false -- 16 5 20 1280 1000000 -1 true false 1 -- <<< 0,0,0,0,0,-1,1,0,-3,6,-5,0,11,-25,37,127,37,-25,11,0,-5,6,-3,0,1,-1,0,0,0,0,0 ]]></message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[OUTPARAMS -interp=1 -decim=1 -incycles=1 -len=31 -bankcount=1 -nsym -nband=1 -chans=2 -family="MAX 10" 
|{}|2|2|1|1|25|18|17|8|true|LUTS: 2504 DSPs: 0 RAM Bits: 0|fir_tb_gen_fir_compiler_ii_0_rtl_core.vhd|]]></message>
   <message level="Info" culprit="fir_compiler_ii_0">PhysChanIn 2, PhysChanOut 2, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 25, Bankcount 1, Latency 17, CoefBitWidth 8</message>
   <message level="Info" culprit="fir_compiler_ii_0"><![CDATA["<b>fir_tb_gen</b>" instantiated <b>altera_fir_compiler_ii</b> "<b>fir_compiler_ii_0</b>"]]></message>
   <message level="Debug" culprit="fir_tb_gen">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>fir_tb_gen</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_fir_compiler_ii:18.1:L_bandsFilter=1,MODE_STRING=None Set,ModeWidth=0,backPressure=false,bankCount=1,bankDisplay=0,bankInWidth=0,baseAddress=0,busAddressWidth=5,busDataWidth=16,chanPerInputInterface=1,chanPerOutputInterface=1,channelModes=0,1,2,3,clockRate=0.4,clockSlack=0,coeffBitWidth=8,coeffBitWidth_derived=8,coeffComplex=false,coeffFracBitWidth=7,coeffNum=31,coeffReload=false,coeffScaling=auto,coeffSetFixedValue=0,0,0,0,0,-1,1,0,-3,6,-5,0,11,-25,37,127,37,-25,11,0,-5,6,-3,0,1,-1,0,0,0,0,0,coeffSetFixedValueImag=0,0,0,0,0,0,0,0,coeffSetRealValue=-0.001201261290430126,0.0020488944185569607,-0.0020751053507837938,4.910806933254215E-18,0.004754535968663148,-0.00987450755161552,0.00995675888032359,-1.4391882903962387E-17,-0.018922538981281996,0.036214375130954504,-0.03468641976116993,2.4803862788187382E-17,0.06848299151299582,-0.15293237705130486,0.22297239138994396,0.7505245253702963,0.22297239138994396,-0.15293237705130486,0.06848299151299582,2.4803862788187385E-17,-0.034686419761169936,0.036214375130954504,-0.018922538981282003,-1.4391882903962393E-17,0.00995675888032359,-0.009874507551615532,0.004754535968663151,4.910806933254215E-18,-0.0020751053507837946,0.0020488944185569607,-0.001201261290430126,coeffSetRealValueImag=0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,coeffSetScaleValue=0.0,0.0,0.0,0.0,0.0,-0.0059096419320495775,0.0059096419320495775,0.0,-0.017728925796148733,0.03545785159229747,-0.029548209660247887,0.0,0.06500606125254535,-0.14774104830123944,0.21865675148583436,0.7505245253702963,0.21865675148583436,-0.14774104830123944,0.06500606125254535,0.0,-0.029548209660247887,0.03545785159229747,-0.017728925796148733,0.0,0.0059096419320495775,-0.0059096419320495775,0.0,0.0,0.0,0.0,0.0,coeffSetScaleValueImag=0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,coeffType=frac,coefficientReadback=false,coefficientWriteable=false,decimFactor=1,delayRAMBlockThreshold=20,deviceFamily=MAX 10,dspCount=0,dualMemDistRAMThreshold=1280,errorList=0,filterType=single,funcResult=-interp=1 -decim=1 -incycles=1 -len=31 -bankcount=1 -nsym -nband=1 -chans=2 -family=&quot;MAX 10&quot; 
|{}|2|2|1|1|25|18|17|8|noCode|LUTS: 2504 DSPs: 0 RAM Bits: 0|,hardMultiplierThreshold=-1,inputBitWidth=12,inputChannelNum=2,inputFracBitWidth=11,inputInterfaceNum=2,inputRate=0.4,inputType=frac,interpFactor=1,karatsuba=false,latency=17,latency_realOnly=17,lutCount=2504,mRAMThreshold=1000000,memBitCount=0,modeFormatted=--,num_modes=2,outBitWidth=12,outFracBitWidth=9,outFullFracBitWidth=18,outFullFracBitWidth_realOnly=18,outLSBRound=trunc,outLsbBitRem=9,outMSBRound=trunc,outMsbBitRem=4,outType=frac,outWidth=25,outWidth_realOnly=25,outputInterfaceNum=2,outputfifodepth=16,outputfifodepth_realOnly=8,readWriteMode=read_write,reconfigurable=false,reconfigurable_list=0,speedGrade=slow,symmetryMode=nsym"
   instancePathKey="fir_tb_gen:.:fir_compiler_ii_0"
   kind="altera_fir_compiler_ii"
   version="18.1"
   name="fir_tb_gen_fir_compiler_ii_0">
  <parameter name="outBitWidth" value="12" />
  <parameter name="inputFracBitWidth" value="11" />
  <parameter
     name="coeffSetRealValueImag"
     value="0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0" />
  <parameter name="inputInterfaceNum" value="2" />
  <parameter name="MODE_STRING" value="None Set" />
  <parameter
     name="funcResult"
     value="-interp=1 -decim=1 -incycles=1 -len=31 -bankcount=1 -nsym -nband=1 -chans=2 -family=&quot;MAX 10&quot; 
|{}|2|2|1|1|25|18|17|8|noCode|LUTS: 2504 DSPs: 0 RAM Bits: 0|" />
  <parameter name="speedGrade" value="slow" />
  <parameter name="outFullFracBitWidth_realOnly" value="18" />
  <parameter name="coeffBitWidth" value="8" />
  <parameter name="coeffType" value="frac" />
  <parameter name="outMSBRound" value="trunc" />
  <parameter name="outLSBRound" value="trunc" />
  <parameter name="coeffReload" value="false" />
  <parameter name="delayRAMBlockThreshold" value="20" />
  <parameter name="inputType" value="frac" />
  <parameter name="chanPerOutputInterface" value="1" />
  <parameter name="busAddressWidth" value="5" />
  <parameter name="coefficientWriteable" value="false" />
  <parameter name="coeffSetFixedValueImag" value="0,0,0,0,0,0,0,0" />
  <parameter name="num_modes" value="2" />
  <parameter name="karatsuba" value="false" />
  <parameter name="coeffBitWidth_derived" value="8" />
  <parameter name="bankDisplay" value="0" />
  <parameter name="baseAddress" value="0" />
  <parameter
     name="coeffSetRealValue"
     value="-0.001201261290430126,0.0020488944185569607,-0.0020751053507837938,4.910806933254215E-18,0.004754535968663148,-0.00987450755161552,0.00995675888032359,-1.4391882903962387E-17,-0.018922538981281996,0.036214375130954504,-0.03468641976116993,2.4803862788187382E-17,0.06848299151299582,-0.15293237705130486,0.22297239138994396,0.7505245253702963,0.22297239138994396,-0.15293237705130486,0.06848299151299582,2.4803862788187385E-17,-0.034686419761169936,0.036214375130954504,-0.018922538981282003,-1.4391882903962393E-17,0.00995675888032359,-0.009874507551615532,0.004754535968663151,4.910806933254215E-18,-0.0020751053507837946,0.0020488944185569607,-0.001201261290430126" />
  <parameter name="coeffSetScaleValueImag" value="0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0" />
  <parameter name="chanPerInputInterface" value="1" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="dspCount" value="0" />
  <parameter name="outType" value="frac" />
  <parameter name="symmetryMode" value="nsym" />
  <parameter name="outLsbBitRem" value="9" />
  <parameter name="decimFactor" value="1" />
  <parameter name="ModeWidth" value="0" />
  <parameter name="memBitCount" value="0" />
  <parameter name="outputInterfaceNum" value="2" />
  <parameter name="filterType" value="single" />
  <parameter name="backPressure" value="false" />
  <parameter name="inputBitWidth" value="12" />
  <parameter name="coeffScaling" value="auto" />
  <parameter name="outFullFracBitWidth" value="18" />
  <parameter name="coeffNum" value="31" />
  <parameter name="busDataWidth" value="16" />
  <parameter name="coeffComplex" value="false" />
  <parameter name="outputfifodepth_realOnly" value="8" />
  <parameter name="inputChannelNum" value="2" />
  <parameter name="channelModes" value="0,1,2,3" />
  <parameter
     name="coeffSetScaleValue"
     value="0.0,0.0,0.0,0.0,0.0,-0.0059096419320495775,0.0059096419320495775,0.0,-0.017728925796148733,0.03545785159229747,-0.029548209660247887,0.0,0.06500606125254535,-0.14774104830123944,0.21865675148583436,0.7505245253702963,0.21865675148583436,-0.14774104830123944,0.06500606125254535,0.0,-0.029548209660247887,0.03545785159229747,-0.017728925796148733,0.0,0.0059096419320495775,-0.0059096419320495775,0.0,0.0,0.0,0.0,0.0" />
  <parameter name="latency" value="17" />
  <parameter name="lutCount" value="2504" />
  <parameter name="outFracBitWidth" value="9" />
  <parameter name="outputfifodepth" value="16" />
  <parameter name="clockRate" value="0.4" />
  <parameter name="readWriteMode" value="read_write" />
  <parameter name="reconfigurable" value="false" />
  <parameter name="outWidth" value="25" />
  <parameter name="coeffFracBitWidth" value="7" />
  <parameter
     name="coeffSetFixedValue"
     value="0,0,0,0,0,-1,1,0,-3,6,-5,0,11,-25,37,127,37,-25,11,0,-5,6,-3,0,1,-1,0,0,0,0,0" />
  <parameter name="modeFormatted" value="--" />
  <parameter name="mRAMThreshold" value="1000000" />
  <parameter name="bankCount" value="1" />
  <parameter name="interpFactor" value="1" />
  <parameter name="outWidth_realOnly" value="25" />
  <parameter name="errorList" value="0" />
  <parameter name="L_bandsFilter" value="1" />
  <parameter name="clockSlack" value="0" />
  <parameter name="outMsbBitRem" value="4" />
  <parameter name="reconfigurable_list" value="0" />
  <parameter name="dualMemDistRAMThreshold" value="1280" />
  <parameter name="latency_realOnly" value="17" />
  <parameter name="inputRate" value="0.4" />
  <parameter name="coefficientReadback" value="false" />
  <parameter name="bankInWidth" value="0" />
  <parameter name="hardMultiplierThreshold" value="-1" />
  <generatedFiles>
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/fir_tb_gen_fir_compiler_ii_0_rtl_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/fir_tb_gen_fir_compiler_ii_0_ast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/fir_tb_gen_fir_compiler_ii_0.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/dsp/altera_fir_compiler_ii/src/HP_FIR_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fir_tb_gen" as="fir_compiler_ii_0" />
  <messages>
   <message level="Debug" culprit="fir_tb_gen">queue size: 1 starting:altera_fir_compiler_ii "submodules/fir_tb_gen_fir_compiler_ii_0"</message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[C:/intelfpga/18.1/quartus/dspba/backend/windows64/fir_ip_api_interface fir_tb_gen_fir_compiler_ii_0_rtl_core . MAX10 slow 0 0.4 2 0.4 31 1 1 1 nsym 1 12 11 8 7 0 false false -- 16 5 20 1280 1000000 -1 true false 1 -- <<< 0,0,0,0,0,-1,1,0,-3,6,-5,0,11,-25,37,127,37,-25,11,0,-5,6,-3,0,1,-1,0,0,0,0,0 ]]></message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[OUTPARAMS -interp=1 -decim=1 -incycles=1 -len=31 -bankcount=1 -nsym -nband=1 -chans=2 -family="MAX 10" 
|{}|2|2|1|1|25|18|17|8|true|LUTS: 2504 DSPs: 0 RAM Bits: 0|fir_tb_gen_fir_compiler_ii_0_rtl_core.vhd|]]></message>
   <message level="Info" culprit="fir_compiler_ii_0">PhysChanIn 2, PhysChanOut 2, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 25, Bankcount 1, Latency 17, CoefBitWidth 8</message>
   <message level="Info" culprit="fir_compiler_ii_0"><![CDATA["<b>fir_tb_gen</b>" instantiated <b>altera_fir_compiler_ii</b> "<b>fir_compiler_ii_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="fir_tb_gen:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/fir_tb_gen/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fir_tb_gen" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="fir_tb_gen">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>fir_tb_gen</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
