// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_HH_
#define _dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_325_7_1_1.h"
#include "dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V.h"

namespace ap_rtl {

struct dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s : public sc_module {
    // Port declarations 43
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > data_0_V_read;
    sc_in< sc_lv<7> > data_1_V_read;
    sc_in< sc_lv<7> > data_2_V_read;
    sc_in< sc_lv<7> > data_3_V_read;
    sc_in< sc_lv<7> > data_4_V_read;
    sc_in< sc_lv<7> > data_5_V_read;
    sc_in< sc_lv<7> > data_6_V_read;
    sc_in< sc_lv<7> > data_7_V_read;
    sc_in< sc_lv<7> > data_8_V_read;
    sc_in< sc_lv<7> > data_9_V_read;
    sc_in< sc_lv<7> > data_10_V_read;
    sc_in< sc_lv<7> > data_11_V_read;
    sc_in< sc_lv<7> > data_12_V_read;
    sc_in< sc_lv<7> > data_13_V_read;
    sc_in< sc_lv<7> > data_14_V_read;
    sc_in< sc_lv<7> > data_15_V_read;
    sc_in< sc_lv<7> > data_16_V_read;
    sc_in< sc_lv<7> > data_17_V_read;
    sc_in< sc_lv<7> > data_18_V_read;
    sc_in< sc_lv<7> > data_19_V_read;
    sc_in< sc_lv<7> > data_20_V_read;
    sc_in< sc_lv<7> > data_21_V_read;
    sc_in< sc_lv<7> > data_22_V_read;
    sc_in< sc_lv<7> > data_23_V_read;
    sc_in< sc_lv<7> > data_24_V_read;
    sc_in< sc_lv<7> > data_25_V_read;
    sc_in< sc_lv<7> > data_26_V_read;
    sc_in< sc_lv<7> > data_27_V_read;
    sc_in< sc_lv<7> > data_28_V_read;
    sc_in< sc_lv<7> > data_29_V_read;
    sc_in< sc_lv<7> > data_30_V_read;
    sc_in< sc_lv<7> > data_31_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;


    // Module declarations
    dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s(sc_module_name name);
    SC_HAS_PROCESS(dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s);

    ~dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V* w11_V_U;
    myproject_axi_mux_325_7_1_1<1,1,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,5,7>* myproject_axi_mux_325_7_1_1_U655;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln64_fu_1289_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > w11_V_address0;
    sc_signal< sc_logic > w11_V_ce0;
    sc_signal< sc_lv<35> > w11_V_q0;
    sc_signal< sc_lv<1> > do_init_reg_345;
    sc_signal< sc_lv<5> > w_index15_reg_361;
    sc_signal< sc_lv<7> > data_0_V_read16_rewind_reg_376;
    sc_signal< sc_lv<7> > data_1_V_read17_rewind_reg_390;
    sc_signal< sc_lv<7> > data_2_V_read18_rewind_reg_404;
    sc_signal< sc_lv<7> > data_3_V_read19_rewind_reg_418;
    sc_signal< sc_lv<7> > data_4_V_read20_rewind_reg_432;
    sc_signal< sc_lv<7> > data_5_V_read21_rewind_reg_446;
    sc_signal< sc_lv<7> > data_6_V_read22_rewind_reg_460;
    sc_signal< sc_lv<7> > data_7_V_read23_rewind_reg_474;
    sc_signal< sc_lv<7> > data_8_V_read24_rewind_reg_488;
    sc_signal< sc_lv<7> > data_9_V_read25_rewind_reg_502;
    sc_signal< sc_lv<7> > data_10_V_read26_rewind_reg_516;
    sc_signal< sc_lv<7> > data_11_V_read27_rewind_reg_530;
    sc_signal< sc_lv<7> > data_12_V_read28_rewind_reg_544;
    sc_signal< sc_lv<7> > data_13_V_read29_rewind_reg_558;
    sc_signal< sc_lv<7> > data_14_V_read30_rewind_reg_572;
    sc_signal< sc_lv<7> > data_15_V_read31_rewind_reg_586;
    sc_signal< sc_lv<7> > data_16_V_read32_rewind_reg_600;
    sc_signal< sc_lv<7> > data_17_V_read33_rewind_reg_614;
    sc_signal< sc_lv<7> > data_18_V_read34_rewind_reg_628;
    sc_signal< sc_lv<7> > data_19_V_read35_rewind_reg_642;
    sc_signal< sc_lv<7> > data_20_V_read36_rewind_reg_656;
    sc_signal< sc_lv<7> > data_21_V_read37_rewind_reg_670;
    sc_signal< sc_lv<7> > data_22_V_read38_rewind_reg_684;
    sc_signal< sc_lv<7> > data_23_V_read39_rewind_reg_698;
    sc_signal< sc_lv<7> > data_24_V_read40_rewind_reg_712;
    sc_signal< sc_lv<7> > data_25_V_read41_rewind_reg_726;
    sc_signal< sc_lv<7> > data_26_V_read42_rewind_reg_740;
    sc_signal< sc_lv<7> > data_27_V_read43_rewind_reg_754;
    sc_signal< sc_lv<7> > data_28_V_read44_rewind_reg_768;
    sc_signal< sc_lv<7> > data_29_V_read45_rewind_reg_782;
    sc_signal< sc_lv<7> > data_30_V_read46_rewind_reg_796;
    sc_signal< sc_lv<7> > data_31_V_read47_rewind_reg_810;
    sc_signal< sc_lv<7> > data_0_V_read16_phi_reg_824;
    sc_signal< sc_lv<7> > data_1_V_read17_phi_reg_836;
    sc_signal< sc_lv<7> > data_2_V_read18_phi_reg_848;
    sc_signal< sc_lv<7> > data_3_V_read19_phi_reg_860;
    sc_signal< sc_lv<7> > data_4_V_read20_phi_reg_872;
    sc_signal< sc_lv<7> > data_5_V_read21_phi_reg_884;
    sc_signal< sc_lv<7> > data_6_V_read22_phi_reg_896;
    sc_signal< sc_lv<7> > data_7_V_read23_phi_reg_908;
    sc_signal< sc_lv<7> > data_8_V_read24_phi_reg_920;
    sc_signal< sc_lv<7> > data_9_V_read25_phi_reg_932;
    sc_signal< sc_lv<7> > data_10_V_read26_phi_reg_944;
    sc_signal< sc_lv<7> > data_11_V_read27_phi_reg_956;
    sc_signal< sc_lv<7> > data_12_V_read28_phi_reg_968;
    sc_signal< sc_lv<7> > data_13_V_read29_phi_reg_980;
    sc_signal< sc_lv<7> > data_14_V_read30_phi_reg_992;
    sc_signal< sc_lv<7> > data_15_V_read31_phi_reg_1004;
    sc_signal< sc_lv<7> > data_16_V_read32_phi_reg_1016;
    sc_signal< sc_lv<7> > data_17_V_read33_phi_reg_1028;
    sc_signal< sc_lv<7> > data_18_V_read34_phi_reg_1040;
    sc_signal< sc_lv<7> > data_19_V_read35_phi_reg_1052;
    sc_signal< sc_lv<7> > data_20_V_read36_phi_reg_1064;
    sc_signal< sc_lv<7> > data_21_V_read37_phi_reg_1076;
    sc_signal< sc_lv<7> > data_22_V_read38_phi_reg_1088;
    sc_signal< sc_lv<7> > data_23_V_read39_phi_reg_1100;
    sc_signal< sc_lv<7> > data_24_V_read40_phi_reg_1112;
    sc_signal< sc_lv<7> > data_25_V_read41_phi_reg_1124;
    sc_signal< sc_lv<7> > data_26_V_read42_phi_reg_1136;
    sc_signal< sc_lv<7> > data_27_V_read43_phi_reg_1148;
    sc_signal< sc_lv<7> > data_28_V_read44_phi_reg_1160;
    sc_signal< sc_lv<7> > data_29_V_read45_phi_reg_1172;
    sc_signal< sc_lv<7> > data_30_V_read46_phi_reg_1184;
    sc_signal< sc_lv<7> > data_31_V_read47_phi_reg_1196;
    sc_signal< sc_lv<16> > res_4_V_write_assign13_reg_1208;
    sc_signal< sc_lv<16> > res_3_V_write_assign11_reg_1222;
    sc_signal< sc_lv<16> > res_2_V_write_assign9_reg_1236;
    sc_signal< sc_lv<16> > res_1_V_write_assign7_reg_1250;
    sc_signal< sc_lv<16> > res_0_V_write_assign5_reg_1264;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_349_p6;
    sc_signal< sc_lv<5> > w_index_fu_1283_p2;
    sc_signal< sc_lv<5> > w_index_reg_1756;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1761;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1761_pp0_iter1_reg;
    sc_signal< sc_lv<7> > tmp_18_fu_1295_p34;
    sc_signal< sc_lv<7> > tmp_18_reg_1765;
    sc_signal< sc_lv<7> > trunc_ln76_fu_1365_p1;
    sc_signal< sc_lv<7> > trunc_ln76_reg_1770;
    sc_signal< sc_lv<7> > tmp_48_reg_1775;
    sc_signal< sc_lv<7> > tmp_49_reg_1780;
    sc_signal< sc_lv<7> > tmp_50_reg_1785;
    sc_signal< sc_lv<7> > tmp_51_reg_1790;
    sc_signal< sc_lv<16> > acc_0_V_fu_1435_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<16> > acc_1_V_fu_1464_p2;
    sc_signal< sc_lv<16> > acc_2_V_fu_1493_p2;
    sc_signal< sc_lv<16> > acc_3_V_fu_1522_p2;
    sc_signal< sc_lv<16> > acc_4_V_fu_1551_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_w_index15_phi_fu_365_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_0_V_read16_rewind_phi_fu_380_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_1_V_read17_rewind_phi_fu_394_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_2_V_read18_rewind_phi_fu_408_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_3_V_read19_rewind_phi_fu_422_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_4_V_read20_rewind_phi_fu_436_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_5_V_read21_rewind_phi_fu_450_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_6_V_read22_rewind_phi_fu_464_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_7_V_read23_rewind_phi_fu_478_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_8_V_read24_rewind_phi_fu_492_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_9_V_read25_rewind_phi_fu_506_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_10_V_read26_rewind_phi_fu_520_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_11_V_read27_rewind_phi_fu_534_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_12_V_read28_rewind_phi_fu_548_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_13_V_read29_rewind_phi_fu_562_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_14_V_read30_rewind_phi_fu_576_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_15_V_read31_rewind_phi_fu_590_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_16_V_read32_rewind_phi_fu_604_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_17_V_read33_rewind_phi_fu_618_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_18_V_read34_rewind_phi_fu_632_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_19_V_read35_rewind_phi_fu_646_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_20_V_read36_rewind_phi_fu_660_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_21_V_read37_rewind_phi_fu_674_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_22_V_read38_rewind_phi_fu_688_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_23_V_read39_rewind_phi_fu_702_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_24_V_read40_rewind_phi_fu_716_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_25_V_read41_rewind_phi_fu_730_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_26_V_read42_rewind_phi_fu_744_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_27_V_read43_rewind_phi_fu_758_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_28_V_read44_rewind_phi_fu_772_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_29_V_read45_rewind_phi_fu_786_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_30_V_read46_rewind_phi_fu_800_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_31_V_read47_rewind_phi_fu_814_p6;
    sc_signal< sc_lv<7> > ap_phi_mux_data_0_V_read16_phi_phi_fu_828_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_0_V_read16_phi_reg_824;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_0_V_read16_phi_reg_824;
    sc_signal< sc_lv<7> > ap_phi_mux_data_1_V_read17_phi_phi_fu_840_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_1_V_read17_phi_reg_836;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_1_V_read17_phi_reg_836;
    sc_signal< sc_lv<7> > ap_phi_mux_data_2_V_read18_phi_phi_fu_852_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_2_V_read18_phi_reg_848;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_2_V_read18_phi_reg_848;
    sc_signal< sc_lv<7> > ap_phi_mux_data_3_V_read19_phi_phi_fu_864_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_3_V_read19_phi_reg_860;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_3_V_read19_phi_reg_860;
    sc_signal< sc_lv<7> > ap_phi_mux_data_4_V_read20_phi_phi_fu_876_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_4_V_read20_phi_reg_872;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_4_V_read20_phi_reg_872;
    sc_signal< sc_lv<7> > ap_phi_mux_data_5_V_read21_phi_phi_fu_888_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_5_V_read21_phi_reg_884;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_5_V_read21_phi_reg_884;
    sc_signal< sc_lv<7> > ap_phi_mux_data_6_V_read22_phi_phi_fu_900_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_6_V_read22_phi_reg_896;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_6_V_read22_phi_reg_896;
    sc_signal< sc_lv<7> > ap_phi_mux_data_7_V_read23_phi_phi_fu_912_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_7_V_read23_phi_reg_908;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_7_V_read23_phi_reg_908;
    sc_signal< sc_lv<7> > ap_phi_mux_data_8_V_read24_phi_phi_fu_924_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_8_V_read24_phi_reg_920;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_8_V_read24_phi_reg_920;
    sc_signal< sc_lv<7> > ap_phi_mux_data_9_V_read25_phi_phi_fu_936_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_9_V_read25_phi_reg_932;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_9_V_read25_phi_reg_932;
    sc_signal< sc_lv<7> > ap_phi_mux_data_10_V_read26_phi_phi_fu_948_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_10_V_read26_phi_reg_944;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_10_V_read26_phi_reg_944;
    sc_signal< sc_lv<7> > ap_phi_mux_data_11_V_read27_phi_phi_fu_960_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_11_V_read27_phi_reg_956;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_11_V_read27_phi_reg_956;
    sc_signal< sc_lv<7> > ap_phi_mux_data_12_V_read28_phi_phi_fu_972_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_12_V_read28_phi_reg_968;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_12_V_read28_phi_reg_968;
    sc_signal< sc_lv<7> > ap_phi_mux_data_13_V_read29_phi_phi_fu_984_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_13_V_read29_phi_reg_980;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_13_V_read29_phi_reg_980;
    sc_signal< sc_lv<7> > ap_phi_mux_data_14_V_read30_phi_phi_fu_996_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_14_V_read30_phi_reg_992;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_14_V_read30_phi_reg_992;
    sc_signal< sc_lv<7> > ap_phi_mux_data_15_V_read31_phi_phi_fu_1008_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_15_V_read31_phi_reg_1004;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_15_V_read31_phi_reg_1004;
    sc_signal< sc_lv<7> > ap_phi_mux_data_16_V_read32_phi_phi_fu_1020_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_16_V_read32_phi_reg_1016;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_16_V_read32_phi_reg_1016;
    sc_signal< sc_lv<7> > ap_phi_mux_data_17_V_read33_phi_phi_fu_1032_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_17_V_read33_phi_reg_1028;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_17_V_read33_phi_reg_1028;
    sc_signal< sc_lv<7> > ap_phi_mux_data_18_V_read34_phi_phi_fu_1044_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_18_V_read34_phi_reg_1040;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_18_V_read34_phi_reg_1040;
    sc_signal< sc_lv<7> > ap_phi_mux_data_19_V_read35_phi_phi_fu_1056_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_19_V_read35_phi_reg_1052;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_19_V_read35_phi_reg_1052;
    sc_signal< sc_lv<7> > ap_phi_mux_data_20_V_read36_phi_phi_fu_1068_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_20_V_read36_phi_reg_1064;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_20_V_read36_phi_reg_1064;
    sc_signal< sc_lv<7> > ap_phi_mux_data_21_V_read37_phi_phi_fu_1080_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_21_V_read37_phi_reg_1076;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_21_V_read37_phi_reg_1076;
    sc_signal< sc_lv<7> > ap_phi_mux_data_22_V_read38_phi_phi_fu_1092_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_22_V_read38_phi_reg_1088;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_22_V_read38_phi_reg_1088;
    sc_signal< sc_lv<7> > ap_phi_mux_data_23_V_read39_phi_phi_fu_1104_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_23_V_read39_phi_reg_1100;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_23_V_read39_phi_reg_1100;
    sc_signal< sc_lv<7> > ap_phi_mux_data_24_V_read40_phi_phi_fu_1116_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_24_V_read40_phi_reg_1112;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_24_V_read40_phi_reg_1112;
    sc_signal< sc_lv<7> > ap_phi_mux_data_25_V_read41_phi_phi_fu_1128_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_25_V_read41_phi_reg_1124;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_25_V_read41_phi_reg_1124;
    sc_signal< sc_lv<7> > ap_phi_mux_data_26_V_read42_phi_phi_fu_1140_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_26_V_read42_phi_reg_1136;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_26_V_read42_phi_reg_1136;
    sc_signal< sc_lv<7> > ap_phi_mux_data_27_V_read43_phi_phi_fu_1152_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_27_V_read43_phi_reg_1148;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_27_V_read43_phi_reg_1148;
    sc_signal< sc_lv<7> > ap_phi_mux_data_28_V_read44_phi_phi_fu_1164_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_28_V_read44_phi_reg_1160;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_28_V_read44_phi_reg_1160;
    sc_signal< sc_lv<7> > ap_phi_mux_data_29_V_read45_phi_phi_fu_1176_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_29_V_read45_phi_reg_1172;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_29_V_read45_phi_reg_1172;
    sc_signal< sc_lv<7> > ap_phi_mux_data_30_V_read46_phi_phi_fu_1188_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_30_V_read46_phi_reg_1184;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_30_V_read46_phi_reg_1184;
    sc_signal< sc_lv<7> > ap_phi_mux_data_31_V_read47_phi_phi_fu_1200_p4;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter0_data_31_V_read47_phi_reg_1196;
    sc_signal< sc_lv<7> > ap_phi_reg_pp0_iter1_data_31_V_read47_phi_reg_1196;
    sc_signal< sc_lv<64> > zext_ln76_fu_1278_p1;
    sc_signal< sc_lv<7> > mul_ln1118_fu_1415_p0;
    sc_signal< sc_lv<14> > sext_ln1116_fu_1409_p1;
    sc_signal< sc_lv<7> > mul_ln1118_fu_1415_p1;
    sc_signal< sc_lv<14> > mul_ln1118_fu_1415_p2;
    sc_signal< sc_lv<12> > trunc_ln_fu_1421_p4;
    sc_signal< sc_lv<16> > sext_ln708_fu_1431_p1;
    sc_signal< sc_lv<7> > mul_ln1118_51_fu_1444_p0;
    sc_signal< sc_lv<7> > mul_ln1118_51_fu_1444_p1;
    sc_signal< sc_lv<14> > mul_ln1118_51_fu_1444_p2;
    sc_signal< sc_lv<12> > trunc_ln708_176_fu_1450_p4;
    sc_signal< sc_lv<16> > sext_ln708_47_fu_1460_p1;
    sc_signal< sc_lv<7> > mul_ln1118_52_fu_1473_p0;
    sc_signal< sc_lv<7> > mul_ln1118_52_fu_1473_p1;
    sc_signal< sc_lv<14> > mul_ln1118_52_fu_1473_p2;
    sc_signal< sc_lv<12> > trunc_ln708_177_fu_1479_p4;
    sc_signal< sc_lv<16> > sext_ln708_48_fu_1489_p1;
    sc_signal< sc_lv<7> > mul_ln1118_53_fu_1502_p0;
    sc_signal< sc_lv<7> > mul_ln1118_53_fu_1502_p1;
    sc_signal< sc_lv<14> > mul_ln1118_53_fu_1502_p2;
    sc_signal< sc_lv<12> > trunc_ln708_178_fu_1508_p4;
    sc_signal< sc_lv<16> > sext_ln708_49_fu_1518_p1;
    sc_signal< sc_lv<7> > mul_ln1118_54_fu_1531_p0;
    sc_signal< sc_lv<7> > mul_ln1118_54_fu_1531_p1;
    sc_signal< sc_lv<14> > mul_ln1118_54_fu_1531_p2;
    sc_signal< sc_lv<12> > trunc_ln708_179_fu_1537_p4;
    sc_signal< sc_lv<16> > sext_ln708_50_fu_1547_p1;
    sc_signal< sc_lv<16> > ap_return_0_preg;
    sc_signal< sc_lv<16> > ap_return_1_preg;
    sc_signal< sc_lv<16> > ap_return_2_preg;
    sc_signal< sc_lv<16> > ap_return_3_preg;
    sc_signal< sc_lv<16> > ap_return_4_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_346;
    sc_signal< bool > ap_condition_40;
    sc_signal< bool > ap_condition_340;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<16> ap_const_lv16_180;
    static const sc_lv<16> ap_const_lv16_A0;
    static const sc_lv<16> ap_const_lv16_FEA0;
    static const sc_lv<16> ap_const_lv16_FF60;
    static const sc_lv<16> ap_const_lv16_FFC0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1435_p2();
    void thread_acc_1_V_fu_1464_p2();
    void thread_acc_2_V_fu_1493_p2();
    void thread_acc_3_V_fu_1522_p2();
    void thread_acc_4_V_fu_1551_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_340();
    void thread_ap_condition_346();
    void thread_ap_condition_40();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_phi_mux_data_0_V_read16_phi_phi_fu_828_p4();
    void thread_ap_phi_mux_data_0_V_read16_rewind_phi_fu_380_p6();
    void thread_ap_phi_mux_data_10_V_read26_phi_phi_fu_948_p4();
    void thread_ap_phi_mux_data_10_V_read26_rewind_phi_fu_520_p6();
    void thread_ap_phi_mux_data_11_V_read27_phi_phi_fu_960_p4();
    void thread_ap_phi_mux_data_11_V_read27_rewind_phi_fu_534_p6();
    void thread_ap_phi_mux_data_12_V_read28_phi_phi_fu_972_p4();
    void thread_ap_phi_mux_data_12_V_read28_rewind_phi_fu_548_p6();
    void thread_ap_phi_mux_data_13_V_read29_phi_phi_fu_984_p4();
    void thread_ap_phi_mux_data_13_V_read29_rewind_phi_fu_562_p6();
    void thread_ap_phi_mux_data_14_V_read30_phi_phi_fu_996_p4();
    void thread_ap_phi_mux_data_14_V_read30_rewind_phi_fu_576_p6();
    void thread_ap_phi_mux_data_15_V_read31_phi_phi_fu_1008_p4();
    void thread_ap_phi_mux_data_15_V_read31_rewind_phi_fu_590_p6();
    void thread_ap_phi_mux_data_16_V_read32_phi_phi_fu_1020_p4();
    void thread_ap_phi_mux_data_16_V_read32_rewind_phi_fu_604_p6();
    void thread_ap_phi_mux_data_17_V_read33_phi_phi_fu_1032_p4();
    void thread_ap_phi_mux_data_17_V_read33_rewind_phi_fu_618_p6();
    void thread_ap_phi_mux_data_18_V_read34_phi_phi_fu_1044_p4();
    void thread_ap_phi_mux_data_18_V_read34_rewind_phi_fu_632_p6();
    void thread_ap_phi_mux_data_19_V_read35_phi_phi_fu_1056_p4();
    void thread_ap_phi_mux_data_19_V_read35_rewind_phi_fu_646_p6();
    void thread_ap_phi_mux_data_1_V_read17_phi_phi_fu_840_p4();
    void thread_ap_phi_mux_data_1_V_read17_rewind_phi_fu_394_p6();
    void thread_ap_phi_mux_data_20_V_read36_phi_phi_fu_1068_p4();
    void thread_ap_phi_mux_data_20_V_read36_rewind_phi_fu_660_p6();
    void thread_ap_phi_mux_data_21_V_read37_phi_phi_fu_1080_p4();
    void thread_ap_phi_mux_data_21_V_read37_rewind_phi_fu_674_p6();
    void thread_ap_phi_mux_data_22_V_read38_phi_phi_fu_1092_p4();
    void thread_ap_phi_mux_data_22_V_read38_rewind_phi_fu_688_p6();
    void thread_ap_phi_mux_data_23_V_read39_phi_phi_fu_1104_p4();
    void thread_ap_phi_mux_data_23_V_read39_rewind_phi_fu_702_p6();
    void thread_ap_phi_mux_data_24_V_read40_phi_phi_fu_1116_p4();
    void thread_ap_phi_mux_data_24_V_read40_rewind_phi_fu_716_p6();
    void thread_ap_phi_mux_data_25_V_read41_phi_phi_fu_1128_p4();
    void thread_ap_phi_mux_data_25_V_read41_rewind_phi_fu_730_p6();
    void thread_ap_phi_mux_data_26_V_read42_phi_phi_fu_1140_p4();
    void thread_ap_phi_mux_data_26_V_read42_rewind_phi_fu_744_p6();
    void thread_ap_phi_mux_data_27_V_read43_phi_phi_fu_1152_p4();
    void thread_ap_phi_mux_data_27_V_read43_rewind_phi_fu_758_p6();
    void thread_ap_phi_mux_data_28_V_read44_phi_phi_fu_1164_p4();
    void thread_ap_phi_mux_data_28_V_read44_rewind_phi_fu_772_p6();
    void thread_ap_phi_mux_data_29_V_read45_phi_phi_fu_1176_p4();
    void thread_ap_phi_mux_data_29_V_read45_rewind_phi_fu_786_p6();
    void thread_ap_phi_mux_data_2_V_read18_phi_phi_fu_852_p4();
    void thread_ap_phi_mux_data_2_V_read18_rewind_phi_fu_408_p6();
    void thread_ap_phi_mux_data_30_V_read46_phi_phi_fu_1188_p4();
    void thread_ap_phi_mux_data_30_V_read46_rewind_phi_fu_800_p6();
    void thread_ap_phi_mux_data_31_V_read47_phi_phi_fu_1200_p4();
    void thread_ap_phi_mux_data_31_V_read47_rewind_phi_fu_814_p6();
    void thread_ap_phi_mux_data_3_V_read19_phi_phi_fu_864_p4();
    void thread_ap_phi_mux_data_3_V_read19_rewind_phi_fu_422_p6();
    void thread_ap_phi_mux_data_4_V_read20_phi_phi_fu_876_p4();
    void thread_ap_phi_mux_data_4_V_read20_rewind_phi_fu_436_p6();
    void thread_ap_phi_mux_data_5_V_read21_phi_phi_fu_888_p4();
    void thread_ap_phi_mux_data_5_V_read21_rewind_phi_fu_450_p6();
    void thread_ap_phi_mux_data_6_V_read22_phi_phi_fu_900_p4();
    void thread_ap_phi_mux_data_6_V_read22_rewind_phi_fu_464_p6();
    void thread_ap_phi_mux_data_7_V_read23_phi_phi_fu_912_p4();
    void thread_ap_phi_mux_data_7_V_read23_rewind_phi_fu_478_p6();
    void thread_ap_phi_mux_data_8_V_read24_phi_phi_fu_924_p4();
    void thread_ap_phi_mux_data_8_V_read24_rewind_phi_fu_492_p6();
    void thread_ap_phi_mux_data_9_V_read25_phi_phi_fu_936_p4();
    void thread_ap_phi_mux_data_9_V_read25_rewind_phi_fu_506_p6();
    void thread_ap_phi_mux_do_init_phi_fu_349_p6();
    void thread_ap_phi_mux_w_index15_phi_fu_365_p6();
    void thread_ap_phi_reg_pp0_iter0_data_0_V_read16_phi_reg_824();
    void thread_ap_phi_reg_pp0_iter0_data_10_V_read26_phi_reg_944();
    void thread_ap_phi_reg_pp0_iter0_data_11_V_read27_phi_reg_956();
    void thread_ap_phi_reg_pp0_iter0_data_12_V_read28_phi_reg_968();
    void thread_ap_phi_reg_pp0_iter0_data_13_V_read29_phi_reg_980();
    void thread_ap_phi_reg_pp0_iter0_data_14_V_read30_phi_reg_992();
    void thread_ap_phi_reg_pp0_iter0_data_15_V_read31_phi_reg_1004();
    void thread_ap_phi_reg_pp0_iter0_data_16_V_read32_phi_reg_1016();
    void thread_ap_phi_reg_pp0_iter0_data_17_V_read33_phi_reg_1028();
    void thread_ap_phi_reg_pp0_iter0_data_18_V_read34_phi_reg_1040();
    void thread_ap_phi_reg_pp0_iter0_data_19_V_read35_phi_reg_1052();
    void thread_ap_phi_reg_pp0_iter0_data_1_V_read17_phi_reg_836();
    void thread_ap_phi_reg_pp0_iter0_data_20_V_read36_phi_reg_1064();
    void thread_ap_phi_reg_pp0_iter0_data_21_V_read37_phi_reg_1076();
    void thread_ap_phi_reg_pp0_iter0_data_22_V_read38_phi_reg_1088();
    void thread_ap_phi_reg_pp0_iter0_data_23_V_read39_phi_reg_1100();
    void thread_ap_phi_reg_pp0_iter0_data_24_V_read40_phi_reg_1112();
    void thread_ap_phi_reg_pp0_iter0_data_25_V_read41_phi_reg_1124();
    void thread_ap_phi_reg_pp0_iter0_data_26_V_read42_phi_reg_1136();
    void thread_ap_phi_reg_pp0_iter0_data_27_V_read43_phi_reg_1148();
    void thread_ap_phi_reg_pp0_iter0_data_28_V_read44_phi_reg_1160();
    void thread_ap_phi_reg_pp0_iter0_data_29_V_read45_phi_reg_1172();
    void thread_ap_phi_reg_pp0_iter0_data_2_V_read18_phi_reg_848();
    void thread_ap_phi_reg_pp0_iter0_data_30_V_read46_phi_reg_1184();
    void thread_ap_phi_reg_pp0_iter0_data_31_V_read47_phi_reg_1196();
    void thread_ap_phi_reg_pp0_iter0_data_3_V_read19_phi_reg_860();
    void thread_ap_phi_reg_pp0_iter0_data_4_V_read20_phi_reg_872();
    void thread_ap_phi_reg_pp0_iter0_data_5_V_read21_phi_reg_884();
    void thread_ap_phi_reg_pp0_iter0_data_6_V_read22_phi_reg_896();
    void thread_ap_phi_reg_pp0_iter0_data_7_V_read23_phi_reg_908();
    void thread_ap_phi_reg_pp0_iter0_data_8_V_read24_phi_reg_920();
    void thread_ap_phi_reg_pp0_iter0_data_9_V_read25_phi_reg_932();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_icmp_ln64_fu_1289_p2();
    void thread_mul_ln1118_51_fu_1444_p0();
    void thread_mul_ln1118_51_fu_1444_p1();
    void thread_mul_ln1118_51_fu_1444_p2();
    void thread_mul_ln1118_52_fu_1473_p0();
    void thread_mul_ln1118_52_fu_1473_p1();
    void thread_mul_ln1118_52_fu_1473_p2();
    void thread_mul_ln1118_53_fu_1502_p0();
    void thread_mul_ln1118_53_fu_1502_p1();
    void thread_mul_ln1118_53_fu_1502_p2();
    void thread_mul_ln1118_54_fu_1531_p0();
    void thread_mul_ln1118_54_fu_1531_p1();
    void thread_mul_ln1118_54_fu_1531_p2();
    void thread_mul_ln1118_fu_1415_p0();
    void thread_mul_ln1118_fu_1415_p1();
    void thread_mul_ln1118_fu_1415_p2();
    void thread_sext_ln1116_fu_1409_p1();
    void thread_sext_ln708_47_fu_1460_p1();
    void thread_sext_ln708_48_fu_1489_p1();
    void thread_sext_ln708_49_fu_1518_p1();
    void thread_sext_ln708_50_fu_1547_p1();
    void thread_sext_ln708_fu_1431_p1();
    void thread_trunc_ln708_176_fu_1450_p4();
    void thread_trunc_ln708_177_fu_1479_p4();
    void thread_trunc_ln708_178_fu_1508_p4();
    void thread_trunc_ln708_179_fu_1537_p4();
    void thread_trunc_ln76_fu_1365_p1();
    void thread_trunc_ln_fu_1421_p4();
    void thread_w11_V_address0();
    void thread_w11_V_ce0();
    void thread_w_index_fu_1283_p2();
    void thread_zext_ln76_fu_1278_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
