#-----------------------------------------------------------
# Vivado Lab Edition v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# 
# Start of session at: Tue Feb 14 18:58:13 2023
# Process ID: 24260
# Current directory: /home/ketilroe/uio/workspace/zynq7020_basic_examples/non_project_mode/build_project
# Command line: vivado_lab -mode tcl
# Log file: /home/ketilroe/uio/workspace/zynq7020_basic_examples/non_project_mode/build_project/vivado_lab.log
# Journal file: /home/ketilroe/uio/workspace/zynq7020_basic_examples/non_project_mode/build_project/vivado_lab.jou
# Running On: asic, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 8, Host memory: 14551 MB
#-----------------------------------------------------------
source program_fpga.tcl 
# open_hw_manager
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:10:28
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
# set_property PROGRAM.FILE {my_proj.bit} [lindex [get_hw_devices] 1]
# program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
# close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
# close_hw_manager
exit
INFO: [Common 17-206] Exiting vivado_lab at Tue Feb 14 18:59:01 2023...
