/****
 * Copyright (c) 2011-2018, NVIDIA CORPORATION. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *  * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *  * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *  * Neither the name of NVIDIA CORPORATION nor the names of its
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
 * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 ****/

#pragma once

#include <assert.h>
#include <mp.h>
#include <gdsync/device.cuh>

namespace mp {

    namespace mlx5 {

        typedef gdsync::isem32_t isem32_t;

        int get_descriptors(isem32_t *psem, uint32_t *ptr, uint32_t value);

        typedef struct send_desc {
            gdsync::isem32_t dbrec;
            gdsync::isem64_t db;
        } send_desc_t;

        int get_descriptors(send_desc_t *sreq, mp_request_t *req);

        typedef struct wait_desc {
            gdsync::wait_cond_t sema_cond;
            gdsync::isem32_t sema;
            gdsync::isem32_t flag;
        } wait_desc_t ;

        int get_descriptors(wait_desc_t *wreq, mp_request_t *req);
    } // mlx5

#if defined(__CUDACC__)
    namespace device {

        namespace mlx5 {

            using namespace gdsync::device;

            __device__ inline void send(mp::mlx5::send_desc_t &info) {
                release(info.dbrec);
                __threadfence_system();
                release(info.db);
            }
            __device__ inline int wait(mp::mlx5::wait_desc_t &info) {
                return gdsync::device::wait(info.sema, info.sema_cond);
            }
            __device__ inline void signal(mp::mlx5::wait_desc_t &info) {
                release(info.flag);
                //__threadfence_system();
            }

            __global__ void send_op_kernel(mp::mlx5::send_desc_t *desc, uint32_t *index, uint32_t *max_num)
            {
                uint32_t idx = *index;
                uint32_t mn = *max_num;

                // When creating a graph, we add dependency with the previous send node.
                // Hence, we won't have race of two threads updating index.
                *index = (idx + 1) % mn;

                mp::device::mlx5::send(desc[idx]);
            }

            __global__ void wait_op_kernel(mp::mlx5::wait_desc_t *desc, uint32_t *index, uint32_t *max_num)
            {
                uint32_t idx = *index;
                uint32_t mn = *max_num;

                // When creating a graph, we add dependency with the previous wait node.
                // Hence, we won't have race of two threads updating index.
                *index = (idx + 1) % mn;

                mp::device::mlx5::wait(desc[idx]);
                mp::device::mlx5::signal(desc[idx]);
            }
        }

    } // device
#endif

} // mp
