#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x59e98f541910 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59e98f567880 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x59e98f570670 .functor NOT 1, L_0x59e98f597a10, C4<0>, C4<0>, C4<0>;
L_0x59e98f5977a0 .functor XOR 1, L_0x59e98f597640, L_0x59e98f597700, C4<0>, C4<0>;
L_0x59e98f597900 .functor XOR 1, L_0x59e98f5977a0, L_0x59e98f597860, C4<0>, C4<0>;
v0x59e98f5927d0_0 .net *"_ivl_10", 0 0, L_0x59e98f597860;  1 drivers
v0x59e98f5928d0_0 .net *"_ivl_12", 0 0, L_0x59e98f597900;  1 drivers
v0x59e98f5929b0_0 .net *"_ivl_2", 0 0, L_0x59e98f594580;  1 drivers
v0x59e98f592a70_0 .net *"_ivl_4", 0 0, L_0x59e98f597640;  1 drivers
v0x59e98f592b50_0 .net *"_ivl_6", 0 0, L_0x59e98f597700;  1 drivers
v0x59e98f592c80_0 .net *"_ivl_8", 0 0, L_0x59e98f5977a0;  1 drivers
v0x59e98f592d60_0 .net "a", 0 0, v0x59e98f58ec60_0;  1 drivers
v0x59e98f592e00_0 .net "b", 0 0, v0x59e98f58ed00_0;  1 drivers
v0x59e98f592ea0_0 .net "c", 0 0, v0x59e98f58eda0_0;  1 drivers
v0x59e98f592f40_0 .var "clk", 0 0;
v0x59e98f592fe0_0 .net "d", 0 0, v0x59e98f58eee0_0;  1 drivers
v0x59e98f593080_0 .net "q_dut", 0 0, L_0x59e98f5974e0;  1 drivers
v0x59e98f593120_0 .net "q_ref", 0 0, L_0x59e98f546a60;  1 drivers
v0x59e98f5931c0_0 .var/2u "stats1", 159 0;
v0x59e98f593260_0 .var/2u "strobe", 0 0;
v0x59e98f593300_0 .net "tb_match", 0 0, L_0x59e98f597a10;  1 drivers
v0x59e98f5933c0_0 .net "tb_mismatch", 0 0, L_0x59e98f570670;  1 drivers
v0x59e98f593480_0 .net "wavedrom_enable", 0 0, v0x59e98f58efd0_0;  1 drivers
v0x59e98f593520_0 .net "wavedrom_title", 511 0, v0x59e98f58f070_0;  1 drivers
L_0x59e98f594580 .concat [ 1 0 0 0], L_0x59e98f546a60;
L_0x59e98f597640 .concat [ 1 0 0 0], L_0x59e98f546a60;
L_0x59e98f597700 .concat [ 1 0 0 0], L_0x59e98f5974e0;
L_0x59e98f597860 .concat [ 1 0 0 0], L_0x59e98f546a60;
L_0x59e98f597a10 .cmp/eeq 1, L_0x59e98f594580, L_0x59e98f597900;
S_0x59e98f551f20 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x59e98f567880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x59e98f546a60 .functor OR 1, v0x59e98f58eda0_0, v0x59e98f58ed00_0, C4<0>, C4<0>;
v0x59e98f570810_0 .net "a", 0 0, v0x59e98f58ec60_0;  alias, 1 drivers
v0x59e98f5708b0_0 .net "b", 0 0, v0x59e98f58ed00_0;  alias, 1 drivers
v0x59e98f546bc0_0 .net "c", 0 0, v0x59e98f58eda0_0;  alias, 1 drivers
v0x59e98f546c60_0 .net "d", 0 0, v0x59e98f58eee0_0;  alias, 1 drivers
v0x59e98f58e2a0_0 .net "q", 0 0, L_0x59e98f546a60;  alias, 1 drivers
S_0x59e98f58e450 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x59e98f567880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x59e98f58ec60_0 .var "a", 0 0;
v0x59e98f58ed00_0 .var "b", 0 0;
v0x59e98f58eda0_0 .var "c", 0 0;
v0x59e98f58ee40_0 .net "clk", 0 0, v0x59e98f592f40_0;  1 drivers
v0x59e98f58eee0_0 .var "d", 0 0;
v0x59e98f58efd0_0 .var "wavedrom_enable", 0 0;
v0x59e98f58f070_0 .var "wavedrom_title", 511 0;
E_0x59e98f5586c0/0 .event negedge, v0x59e98f58ee40_0;
E_0x59e98f5586c0/1 .event posedge, v0x59e98f58ee40_0;
E_0x59e98f5586c0 .event/or E_0x59e98f5586c0/0, E_0x59e98f5586c0/1;
E_0x59e98f558910 .event posedge, v0x59e98f58ee40_0;
E_0x59e98f53e820 .event negedge, v0x59e98f58ee40_0;
S_0x59e98f58e760 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x59e98f58e450;
 .timescale -12 -12;
v0x59e98f58e960_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x59e98f58ea60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x59e98f58e450;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x59e98f58f1d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x59e98f567880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x59e98f55e1b0 .functor NOT 1, v0x59e98f58ec60_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f593780 .functor NOT 1, v0x59e98f58ed00_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f593840 .functor AND 1, L_0x59e98f55e1b0, L_0x59e98f593780, C4<1>, C4<1>;
L_0x59e98f5938e0 .functor NOT 1, v0x59e98f58eda0_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f593980 .functor AND 1, L_0x59e98f593840, L_0x59e98f5938e0, C4<1>, C4<1>;
L_0x59e98f593a40 .functor NOT 1, v0x59e98f58eee0_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f593b80 .functor AND 1, L_0x59e98f593980, L_0x59e98f593a40, C4<1>, C4<1>;
L_0x59e98f593c40 .functor NOT 1, v0x59e98f58ec60_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f593d00 .functor NOT 1, v0x59e98f58ed00_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f593d70 .functor AND 1, L_0x59e98f593c40, L_0x59e98f593d00, C4<1>, C4<1>;
L_0x59e98f593ee0 .functor NOT 1, v0x59e98f58eda0_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f593f50 .functor AND 1, L_0x59e98f593d70, L_0x59e98f593ee0, C4<1>, C4<1>;
L_0x59e98f594080 .functor AND 1, L_0x59e98f593f50, v0x59e98f58eee0_0, C4<1>, C4<1>;
L_0x59e98f594140 .functor NOT 1, v0x59e98f58ec60_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f594010 .functor NOT 1, v0x59e98f58ed00_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f594230 .functor AND 1, L_0x59e98f594140, L_0x59e98f594010, C4<1>, C4<1>;
L_0x59e98f594400 .functor AND 1, L_0x59e98f594230, v0x59e98f58eda0_0, C4<1>, C4<1>;
L_0x59e98f5944c0 .functor AND 1, L_0x59e98f594400, v0x59e98f58eee0_0, C4<1>, C4<1>;
L_0x59e98f594620 .functor NOT 1, v0x59e98f58ec60_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f594690 .functor NOT 1, v0x59e98f58ed00_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f5948c0 .functor AND 1, L_0x59e98f594620, L_0x59e98f594690, C4<1>, C4<1>;
L_0x59e98f594a00 .functor AND 1, L_0x59e98f5948c0, v0x59e98f58eda0_0, C4<1>, C4<1>;
L_0x59e98f594c90 .functor NOT 1, v0x59e98f58eee0_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f594d00 .functor AND 1, L_0x59e98f594a00, L_0x59e98f594c90, C4<1>, C4<1>;
L_0x59e98f594ee0 .functor NOT 1, v0x59e98f58ec60_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f595060 .functor AND 1, L_0x59e98f594ee0, v0x59e98f58ed00_0, C4<1>, C4<1>;
L_0x59e98f595200 .functor NOT 1, v0x59e98f58eda0_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f595270 .functor AND 1, L_0x59e98f595060, L_0x59e98f595200, C4<1>, C4<1>;
L_0x59e98f5954a0 .functor AND 1, L_0x59e98f595270, v0x59e98f58eee0_0, C4<1>, C4<1>;
L_0x59e98f595670 .functor NOT 1, v0x59e98f58ec60_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f5957e0 .functor AND 1, L_0x59e98f595670, v0x59e98f58ed00_0, C4<1>, C4<1>;
L_0x59e98f5958a0 .functor NOT 1, v0x59e98f58eda0_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f595a20 .functor AND 1, L_0x59e98f5957e0, L_0x59e98f5958a0, C4<1>, C4<1>;
L_0x59e98f595b60 .functor NOT 1, v0x59e98f58eee0_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f595cf0 .functor AND 1, L_0x59e98f595a20, L_0x59e98f595b60, C4<1>, C4<1>;
L_0x59e98f595e00 .functor NOT 1, v0x59e98f58ec60_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f595bd0 .functor AND 1, L_0x59e98f595e00, v0x59e98f58ed00_0, C4<1>, C4<1>;
L_0x59e98f595fa0 .functor AND 1, L_0x59e98f595bd0, v0x59e98f58eda0_0, C4<1>, C4<1>;
L_0x59e98f596150 .functor NOT 1, v0x59e98f58eee0_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f5961c0 .functor AND 1, L_0x59e98f595fa0, L_0x59e98f596150, C4<1>, C4<1>;
L_0x59e98f596450 .functor NOT 1, v0x59e98f58ed00_0, C4<0>, C4<0>, C4<0>;
L_0x59e98f5964c0 .functor AND 1, v0x59e98f58ec60_0, L_0x59e98f596450, C4<1>, C4<1>;
L_0x59e98f5966e0 .functor AND 1, L_0x59e98f5964c0, v0x59e98f58eda0_0, C4<1>, C4<1>;
L_0x59e98f5967a0 .functor AND 1, L_0x59e98f5966e0, v0x59e98f58eee0_0, C4<1>, C4<1>;
L_0x59e98f5969d0 .functor OR 1, L_0x59e98f593b80, L_0x59e98f594080, C4<0>, C4<0>;
L_0x59e98f596ae0 .functor OR 1, L_0x59e98f5969d0, L_0x59e98f5944c0, C4<0>, C4<0>;
L_0x59e98f596d70 .functor OR 1, L_0x59e98f596ae0, L_0x59e98f594d00, C4<0>, C4<0>;
L_0x59e98f596e80 .functor OR 1, L_0x59e98f596d70, L_0x59e98f5954a0, C4<0>, C4<0>;
L_0x59e98f597120 .functor OR 1, L_0x59e98f596e80, L_0x59e98f595cf0, C4<0>, C4<0>;
L_0x59e98f597230 .functor OR 1, L_0x59e98f597120, L_0x59e98f5961c0, C4<0>, C4<0>;
L_0x59e98f5974e0 .functor OR 1, L_0x59e98f597230, L_0x59e98f5967a0, C4<0>, C4<0>;
v0x59e98f58f3b0_0 .net *"_ivl_0", 0 0, L_0x59e98f55e1b0;  1 drivers
v0x59e98f58f490_0 .net *"_ivl_10", 0 0, L_0x59e98f593a40;  1 drivers
v0x59e98f58f570_0 .net *"_ivl_14", 0 0, L_0x59e98f593c40;  1 drivers
v0x59e98f58f660_0 .net *"_ivl_16", 0 0, L_0x59e98f593d00;  1 drivers
v0x59e98f58f740_0 .net *"_ivl_18", 0 0, L_0x59e98f593d70;  1 drivers
v0x59e98f58f870_0 .net *"_ivl_2", 0 0, L_0x59e98f593780;  1 drivers
v0x59e98f58f950_0 .net *"_ivl_20", 0 0, L_0x59e98f593ee0;  1 drivers
v0x59e98f58fa30_0 .net *"_ivl_22", 0 0, L_0x59e98f593f50;  1 drivers
v0x59e98f58fb10_0 .net *"_ivl_26", 0 0, L_0x59e98f594140;  1 drivers
v0x59e98f58fbf0_0 .net *"_ivl_28", 0 0, L_0x59e98f594010;  1 drivers
v0x59e98f58fcd0_0 .net *"_ivl_30", 0 0, L_0x59e98f594230;  1 drivers
v0x59e98f58fdb0_0 .net *"_ivl_32", 0 0, L_0x59e98f594400;  1 drivers
v0x59e98f58fe90_0 .net *"_ivl_36", 0 0, L_0x59e98f594620;  1 drivers
v0x59e98f58ff70_0 .net *"_ivl_38", 0 0, L_0x59e98f594690;  1 drivers
v0x59e98f590050_0 .net *"_ivl_4", 0 0, L_0x59e98f593840;  1 drivers
v0x59e98f590130_0 .net *"_ivl_40", 0 0, L_0x59e98f5948c0;  1 drivers
v0x59e98f590210_0 .net *"_ivl_42", 0 0, L_0x59e98f594a00;  1 drivers
v0x59e98f5902f0_0 .net *"_ivl_44", 0 0, L_0x59e98f594c90;  1 drivers
v0x59e98f5903d0_0 .net *"_ivl_48", 0 0, L_0x59e98f594ee0;  1 drivers
v0x59e98f5904b0_0 .net *"_ivl_50", 0 0, L_0x59e98f595060;  1 drivers
v0x59e98f590590_0 .net *"_ivl_52", 0 0, L_0x59e98f595200;  1 drivers
v0x59e98f590670_0 .net *"_ivl_54", 0 0, L_0x59e98f595270;  1 drivers
v0x59e98f590750_0 .net *"_ivl_58", 0 0, L_0x59e98f595670;  1 drivers
v0x59e98f590830_0 .net *"_ivl_6", 0 0, L_0x59e98f5938e0;  1 drivers
v0x59e98f590910_0 .net *"_ivl_60", 0 0, L_0x59e98f5957e0;  1 drivers
v0x59e98f5909f0_0 .net *"_ivl_62", 0 0, L_0x59e98f5958a0;  1 drivers
v0x59e98f590ad0_0 .net *"_ivl_64", 0 0, L_0x59e98f595a20;  1 drivers
v0x59e98f590bb0_0 .net *"_ivl_66", 0 0, L_0x59e98f595b60;  1 drivers
v0x59e98f590c90_0 .net *"_ivl_70", 0 0, L_0x59e98f595e00;  1 drivers
v0x59e98f590d70_0 .net *"_ivl_72", 0 0, L_0x59e98f595bd0;  1 drivers
v0x59e98f590e50_0 .net *"_ivl_74", 0 0, L_0x59e98f595fa0;  1 drivers
v0x59e98f590f30_0 .net *"_ivl_76", 0 0, L_0x59e98f596150;  1 drivers
v0x59e98f591010_0 .net *"_ivl_8", 0 0, L_0x59e98f593980;  1 drivers
v0x59e98f591300_0 .net *"_ivl_80", 0 0, L_0x59e98f596450;  1 drivers
v0x59e98f5913e0_0 .net *"_ivl_82", 0 0, L_0x59e98f5964c0;  1 drivers
v0x59e98f5914c0_0 .net *"_ivl_84", 0 0, L_0x59e98f5966e0;  1 drivers
v0x59e98f5915a0_0 .net *"_ivl_88", 0 0, L_0x59e98f5969d0;  1 drivers
v0x59e98f591680_0 .net *"_ivl_90", 0 0, L_0x59e98f596ae0;  1 drivers
v0x59e98f591760_0 .net *"_ivl_92", 0 0, L_0x59e98f596d70;  1 drivers
v0x59e98f591840_0 .net *"_ivl_94", 0 0, L_0x59e98f596e80;  1 drivers
v0x59e98f591920_0 .net *"_ivl_96", 0 0, L_0x59e98f597120;  1 drivers
v0x59e98f591a00_0 .net *"_ivl_98", 0 0, L_0x59e98f597230;  1 drivers
v0x59e98f591ae0_0 .net "a", 0 0, v0x59e98f58ec60_0;  alias, 1 drivers
v0x59e98f591b80_0 .net "b", 0 0, v0x59e98f58ed00_0;  alias, 1 drivers
v0x59e98f591c70_0 .net "c", 0 0, v0x59e98f58eda0_0;  alias, 1 drivers
v0x59e98f591d60_0 .net "d", 0 0, v0x59e98f58eee0_0;  alias, 1 drivers
v0x59e98f591e50_0 .net "q", 0 0, L_0x59e98f5974e0;  alias, 1 drivers
v0x59e98f591f10_0 .net "w1", 0 0, L_0x59e98f593b80;  1 drivers
v0x59e98f591fd0_0 .net "w2", 0 0, L_0x59e98f594080;  1 drivers
v0x59e98f592090_0 .net "w3", 0 0, L_0x59e98f5944c0;  1 drivers
v0x59e98f592150_0 .net "w4", 0 0, L_0x59e98f594d00;  1 drivers
v0x59e98f592210_0 .net "w5", 0 0, L_0x59e98f5954a0;  1 drivers
v0x59e98f5922d0_0 .net "w6", 0 0, L_0x59e98f595cf0;  1 drivers
v0x59e98f592390_0 .net "w7", 0 0, L_0x59e98f5961c0;  1 drivers
v0x59e98f592450_0 .net "w8", 0 0, L_0x59e98f5967a0;  1 drivers
S_0x59e98f5925b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x59e98f567880;
 .timescale -12 -12;
E_0x59e98f558460 .event anyedge, v0x59e98f593260_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x59e98f593260_0;
    %nor/r;
    %assign/vec4 v0x59e98f593260_0, 0;
    %wait E_0x59e98f558460;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x59e98f58e450;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58eee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58eda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58ed00_0, 0;
    %assign/vec4 v0x59e98f58ec60_0, 0;
    %wait E_0x59e98f53e820;
    %wait E_0x59e98f558910;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58eee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58eda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58ed00_0, 0;
    %assign/vec4 v0x59e98f58ec60_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59e98f5586c0;
    %load/vec4 v0x59e98f58ec60_0;
    %load/vec4 v0x59e98f58ed00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59e98f58eda0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x59e98f58eee0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58eee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58eda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58ed00_0, 0;
    %assign/vec4 v0x59e98f58ec60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x59e98f58ea60;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59e98f5586c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58eee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58eda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x59e98f58ed00_0, 0;
    %assign/vec4 v0x59e98f58ec60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x59e98f567880;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59e98f592f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59e98f593260_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x59e98f567880;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x59e98f592f40_0;
    %inv;
    %store/vec4 v0x59e98f592f40_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x59e98f567880;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x59e98f58ee40_0, v0x59e98f5933c0_0, v0x59e98f592d60_0, v0x59e98f592e00_0, v0x59e98f592ea0_0, v0x59e98f592fe0_0, v0x59e98f593120_0, v0x59e98f593080_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x59e98f567880;
T_7 ;
    %load/vec4 v0x59e98f5931c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x59e98f5931c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x59e98f5931c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x59e98f5931c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x59e98f5931c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x59e98f5931c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x59e98f5931c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x59e98f567880;
T_8 ;
    %wait E_0x59e98f5586c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59e98f5931c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59e98f5931c0_0, 4, 32;
    %load/vec4 v0x59e98f593300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x59e98f5931c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59e98f5931c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59e98f5931c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59e98f5931c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x59e98f593120_0;
    %load/vec4 v0x59e98f593120_0;
    %load/vec4 v0x59e98f593080_0;
    %xor;
    %load/vec4 v0x59e98f593120_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x59e98f5931c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59e98f5931c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x59e98f5931c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59e98f5931c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth10/circuit4/iter0/response2/top_module.sv";
