{"vcs1":{"timestamp_begin":1699253010.533230792, "rt":0.94, "ut":0.39, "st":0.27}}
{"vcselab":{"timestamp_begin":1699253011.573957677, "rt":0.95, "ut":0.57, "st":0.25}}
{"link":{"timestamp_begin":1699253012.580186466, "rt":0.58, "ut":0.18, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699253009.704956147}
{"VCS_COMP_START_TIME": 1699253009.704956147}
{"VCS_COMP_END_TIME": 1699253013.357959827}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337720}}
{"stitch_vcselab": {"peak_mem": 222604}}
