<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p37" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_37{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_37{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_37{left:110px;bottom:1082px;letter-spacing:-0.15px;word-spacing:1.06px;}
#t4_37{left:110px;bottom:1062px;letter-spacing:-0.16px;word-spacing:1.44px;}
#t5_37{left:156px;bottom:1011px;letter-spacing:0.09px;}
#t6_37{left:534px;bottom:1011px;letter-spacing:0.09px;word-spacing:2.51px;}
#t7_37{left:639px;bottom:1011px;letter-spacing:5.69px;}
#t8_37{left:778px;bottom:1011px;}
#t9_37{left:304px;bottom:988px;letter-spacing:-0.16px;}
#ta_37{left:588px;bottom:988px;letter-spacing:-0.16px;}
#tb_37{left:694px;bottom:988px;letter-spacing:0.02px;}
#tc_37{left:340px;bottom:967px;letter-spacing:-0.17px;}
#td_37{left:592px;bottom:967px;}
#te_37{left:711px;bottom:967px;}
#tf_37{left:278px;bottom:946px;letter-spacing:-0.16px;}
#tg_37{left:581px;bottom:946px;letter-spacing:-0.15px;}
#th_37{left:701px;bottom:946px;letter-spacing:-0.19px;}
#ti_37{left:278px;bottom:925px;letter-spacing:-0.16px;}
#tj_37{left:581px;bottom:925px;letter-spacing:-0.15px;}
#tk_37{left:688px;bottom:925px;letter-spacing:-0.33px;}
#tl_37{left:110px;bottom:871px;letter-spacing:-0.15px;word-spacing:2.62px;}
#tm_37{left:796px;bottom:871px;letter-spacing:-0.19px;}
#tn_37{left:110px;bottom:851px;letter-spacing:-0.16px;word-spacing:1.71px;}
#to_37{left:660px;bottom:851px;letter-spacing:-1px;}
#tp_37{left:675px;bottom:851px;letter-spacing:-0.21px;word-spacing:1.83px;}
#tq_37{left:110px;bottom:830px;letter-spacing:-0.14px;word-spacing:1.39px;}
#tr_37{left:110px;bottom:794px;letter-spacing:-0.17px;word-spacing:2.55px;}
#ts_37{left:364px;bottom:794px;letter-spacing:-0.17px;}
#tt_37{left:381px;bottom:794px;letter-spacing:-0.14px;word-spacing:2.55px;}
#tu_37{left:517px;bottom:794px;letter-spacing:-0.18px;}
#tv_37{left:534px;bottom:794px;letter-spacing:-0.17px;word-spacing:2.58px;}
#tw_37{left:110px;bottom:773px;letter-spacing:-0.17px;word-spacing:0.97px;}
#tx_37{left:110px;bottom:753px;letter-spacing:-0.15px;word-spacing:2.19px;}
#ty_37{left:110px;bottom:732px;letter-spacing:-1px;}
#tz_37{left:125px;bottom:732px;}
#t10_37{left:152px;bottom:687px;letter-spacing:0.01px;word-spacing:2.19px;}
#t11_37{left:152px;bottom:669px;word-spacing:2.94px;}
#t12_37{left:152px;bottom:651px;letter-spacing:0.01px;word-spacing:3.1px;}
#t13_37{left:152px;bottom:633px;letter-spacing:-0.01px;word-spacing:3.57px;}
#t14_37{left:152px;bottom:614px;letter-spacing:0.03px;word-spacing:1.77px;}
#t15_37{left:177px;bottom:596px;letter-spacing:0.01px;word-spacing:3.93px;}
#t16_37{left:646px;bottom:596px;letter-spacing:0.08px;word-spacing:3.82px;}
#t17_37{left:152px;bottom:578px;letter-spacing:0.05px;word-spacing:3.33px;}
#t18_37{left:152px;bottom:560px;letter-spacing:-0.03px;word-spacing:2.33px;}
#t19_37{left:152px;bottom:541px;letter-spacing:-0.1px;word-spacing:2.03px;}
#t1a_37{left:110px;bottom:481px;letter-spacing:-0.17px;word-spacing:2.22px;}
#t1b_37{left:110px;bottom:435px;letter-spacing:-0.18px;word-spacing:2.28px;}
#t1c_37{left:675px;bottom:435px;letter-spacing:-0.15px;}
#t1d_37{left:703px;bottom:435px;letter-spacing:-0.18px;}
#t1e_37{left:736px;bottom:435px;letter-spacing:-0.15px;}
#t1f_37{left:765px;bottom:435px;letter-spacing:-0.13px;}
#t1g_37{left:110px;bottom:414px;letter-spacing:-0.15px;word-spacing:2.67px;}
#t1h_37{left:507px;bottom:414px;letter-spacing:-1px;}
#t1i_37{left:522px;bottom:414px;}
#t1j_37{left:538px;bottom:414px;letter-spacing:-0.19px;}
#t1k_37{left:574px;bottom:414px;letter-spacing:-0.15px;}
#t1l_37{left:625px;bottom:414px;letter-spacing:-0.18px;}
#t1m_37{left:659px;bottom:414px;letter-spacing:-0.15px;}
#t1n_37{left:711px;bottom:414px;letter-spacing:-0.14px;word-spacing:2.67px;}
#t1o_37{left:110px;bottom:393px;letter-spacing:-0.11px;word-spacing:1.32px;}
#t1p_37{left:136px;bottom:344px;letter-spacing:0.09px;}
#t1q_37{left:237px;bottom:344px;letter-spacing:0.09px;word-spacing:2.51px;}
#t1r_37{left:336px;bottom:344px;letter-spacing:0.09px;word-spacing:2.51px;}
#t1s_37{left:435px;bottom:344px;letter-spacing:0.09px;word-spacing:2.53px;}
#t1t_37{left:554px;bottom:344px;letter-spacing:0.09px;word-spacing:2.51px;}
#t1u_37{left:659px;bottom:344px;letter-spacing:5.69px;}
#t1v_37{left:798px;bottom:344px;}
#t1w_37{left:163px;bottom:321px;letter-spacing:-0.15px;}
#t1x_37{left:288px;bottom:321px;letter-spacing:-0.14px;}
#t1y_37{left:387px;bottom:321px;letter-spacing:-0.14px;}
#t1z_37{left:484px;bottom:321px;letter-spacing:-0.15px;}
#t20_37{left:608px;bottom:321px;letter-spacing:-0.16px;}
#t21_37{left:714px;bottom:321px;letter-spacing:0.02px;}
#t22_37{left:186px;bottom:299px;}
#t23_37{left:295px;bottom:299px;}
#t24_37{left:394px;bottom:299px;}
#t25_37{left:503px;bottom:299px;}
#t26_37{left:612px;bottom:299px;}
#t27_37{left:731px;bottom:299px;}
#t28_37{left:161px;bottom:279px;letter-spacing:-0.17px;}
#t29_37{left:285px;bottom:279px;letter-spacing:-0.14px;}
#t2a_37{left:384px;bottom:279px;letter-spacing:-0.14px;}
#t2b_37{left:448px;bottom:279px;letter-spacing:-0.47px;}
#t2c_37{left:601px;bottom:279px;letter-spacing:-0.15px;}
#t2d_37{left:723px;bottom:279px;letter-spacing:-0.24px;}
#t2e_37{left:161px;bottom:258px;letter-spacing:-0.17px;}
#t2f_37{left:285px;bottom:258px;letter-spacing:-0.14px;}
#t2g_37{left:384px;bottom:258px;letter-spacing:-0.14px;}
#t2h_37{left:449px;bottom:258px;letter-spacing:-0.29px;}
#t2i_37{left:601px;bottom:258px;letter-spacing:-0.15px;}
#t2j_37{left:723px;bottom:258px;letter-spacing:-0.24px;}
#t2k_37{left:161px;bottom:237px;letter-spacing:-0.17px;}
#t2l_37{left:285px;bottom:237px;letter-spacing:-0.14px;}
#t2m_37{left:384px;bottom:237px;letter-spacing:-0.14px;}
#t2n_37{left:472px;bottom:237px;letter-spacing:-0.2px;}
#t2o_37{left:601px;bottom:237px;letter-spacing:-0.15px;}
#t2p_37{left:723px;bottom:237px;letter-spacing:-0.24px;}
#t2q_37{left:161px;bottom:216px;letter-spacing:-0.17px;}
#t2r_37{left:285px;bottom:216px;letter-spacing:-0.14px;}
#t2s_37{left:384px;bottom:216px;letter-spacing:-0.14px;}
#t2t_37{left:469px;bottom:216px;letter-spacing:-0.22px;}
#t2u_37{left:601px;bottom:216px;letter-spacing:-0.15px;}
#t2v_37{left:723px;bottom:216px;letter-spacing:-0.24px;}
#t2w_37{left:110px;bottom:164px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#t2x_37{left:329px;bottom:164px;letter-spacing:-0.15px;}
#t2y_37{left:355px;bottom:164px;letter-spacing:-0.18px;}
#t2z_37{left:386px;bottom:164px;letter-spacing:-0.15px;}
#t30_37{left:408px;bottom:164px;letter-spacing:-0.13px;word-spacing:0.32px;}
#t31_37{left:656px;bottom:164px;letter-spacing:-0.15px;}
#t32_37{left:682px;bottom:164px;letter-spacing:-0.17px;}
#t33_37{left:720px;bottom:164px;letter-spacing:-0.15px;}
#t34_37{left:743px;bottom:164px;letter-spacing:-0.3px;word-spacing:2.96px;}
#t35_37{left:110px;bottom:143px;letter-spacing:-0.16px;word-spacing:2.49px;}
#t36_37{left:682px;bottom:143px;letter-spacing:-1px;}
#t37_37{left:696px;bottom:143px;letter-spacing:-0.58px;word-spacing:4.6px;}
#t38_37{left:110px;bottom:122px;letter-spacing:-0.17px;word-spacing:0.92px;}
#t39_37{left:581px;bottom:122px;letter-spacing:-1px;}
#t3a_37{left:600px;bottom:122px;letter-spacing:-0.1px;}
#t3b_37{left:615px;bottom:122px;letter-spacing:-0.15px;}
#t3c_37{left:642px;bottom:122px;}
#t3d_37{left:660px;bottom:122px;letter-spacing:-0.15px;}
#t3e_37{left:682px;bottom:122px;letter-spacing:-0.14px;word-spacing:1.63px;}

.s1_37{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_37{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_37{font-size:12px;font-family:CMR8_278;color:#000;}
.s4_37{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s5_37{font-size:17px;font-family:CMTT10_27z;color:#000;}
.s6_37{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s7_37{font-size:17px;font-family:CMBX10_26h;color:#000;}
.s8_37{font-size:17px;font-family:CMMI10_26t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts37" type="text/css" >

@font-face {
	font-family: CMBX10_26h;
	src: url("fonts/CMBX10_26h.woff") format("woff");
}

@font-face {
	font-family: CMMI10_26t;
	src: url("fonts/CMMI10_26t.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMR8_278;
	src: url("fonts/CMR8_278.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg37Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg37" style="-webkit-user-select: none;"><object width="935" height="1210" data="37/37.svg" type="image/svg+xml" id="pdf37" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_37" class="t s1_37">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_37" class="t s2_37">19 </span>
<span id="t3_37" class="t s2_37">SRLI is a logical right shift (zeros are shifted into the upper bits); and SRAI is an arithmetic right </span>
<span id="t4_37" class="t s2_37">shift (the original sign bit is copied into the vacated upper bits). </span>
<span id="t5_37" class="t s3_37">31 </span><span id="t6_37" class="t s3_37">12 11 </span><span id="t7_37" class="t s3_37">76 </span><span id="t8_37" class="t s3_37">0 </span>
<span id="t9_37" class="t s2_37">imm[31:12] </span><span id="ta_37" class="t s2_37">rd </span><span id="tb_37" class="t s2_37">opcode </span>
<span id="tc_37" class="t s2_37">20 </span><span id="td_37" class="t s2_37">5 </span><span id="te_37" class="t s2_37">7 </span>
<span id="tf_37" class="t s2_37">U-immediate[31:12] </span><span id="tg_37" class="t s2_37">dest </span><span id="th_37" class="t s2_37">LUI </span>
<span id="ti_37" class="t s2_37">U-immediate[31:12] </span><span id="tj_37" class="t s2_37">dest </span><span id="tk_37" class="t s2_37">AUIPC </span>
<span id="tl_37" class="t s2_37">LUI (load upper immediate) is used to build 32-bit constants and uses the U-type format. </span><span id="tm_37" class="t s2_37">LUI </span>
<span id="tn_37" class="t s2_37">places the U-immediate value in the top 20 bits of the destination register </span><span id="to_37" class="t s4_37">rd</span><span id="tp_37" class="t s2_37" data-mappings='[[2,"fi"]]'>, ﬁlling in the lowest </span>
<span id="tq_37" class="t s2_37">12 bits with zeros. </span>
<span id="tr_37" class="t s2_37">AUIPC (add upper immediate to </span><span id="ts_37" class="t s5_37">pc</span><span id="tt_37" class="t s2_37">) is used to build </span><span id="tu_37" class="t s5_37">pc</span><span id="tv_37" class="t s2_37">-relative addresses and uses the U-type </span>
<span id="tw_37" class="t s2_37" data-mappings='[[30,"ff"],[64,"fi"]]'>format. AUIPC forms a 32-bit oﬀset from the 20-bit U-immediate, ﬁlling in the lowest 12 bits with </span>
<span id="tx_37" class="t s2_37" data-mappings='[[18,"ff"]]'>zeros, adds this oﬀset to the address of the AUIPC instruction, then places the result in register </span>
<span id="ty_37" class="t s4_37">rd</span><span id="tz_37" class="t s2_37">. </span>
<span id="t10_37" class="t s6_37" data-mappings='[[78,"ff"]]'>The AUIPC instruction supports two-instruction sequences to access arbitrary oﬀsets from the </span>
<span id="t11_37" class="t s6_37" data-mappings='[[20,"fl"]]'>PC for both control-ﬂow transfers and data accesses. The combination of an AUIPC and the </span>
<span id="t12_37" class="t s6_37">12-bit immediate in a JALR can transfer control to any 32-bit PC-relative address, while an </span>
<span id="t13_37" class="t s6_37" data-mappings='[[33,"ff"]]'>AUIPC plus the 12-bit immediate oﬀset in regular load or store instructions can access any </span>
<span id="t14_37" class="t s6_37">32-bit PC-relative data address. </span>
<span id="t15_37" class="t s6_37">The current PC can be obtained by setting the U-immediate to 0. </span><span id="t16_37" class="t s6_37">Although a JAL +4 </span>
<span id="t17_37" class="t s6_37">instruction could also be used to obtain the local PC (of the instruction following the JAL), </span>
<span id="t18_37" class="t s6_37">it might cause pipeline breaks in simpler microarchitectures or pollute BTB structures in more </span>
<span id="t19_37" class="t s6_37">complex microarchitectures. </span>
<span id="t1a_37" class="t s7_37">Integer Register-Register Operations </span>
<span id="t1b_37" class="t s2_37" data-mappings='[[8,"fi"]]'>RV32I deﬁnes several arithmetic R-type operations. All operations read the </span><span id="t1c_37" class="t s4_37">rs1 </span><span id="t1d_37" class="t s2_37">and </span><span id="t1e_37" class="t s4_37">rs2 </span><span id="t1f_37" class="t s2_37">registers </span>
<span id="t1g_37" class="t s2_37">as source operands and write the result into register </span><span id="t1h_37" class="t s4_37">rd</span><span id="t1i_37" class="t s2_37">. </span><span id="t1j_37" class="t s2_37">The </span><span id="t1k_37" class="t s4_37">funct7 </span><span id="t1l_37" class="t s2_37">and </span><span id="t1m_37" class="t s4_37">funct3 </span><span id="t1n_37" class="t s2_37" data-mappings='[[0,"fi"]]'>ﬁelds select the </span>
<span id="t1o_37" class="t s2_37">type of operation. </span>
<span id="t1p_37" class="t s3_37">31 </span><span id="t1q_37" class="t s3_37">25 24 </span><span id="t1r_37" class="t s3_37">20 19 </span><span id="t1s_37" class="t s3_37">15 14 </span><span id="t1t_37" class="t s3_37">12 11 </span><span id="t1u_37" class="t s3_37">76 </span><span id="t1v_37" class="t s3_37">0 </span>
<span id="t1w_37" class="t s2_37">funct7 </span><span id="t1x_37" class="t s2_37">rs2 </span><span id="t1y_37" class="t s2_37">rs1 </span><span id="t1z_37" class="t s2_37">funct3 </span><span id="t20_37" class="t s2_37">rd </span><span id="t21_37" class="t s2_37">opcode </span>
<span id="t22_37" class="t s2_37">7 </span><span id="t23_37" class="t s2_37">5 </span><span id="t24_37" class="t s2_37">5 </span><span id="t25_37" class="t s2_37">3 </span><span id="t26_37" class="t s2_37">5 </span><span id="t27_37" class="t s2_37">7 </span>
<span id="t28_37" class="t s2_37">0000000 </span><span id="t29_37" class="t s2_37">src2 </span><span id="t2a_37" class="t s2_37">src1 </span><span id="t2b_37" class="t s2_37">ADD/SLT/SLTU </span><span id="t2c_37" class="t s2_37">dest </span><span id="t2d_37" class="t s2_37">OP </span>
<span id="t2e_37" class="t s2_37">0000000 </span><span id="t2f_37" class="t s2_37">src2 </span><span id="t2g_37" class="t s2_37">src1 </span><span id="t2h_37" class="t s2_37">AND/OR/XOR </span><span id="t2i_37" class="t s2_37">dest </span><span id="t2j_37" class="t s2_37">OP </span>
<span id="t2k_37" class="t s2_37">0000000 </span><span id="t2l_37" class="t s2_37">src2 </span><span id="t2m_37" class="t s2_37">src1 </span><span id="t2n_37" class="t s2_37">SLL/SRL </span><span id="t2o_37" class="t s2_37">dest </span><span id="t2p_37" class="t s2_37">OP </span>
<span id="t2q_37" class="t s2_37">0100000 </span><span id="t2r_37" class="t s2_37">src2 </span><span id="t2s_37" class="t s2_37">src1 </span><span id="t2t_37" class="t s2_37">SUB/SRA </span><span id="t2u_37" class="t s2_37">dest </span><span id="t2v_37" class="t s2_37">OP </span>
<span id="t2w_37" class="t s2_37">ADD performs the addition of </span><span id="t2x_37" class="t s4_37">rs1 </span><span id="t2y_37" class="t s2_37">and </span><span id="t2z_37" class="t s4_37">rs2</span><span id="t30_37" class="t s2_37">. SUB performs the subtraction of </span><span id="t31_37" class="t s4_37">rs2 </span><span id="t32_37" class="t s2_37">from </span><span id="t33_37" class="t s4_37">rs1</span><span id="t34_37" class="t s2_37" data-mappings='[[6,"fl"]]'>. Overﬂows </span>
<span id="t35_37" class="t s2_37">are ignored and the low XLEN bits of results are written to the destination </span><span id="t36_37" class="t s4_37">rd</span><span id="t37_37" class="t s2_37">. SLT and SLTU </span>
<span id="t38_37" class="t s2_37">perform signed and unsigned compares respectively, writing 1 to </span><span id="t39_37" class="t s4_37">rd </span><span id="t3a_37" class="t s2_37">if </span><span id="t3b_37" class="t s4_37">rs1 </span><span id="t3c_37" class="t s8_37">&lt; </span><span id="t3d_37" class="t s4_37">rs2</span><span id="t3e_37" class="t s2_37">, 0 otherwise. Note, </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
