<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title></title>
    </head>
<h1 id="_Content.name">SPAD_CFG</h1>
<dl class="node-info"><dt>Absolute Address:</dt><dd id="_AbsAddr" class="address"></dd><dt>Base Offset:</dt><dd class="address">0x0</dd><dt>Size:</dt><dd class="address">0x4</dd></dl><h2>Description</h2>
<h2>Contents</h2>
<table><tr><th>Bits</th><th>Identifier</th><th>Access</th><th>Reset</th><th>Decoded</th><th>Name</th><th></th></tr>
<tr class="reserved-field"><td>[31:3]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
<td>-</td>
<td></td>
</tr>
<tr id="accmode"><td>[2:0]</td>
<td><a href="#accmode.desc">accmode</a></td>
<td><span>rw</span></td>
<td>0x0</td>
<td></td>
<td>Access Mode</td>
<td>H<a class="headerlink" href="#accmode" title="Permalink to this row"></a></td>
</tr>
</table><p><label>Encoded Register Value:</label></p>
<hr/><h2>Field Descriptions</h2>
<h3 id="accmode.desc">accmode - Access Mode<a class="headerlink" href="#accmode.desc" title="Permalink to this headline"></a></h3>
<p>Scratch Pad Access Mode<p></p>
• 0h: CPU Access Mode<p></p>
• 1h: Random Access Mode<p></p>
• 2h: Sequential Access (FIFO) Mode<p></p>
• 3h: 8-Byte Reverse Write Access Mode<p></p>
• 4h: 8-Byte Reverse Read Access Mode -CPU Access Mode<p></p>
• Access any memory location through APB. -Sequential Access (FIFO) Mode<p></p>
• Access memory through Ready/Valid Interface<p></p>
• Each input/output data transfer changes FIFO read/write pointer value. The initial pointer values can be programmed through APB.<p></p>
-Random Access Mode<p></p>
• Access any memory location through Memory Interface. -8-Byte Reverse Write Access Mode<p></p>
• A special Sequential Access mode that reverses the entire data stream in 8-byte boundary.<p></p>
• Data is input through Ready/Valid Interface. No data will be output.<p></p>
• Programmed FIFO write pointer determines the start location of data transfer. Its value remains throughout the entire operation.<p></p>
• The FIFO is assumed to be empty when the operation starts. FIFO full status is valid, but the empty status is invalid.<p></p>
• Data size must be multiple of 8 bytes. Maximum data size must be less than Scratch Pad's size. Minimum size is 8 bytes.<p></p>
-8-Byte Reverse Read Access Mode<p></p>
• A special Sequential Access mode that reverses the entire data stream in 8-byte boundary.<p></p>
• Data is outputted through Ready/Valid Interface. No input data will be taken.<p></p>
• Programmed FIFO read and write pointers determine the amount of data in the FIFO.<p></p>
• FIFO empty status is valid, but the full status is invalid.<p></p>
• Data size must be multiple of 8 bytes. Maximum data size must be less than Scratch Pad's size. Minimum size is 8 bytes.<p></p>
</p>

