#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jun 23 13:17:09 2023
# Process ID: 8776
# Current directory: G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.runs/synth_1
# Command line: vivado.exe -log Main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl
# Log file: G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.runs/synth_1/Main.vds
# Journal file: G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.runs/synth_1\vivado.jou
# Running On: USM-PROJECT, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8443 MB
#-----------------------------------------------------------
source Main.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 374.223 ; gain = 66.859
Command: synth_design -top Main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6152
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.371 ; gain = 408.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main' [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/new/Main.sv:23]
INFO: [Synth 8-6157] synthesizing module 'PB_Debouncer_FSM' [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/Downloads/PB_Debouncer_FSM.sv:23]
	Parameter DELAY bound to: 100000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/Downloads/PB_Debouncer_FSM.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'PB_Debouncer_FSM' (0#1) [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/Downloads/PB_Debouncer_FSM.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_basic' [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/uart_basic.v:10]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (0#1) [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/data_sync.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (0#1) [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/uart_rx.v:78]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (0#1) [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_basic' (0#1) [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/imports/uart/uart_basic.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Main' (0#1) [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/sources_1/new/Main.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1291.098 ; gain = 499.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1291.098 ; gain = 499.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1291.098 ; gain = 499.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1291.098 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/constrs_1/imports/Downloads/Constraints.xdc]
Finished Parsing XDC File [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/constrs_1/imports/Downloads/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.srcs/constrs_1/imports/Downloads/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1393.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1393.176 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PB_Debouncer_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PB_IDLE |                            00001 |                           000000
                PB_COUNT |                            00010 |                           000001
              PB_PRESSED |                            00100 |                           000010
               PB_STABLE |                            01000 |                           000011
             PB_RELEASED |                            10000 |                           000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PB_Debouncer_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                               00
                TX_START |                               01 |                               01
                 TX_SEND |                               10 |                               10
                 TX_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |    11|
|4     |LUT2   |     8|
|5     |LUT3   |    10|
|6     |LUT4   |     6|
|7     |LUT5   |    14|
|8     |LUT6   |    14|
|9     |FDRE   |   102|
|10    |FDSE   |     5|
|11    |IBUF   |    11|
|12    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1393.176 ; gain = 601.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1393.176 ; gain = 499.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1393.176 ; gain = 601.445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1393.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1393.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bf7ebfe6
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1393.176 ; gain = 1018.953
INFO: [Common 17-1381] The checkpoint 'G:/My Drive/ELO212-2023/CasaCentral/Vivado_lab_sesions/SesionLab10/Initial_Test_Uart/TestUart.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 13:18:16 2023...
