Note: loading defaults from .simscripts
run_root=/scratch1/ballance/rundir/mor1kx_uvm
cmd=
Test: tests/mor1kx_uvm_baremetal_helloworld.f
make: Entering directory `/export/scratch/ballance/rundir/mor1kx_uvm/qs'
if test ! -d `dirname sv_bfms_rw_api_if.o`; then mkdir -p `dirname sv_bfms_rw_api_if.o`; fi
rm -rf work
vlib work
/u/release/10.6a/questasim/gcc-4.7.4-linux_x86_64/bin/g++ -c -o sv_bfms_rw_api_if.o -fPIC -g -I/include -I/include/vltstd -std=c++0x  -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/oc_wb_ip/rtl/wb_dma/fw/  -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/oc_wb_ip/rtl/simple_pic/fw/  -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/sv_bfms/api//c  -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/sv_bfms/api//../utils/c  -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/sv_bfms/api//c/sv_bfms_rw_api_if.cpp
vlog -sv \
		 \
		-f /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/mor1kx_uvm/sim/scripts/vlog.f -f /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/mor1kx_uvm/sim/scripts/vlog_memalt.f
** Warning: (vlog-175) Possible loop detected while processing nested arguments file '/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/std_protocol_if/rtl/wb/wb.f'
** Warning: (vlog-175) Possible loop detected while processing nested arguments file '/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/std_protocol_if/rtl/memory/memory.f'
** Warning: (vlog-175) Possible loop detected while processing nested arguments file '/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/sv_bfms/utils/sv/sv.f'
QuestaSim-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
Start time: 15:22:00 on Apr 27,2017
vlog -sv -f /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/mor1kx_uvm/sim/scripts/vlog.f -f /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/mor1kx_uvm/sim/scripts/vlog_memalt.f 
-- Compiling module or1200_monitor
-- Compiling interface wb_if
-- Compiling module wb_master_stub
-- Compiling module wb_slave_stub
-- Compiling interface generic_sram_byte_en_if
-- Compiling interface generic_sram_line_en_if
-- Compiling module generic_rom_w
-- Compiling module generic_sram_byte_en_w
-- Compiling module generic_sram_line_en_w
-- Compiling module generic_sram_line_en_dualport_w
-- Compiling interface axi4_if
-- Compiling interface axi4_ace_if
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/std_protocol_if/rtl/wb/wb_if.sv(10): (vlog-2275) 'wb_if' already exists and will be overwritten.
-- Compiling interface wb_if
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/std_protocol_if/rtl/wb/wb_master_stub.sv(11): (vlog-2275) 'wb_master_stub' already exists and will be overwritten.
-- Compiling module wb_master_stub
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/std_protocol_if/rtl/wb/wb_slave_stub.sv(10): (vlog-2275) 'wb_slave_stub' already exists and will be overwritten.
-- Compiling module wb_slave_stub
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/std_protocol_if/rtl/memory/generic_sram_byte_en_if.sv(10): (vlog-2275) 'generic_sram_byte_en_if' already exists and will be overwritten.
-- Compiling interface generic_sram_byte_en_if
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/std_protocol_if/rtl/memory/generic_sram_line_en_if.sv(10): (vlog-2275) 'generic_sram_line_en_if' already exists and will be overwritten.
-- Compiling interface generic_sram_line_en_if
-- Compiling module simple_pic
-- Compiling module simple_pic_w
-- Compiling module wb_dma_ch_arb
-- Compiling module wb_dma_ch_pri_enc
-- Compiling module wb_dma_ch_rf
-- Compiling module wb_dma_ch_rf_dummy
-- Compiling module wb_dma_ch_sel
rm -f libsv_bfms_dpi.o
ld -r -o libsv_bfms_dpi.o sv_bfms_rw_api_if.o
-- Compiling module wb_dma_de
-- Compiling module wb_dma_inc30r
-- Compiling module wb_dma_pri_enc_sub
-- Compiling module wb_dma_rf
-- Compiling module wb_dma_top
-- Compiling module wb_dma_wb_if
-- Compiling module wb_dma_wb_mast
-- Compiling module wb_dma_wb_slv
-- Compiling module wb_dma_w
-- Compiling module raminfr
-- Compiling module uart_debug_if
-- Compiling module uart_receiver
-- Compiling module uart_regs
-- Compiling module uart_rfifo
-- Compiling module uart_sync_flops
-- Compiling module uart_tfifo
-- Compiling module uart_top
-- Compiling module uart_transmitter
-- Compiling module uart_wb
-- Compiling module wb_uart16550_w
-- Compiling module uart16550d_raminfr
-- Compiling module uart16550d_debug_if
-- Compiling module uart16550d_receiver
-- Compiling module uart16550d_regs
-- Compiling module uart16550d_rfifo
-- Compiling module uart16550d_sync_flops
-- Compiling module uart16550d_tfifo
-- Compiling module uart16550d_top
-- Compiling module uart16550d_transmitter
-- Compiling module uart16550d_wb
-- Compiling module wb_uart16550d_w
-- Compiling module or1200_alu
-- Compiling module or1200_cfgr
-- Compiling module or1200_cpu
-- Compiling module or1200_ctrl
-- Compiling module or1200_dc_fsm
-- Compiling module or1200_dc_ram
-- Compiling module or1200_dc_tag
-- Compiling module or1200_dc_top
-- Compiling module or1200_dmmu_tlb
-- Compiling module or1200_dmmu_top
-- Compiling module or1200_dpram
-- Compiling module or1200_dpram_256x32
-- Compiling module or1200_dpram_32x32
-- Compiling module or1200_du
-- Compiling module or1200_except
-- Compiling module or1200_fpu
-- Compiling module or1200_fpu_addsub
-- Compiling module or1200_fpu_arith
-- Compiling module or1200_fpu_div
-- Compiling module or1200_fpu_fcmp
-- Compiling module or1200_fpu_intfloat_conv
-- Compiling module or1200_fpu_intfloat_conv_except
-- Compiling module or1200_fpu_mul
-- Compiling module or1200_fpu_post_norm_addsub
-- Compiling module or1200_fpu_post_norm_div
-- Compiling module or1200_fpu_post_norm_intfloat_conv
-- Compiling module or1200_fpu_post_norm_mul
-- Compiling module or1200_fpu_pre_norm_addsub
-- Compiling module or1200_fpu_pre_norm_div
-- Compiling module or1200_fpu_pre_norm_mul
-- Compiling module or1200_freeze
-- Compiling module or1200_genpc
-- Compiling module or1200_gmultp2_32x32
-- Compiling module or1200_ic_fsm
-- Compiling module or1200_ic_ram
-- Compiling module or1200_ic_tag
-- Compiling module or1200_ic_top
-- Compiling module or1200_if
-- Compiling module or1200_immu_tlb
-- Compiling module or1200_immu_top
-- Compiling module or1200_iwb_biu
-- Compiling module or1200_lsu
-- Compiling module or1200_mem2reg
-- Compiling module or1200_mult_mac
-- Compiling module or1200_operandmuxes
-- Compiling module or1200_pic
-- Compiling module or1200_pm
-- Compiling module or1200_qmem_top
-- Compiling module or1200_reg2mem
-- Compiling module or1200_rf
-- Compiling module or1200_rfram_generic
-- Compiling module or1200_sb
-- Compiling module or1200_sb_fifo
-- Compiling module or1200_spram
-- Compiling module or1200_spram_1024x32
-- Compiling module or1200_spram_1024x32_bw
-- Compiling module or1200_spram_1024x8
-- Compiling module or1200_spram_128x32
-- Compiling module or1200_spram_2048x32
-- Compiling module or1200_spram_2048x32_bw
-- Compiling module or1200_spram_2048x8
-- Compiling module or1200_spram_256x21
-- Compiling module or1200_spram_32_bw
-- Compiling module or1200_spram_32x24
-- Compiling module or1200_spram_512x20
-- Compiling module or1200_spram_64x14
-- Compiling module or1200_spram_64x22
-- Compiling module or1200_spram_64x24
-- Compiling module or1200_sprs
-- Compiling module or1200_top
-- Compiling module or1200_top_w
-- Compiling module or1200_tpram_32x32
-- Compiling module or1200_tt
-- Compiling module or1200_wb_biu
-- Compiling module or1200_wbmux
-- Compiling module wb_interconnect_1x1
-- Compiling module wb_interconnect_1x1_pt
-- Compiling module wb_interconnect_1x2
-- Compiling module wb_interconnect_1x2_pt
-- Compiling module wb_interconnect_1x3
-- Compiling module wb_interconnect_1x3_pt
-- Compiling module wb_interconnect_1x4
-- Compiling module wb_interconnect_1x4_pt
-- Compiling module wb_interconnect_2x1
-- Compiling module wb_interconnect_2x1_pt
-- Compiling module wb_interconnect_2x2
-- Compiling module wb_interconnect_2x2_pt
-- Compiling module wb_interconnect_2x3
-- Compiling module wb_interconnect_2x3_pt
-- Compiling module wb_interconnect_2x4
-- Compiling module wb_interconnect_2x4_pt
-- Compiling module wb_interconnect_3x1
-- Compiling module wb_interconnect_3x1_pt
-- Compiling module wb_interconnect_3x2
-- Compiling module wb_interconnect_3x2_pt
-- Compiling module wb_interconnect_3x3
-- Compiling module wb_interconnect_3x3_pt
-- Compiling module wb_interconnect_3x4
-- Compiling module wb_interconnect_3x4_pt
-- Compiling module wb_interconnect_4x1
-- Compiling module wb_interconnect_4x1_pt
-- Compiling module wb_interconnect_4x2
-- Compiling module wb_interconnect_4x2_pt
-- Compiling module wb_interconnect_4x3
-- Compiling module wb_interconnect_4x3_pt
-- Compiling module wb_interconnect_4x4
-- Compiling module wb_interconnect_4x4_pt
-- Compiling module wb_interconnect_4x5
-- Compiling module wb_interconnect_4x5_pt
-- Compiling module wb_interconnect_4x6
-- Compiling module wb_interconnect_4x6_pt
-- Compiling module wb_interconnect_4x7
-- Compiling module wb_interconnect_4x7_pt
-- Compiling module wb_interconnect_4x8
-- Compiling module wb_interconnect_4x8_pt
-- Compiling module wb_interconnect_NxN
-- Compiling module wb_NxN_arbiter
-- Compiling module wb_rom
-- Compiling module wb_sram
-- Compiling module wb_generic_byte_en_sram_bridge
-- Compiling module wb_generic_line_en_sram_bridge
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/raminfr.v(83): (vlog-2275) 'raminfr' already exists and will be overwritten.
-- Compiling module raminfr
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/uart_debug_if.v(89): (vlog-2275) 'uart_debug_if' already exists and will be overwritten.
-- Compiling module uart_debug_if
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/uart_receiver.v(198): (vlog-2275) 'uart_receiver' already exists and will be overwritten.
-- Compiling module uart_receiver
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/uart_regs.v(231): (vlog-2275) 'uart_regs' already exists and will be overwritten.
-- Compiling module uart_regs
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/uart_rfifo.v(150): (vlog-2275) 'uart_rfifo' already exists and will be overwritten.
-- Compiling module uart_rfifo
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/uart_sync_flops.v(71): (vlog-2275) 'uart_sync_flops' already exists and will be overwritten.
-- Compiling module uart_sync_flops
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/uart_tfifo.v(144): (vlog-2275) 'uart_tfifo' already exists and will be overwritten.
-- Compiling module uart_tfifo
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/uart_top.v(140): (vlog-2275) 'uart_top' already exists and will be overwritten.
-- Compiling module uart_top
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/uart_transmitter.v(154): (vlog-2275) 'uart_transmitter' already exists and will be overwritten.
-- Compiling module uart_transmitter
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/uart_wb.v(142): (vlog-2275) 'uart_wb' already exists and will be overwritten.
-- Compiling module uart_wb
-- Compiling module wb_uart
-- Compiling module mor1kx_soc
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/memory_primitives/rtl/generic_rom_w.sv(10): (vlog-2275) 'generic_rom_w' already exists and will be overwritten.
-- Compiling module generic_rom_w
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/memory_primitives/rtl/generic_sram_byte_en_w.sv(10): (vlog-2275) 'generic_sram_byte_en_w' already exists and will be overwritten.
-- Compiling module generic_sram_byte_en_w
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/memory_primitives/rtl/generic_sram_line_en_w.sv(10): (vlog-2275) 'generic_sram_line_en_w' already exists and will be overwritten.
-- Compiling module generic_sram_line_en_w
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/memory_primitives/rtl/generic_sram_line_en_dualport_w.sv(10): (vlog-2275) 'generic_sram_line_en_dualport_w' already exists and will be overwritten.
-- Compiling module generic_sram_line_en_dualport_w
-- Compiling package sv_bfms_api_pkg
** Note: (vlog-2286) /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/sv_bfms/utils/sv/sv_bfms_utils_pkg.sv(10): Using implicit +incdir+/u/release/10.6a/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package sv_bfms_utils_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package sv_bfms_api_pkg
-- Compiling interface wb_master_bfm_core
-- Compiling interface wb_master_bfm
-- Compiling interface wb_slave_bfm_core
-- Compiling interface wb_slave_bfm
-- Compiling interface wb_monitor_bfm
-- Compiling package wb_master_agent_pkg
-- Compiling package wb_slave_agent_pkg
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/sv_bfms/utils/sv/sv_bfms_utils_pkg.sv(11): (vlog-2275) 'sv_bfms_utils_pkg' already exists and will be overwritten.
-- Compiling package sv_bfms_utils_pkg
-- Compiling package uart_serial_agent_pkg
-- Compiling interface uart_serial_bfm
-- Importing package uart_serial_agent_pkg
-- Compiling package wb_dma_fw_pkg
-- Compiling package mor1kx_uvm_env_pkg
-- Compiling package mor1kx_uvm_tests_pkg
-- Importing package mor1kx_uvm_env_pkg
-- Importing package sv_bfms_utils_pkg
-- Importing package wb_dma_fw_pkg
-- Compiling module mor1kx_uvm_tb
-- Importing package mor1kx_uvm_tests_pkg
-- Compiling module generic_rom
-- Compiling module generic_sram_byte_en
-- Compiling module generic_sram_line_en
-- Compiling UDP CYCLONEV_PRIM_DFFE
-- Compiling UDP CYCLONEV_PRIM_DFFEAS
-- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
-- Compiling module cyclonev_dffe
-- Compiling module cyclonev_mux21
-- Compiling module cyclonev_mux41
-- Compiling module cyclonev_and1
-- Compiling module cyclonev_and16
-- Compiling module cyclonev_bmux21
-- Compiling module cyclonev_b17mux21
-- Compiling module cyclonev_nmux21
-- Compiling module cyclonev_b5mux21
-- Compiling module cyclonev_ff
-- Compiling module cyclonev_lcell_comb
-- Compiling module cyclonev_routing_wire
-- Compiling module cyclonev_ram_block
-- Compiling module cyclonev_mlab_cell
-- Compiling module cyclonev_io_ibuf
-- Compiling module cyclonev_io_obuf
-- Compiling module cyclonev_ddio_out
-- Compiling module cyclonev_ddio_oe
-- Compiling module cyclonev_ddio_in
-- Compiling module cyclonev_io_pad
-- Compiling module cyclonev_pseudo_diff_out
-- Compiling module cyclonev_bias_logic
-- Compiling module cyclonev_bias_generator
-- Compiling module cyclonev_bias_block
-- Compiling module cyclonev_clk_phase_select
-- Compiling module cyclonev_clkena
-- Compiling module cyclonev_clkselect
-- Compiling module cyclonev_delay_chain
-- Compiling module cyclonev_dll_offset_ctrl
-- Compiling module cyclonev_dll
-- Compiling module cyclonev_dqs_config
-- Compiling module cyclonev_dqs_delay_chain
-- Compiling module cyclonev_dqs_enable_ctrl
-- Compiling module cyclonev_duty_cycle_adjustment
-- Compiling module cyclonev_fractional_pll
-- Compiling module cyclonev_half_rate_input
-- Compiling module cyclonev_input_phase_alignment
-- Compiling module cyclonev_io_clock_divider
-- Compiling module cyclonev_io_config
-- Compiling module cyclonev_leveling_delay_chain
-- Compiling module cyclonev_pll_dll_output
-- Compiling module cyclonev_pll_dpa_output
-- Compiling module cyclonev_pll_extclk_output
-- Compiling module cyclonev_pll_lvds_output
-- Compiling module cyclonev_pll_output_counter
-- Compiling module cyclonev_pll_reconfig
-- Compiling module cyclonev_pll_refclk_select
-- Compiling module cyclonev_termination_logic
-- Compiling module cyclonev_termination
-- Compiling module cyclonev_asmiblock
-- Compiling module cyclonev_chipidblock
-- Compiling module cyclonev_controller
-- Compiling module cyclonev_crcblock
-- Compiling module cyclonev_jtag
-- Compiling module cyclonev_prblock
-- Compiling module cyclonev_rublock
-- Compiling module cyclonev_tsdblock
-- Compiling module cyclonev_read_fifo
-- Compiling module cyclonev_read_fifo_read_enable
-- Compiling module cyclonev_phy_clkbuf
-- Compiling module cyclonev_ir_fifo_userdes
-- Compiling module cyclonev_read_fifo_read_clock_select
-- Compiling module cyclonev_lfifo
-- Compiling module cyclonev_vfifo
-- Compiling module cyclonev_mac
-- Compiling module cyclonev_mem_phy
-- Compiling module cyclonev_oscillator
-- Compiling module cyclonev_hps_interface_fpga2sdram
-- Compiling module global
-- Compiling module carry
-- Compiling module cascade
-- Compiling module carry_sum
-- Compiling module exp
-- Compiling module soft
-- Compiling module opndrn
-- Compiling module row_global
-- Compiling module TRI
-- Compiling module lut_input
-- Compiling module lut_output
-- Compiling module latch
-- Compiling module dlatch
-- Compiling module prim_gdff
-- Compiling module dff
-- Compiling module dffe
-- Compiling module dffea
-- Compiling module dffeas
-- Compiling module dffeas_pr
-- Compiling module prim_gtff
-- Compiling module tff
-- Compiling module tffe
-- Compiling module prim_gjkff
-- Compiling module jkff
-- Compiling module jkffe
-- Compiling module prim_gsrff
-- Compiling module srff
-- Compiling module srffe
-- Compiling module clklock
-- Compiling module alt_inbuf
-- Compiling module alt_outbuf
-- Compiling module alt_outbuf_tri
-- Compiling module alt_iobuf
-- Compiling module alt_inbuf_diff
-- Compiling module alt_outbuf_diff
-- Compiling module alt_outbuf_tri_diff
-- Compiling module alt_iobuf_diff
-- Compiling module alt_bidir_diff
-- Compiling module alt_bidir_buf
-- Compiling UDP PRIM_GDFF_LOW
-- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
-- Compiling UDP PRIM_GDFF_HIGH
-- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
-- Compiling package altera_lnsim_functions
-- Compiling package altera_generic_pll_functions
-- Compiling module generic_pll
-- Importing package altera_lnsim_functions
-- Importing package altera_generic_pll_functions
-- Compiling module generic_cdr
-- Compiling module common_28nm_ram_pulse_generator
-- Compiling module common_28nm_ram_register
-- Compiling module common_28nm_ram_block
-- Compiling module generic_m20k
-- Compiling module generic_m10k
-- Compiling module common_28nm_mlab_cell_pulse_generator
-- Compiling module common_28nm_mlab_latch
-- Compiling module common_28nm_mlab_cell_core
-- Compiling module common_porta_latches
-- Compiling module generic_28nm_hp_mlab_cell_impl
-- Compiling module common_porta_registers
-- Compiling module generic_28nm_lc_mlab_cell_impl
-- Compiling module common_28nm_lutram_register
-- Compiling module generic_14nm_mlab_cell_impl
-- Compiling module common_14nm_lutram_register
-- Compiling module generic_mux
-- Compiling module generic_device_pll
-- Compiling module altera_mult_add
-- Compiling module altera_mult_add_rtl
-- Compiling module ama_signed_extension_function
-- Compiling module ama_dynamic_signed_function
-- Compiling module ama_register_function
-- Compiling module ama_register_with_ext_function
-- Compiling module ama_data_split_reg_ext_function
-- Compiling module ama_coef_reg_ext_function
-- Compiling module ama_adder_function
-- Compiling module ama_multiplier_function
-- Compiling module ama_preadder_function
-- Compiling module ama_chainout_adder_accumulator_function
-- Compiling module ama_systolic_adder_function
-- Compiling module ama_scanchain
-- Compiling module ama_latency_function
-- Compiling module altera_pll_reconfig_tasks
-- Compiling module altera_syncram
-- Compiling module altera_syncram_forwarding_logic
-- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
-- Compiling module altera_stratixv_pll
-- Compiling module altera_arriav_pll
-- Compiling module altera_arriavgz_pll
-- Compiling module altera_cyclonev_pll
-- Compiling module altera_pll
-- Compiling module dps_extra_kick
-- Compiling module dprio_init
-- Compiling module dps_pulse_gen
-- Compiling module altera_iopll
-- Compiling module dps_pulse_gen_iopll
-- Compiling module twentynm_iopll_arlol
-- Compiling module fourteennm_altera_iopll
-- Compiling module dps_pulse_gen_fourteennm_iopll
-- Compiling package fourteennm_iopll_functions
-- Compiling module fourteennm_simple_iopll
-- Importing package fourteennm_iopll_functions
-- Compiling module fourteennm_sub_iopll
-- Compiling module twentynm_iopll_ip
-- Compiling module altera_iopll_rotation_lcells
-- Compiling module altera_pll_dps_lcell_comb
-- Compiling module iopll_bootstrap
-- Compiling module lcell
-- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
-- Compiling module ALTERA_MF_HINT_EVALUATION
-- Compiling module ALTERA_DEVICE_FAMILIES
-- Compiling module dffp
-- Compiling module pll_iobuf
-- Compiling module stx_m_cntr
-- Compiling module stx_n_cntr
-- Compiling module stx_scale_cntr
-- Compiling module MF_pll_reg
-- Compiling module MF_stratix_pll
-- Compiling module arm_m_cntr
-- Compiling module arm_n_cntr
-- Compiling module arm_scale_cntr
-- Compiling module MF_stratixii_pll
-- Compiling module ttn_m_cntr
-- Compiling module ttn_n_cntr
-- Compiling module ttn_scale_cntr
-- Compiling module MF_stratixiii_pll
-- Compiling module cda_m_cntr
-- Compiling module cda_n_cntr
-- Compiling module cda_scale_cntr
-- Compiling module MF_cycloneiii_pll
-- Compiling module MF_cycloneiiigl_m_cntr
-- Compiling module MF_cycloneiiigl_n_cntr
-- Compiling module MF_cycloneiiigl_scale_cntr
-- Compiling module cycloneiiigl_post_divider
-- Compiling module MF_cycloneiiigl_pll
-- Compiling module altpll
-- Compiling module altlvds_rx
-- Compiling module stratix_lvds_rx
-- Compiling module stratixgx_dpa_lvds_rx
-- Compiling module stratixii_lvds_rx
-- Compiling module flexible_lvds_rx
-- Compiling module stratixiii_lvds_rx
-- Compiling module stratixiii_lvds_rx_channel
-- Compiling module stratixiii_lvds_rx_dpa
-- Compiling module altlvds_tx
-- Compiling module stratixv_local_clk_divider
-- Compiling module stratix_tx_outclk
-- Compiling module stratixii_tx_outclk
-- Compiling module flexible_lvds_tx
-- Compiling module dcfifo_dffpipe
-- Compiling module dcfifo_fefifo
-- Compiling module dcfifo_async
-- Compiling module dcfifo_sync
-- Compiling module dcfifo_low_latency
-- Compiling module dcfifo_mixed_widths
-- Compiling module dcfifo
-- Compiling module altera_syncram_derived
-- Compiling module altera_syncram_derived_forwarding_logic
-- Compiling module altaccumulate
-- Compiling module altmult_accum
-- Compiling module altmult_add
-- Compiling module altfp_mult
-- Compiling module altsqrt
-- Compiling module altclklock
-- Compiling module altddio_in
-- Compiling module altddio_out
-- Compiling module altddio_bidir
-- Compiling module altdpram
-- Compiling module altsyncram
-- Compiling module altsyncram_body
-- Compiling module alt3pram
-- Compiling module parallel_add
-- Compiling module scfifo
-- Compiling module altshift_taps
-- Compiling module a_graycounter
-- Compiling module altsquare
-- Compiling module altera_std_synchronizer
-- Compiling module altera_std_synchronizer_bundle
-- Compiling module alt_cal
-- Compiling module alt_cal_mm
-- Compiling module alt_cal_c3gxb
-- Compiling module alt_cal_sv
-- Compiling module alt_cal_av
-- Compiling module alt_aeq_s4
-- Compiling module alt_eyemon
-- Compiling module alt_dfe
-- Compiling module signal_gen
-- Compiling module jtag_tap_controller
-- Compiling module dummy_hub
-- Compiling module sld_virtual_jtag
-- Compiling module sld_signaltap
-- Compiling module altstratixii_oct
-- Compiling module altparallel_flash_loader
-- Compiling module altserial_flash_loader
-- Compiling module alt_fault_injection
-- Compiling module sld_virtual_jtag_basic
-- Compiling module altsource_probe

Top level modules:
	wb_slave_stub
	generic_sram_line_en_w
	generic_sram_line_en_dualport_w
	wb_dma_ch_rf_dummy
	wb_uart16550_w
	wb_uart16550d_w
	or1200_dpram_256x32
	or1200_dpram_32x32
	or1200_fpu_arith
	or1200_fpu_fcmp
	or1200_fpu_intfloat_conv
	or1200_iwb_biu
	or1200_rfram_generic
	or1200_sb_fifo
	or1200_spram_1024x32
	or1200_spram_1024x32_bw
	or1200_spram_1024x8
	or1200_spram_128x32
	or1200_spram_2048x32
	or1200_spram_2048x32_bw
	or1200_spram_2048x8
	or1200_spram_256x21
	or1200_spram_32x24
	or1200_spram_512x20
	or1200_spram_64x14
	or1200_spram_64x22
	or1200_spram_64x24
	or1200_tpram_32x32
	wb_interconnect_1x1
	wb_interconnect_1x1_pt
	wb_interconnect_1x2
	wb_interconnect_1x2_pt
	wb_interconnect_1x3
	wb_interconnect_1x3_pt
	wb_interconnect_1x4
	wb_interconnect_1x4_pt
	wb_interconnect_2x1
	wb_interconnect_2x1_pt
	wb_interconnect_2x2
	wb_interconnect_2x2_pt
	wb_interconnect_2x3
	wb_interconnect_2x3_pt
	wb_interconnect_2x4
	wb_interconnect_2x4_pt
	wb_interconnect_3x1
	wb_interconnect_3x1_pt
	wb_interconnect_3x2
	wb_interconnect_3x2_pt
	wb_interconnect_3x3
	wb_interconnect_3x3_pt
	wb_interconnect_3x4
	wb_interconnect_3x4_pt
	wb_interconnect_4x1
	wb_interconnect_4x1_pt
	wb_interconnect_4x2
	wb_interconnect_4x2_pt
	wb_interconnect_4x3
	wb_interconnect_4x3_pt
	wb_interconnect_4x4
	wb_interconnect_4x4_pt
	wb_interconnect_4x5
	wb_interconnect_4x5_pt
	wb_interconnect_4x6
	wb_interconnect_4x6_pt
	wb_interconnect_4x7_pt
	wb_interconnect_4x8
	wb_interconnect_4x8_pt
	mor1kx_uvm_tb
	cyclonev_dffe
	cyclonev_mux41
	cyclonev_and1
	cyclonev_and16
	cyclonev_bmux21
	cyclonev_b17mux21
	cyclonev_nmux21
	cyclonev_b5mux21
	cyclonev_ff
	cyclonev_routing_wire
	cyclonev_ram_block
	cyclonev_mlab_cell
	cyclonev_io_ibuf
	cyclonev_io_obuf
	cyclonev_ddio_out
	cyclonev_ddio_oe
	cyclonev_ddio_in
	cyclonev_io_pad
	cyclonev_pseudo_diff_out
	cyclonev_bias_block
	cyclonev_clk_phase_select
	cyclonev_clkena
	cyclonev_clkselect
	cyclonev_delay_chain
	cyclonev_dll_offset_ctrl
	cyclonev_dll
	cyclonev_dqs_config
	cyclonev_dqs_delay_chain
	cyclonev_dqs_enable_ctrl
	cyclonev_duty_cycle_adjustment
	cyclonev_fractional_pll
	cyclonev_half_rate_input
	cyclonev_input_phase_alignment
	cyclonev_io_clock_divider
	cyclonev_io_config
	cyclonev_leveling_delay_chain
	cyclonev_pll_dll_output
	cyclonev_pll_dpa_output
	cyclonev_pll_extclk_output
	cyclonev_pll_lvds_output
	cyclonev_pll_output_counter
	cyclonev_pll_reconfig
	cyclonev_pll_refclk_select
	cyclonev_termination_logic
	cyclonev_termination
	cyclonev_asmiblock
	cyclonev_chipidblock
	cyclonev_controller
	cyclonev_crcblock
	cyclonev_jtag
	cyclonev_prblock
	cyclonev_rublock
	cyclonev_tsdblock
	cyclonev_read_fifo
	cyclonev_read_fifo_read_enable
	cyclonev_phy_clkbuf
	cyclonev_ir_fifo_userdes
	cyclonev_read_fifo_read_clock_select
	cyclonev_lfifo
	cyclonev_vfifo
	cyclonev_mac
	cyclonev_mem_phy
	cyclonev_oscillator
	cyclonev_hps_interface_fpga2sdram
	global
	carry
	cascade
	carry_sum
	exp
	soft
	opndrn
	row_global
	TRI
	lut_input
	lut_output
	latch
	dlatch
	dffea
	dffeas_pr
	tff
	tffe
	jkff
	jkffe
	srff
	srffe
	clklock
	alt_outbuf_tri
	alt_inbuf_diff
	alt_outbuf_diff
	alt_outbuf_tri_diff
	alt_iobuf_diff
	alt_bidir_diff
	alt_bidir_buf
	generic_cdr
	generic_m20k
	common_porta_latches
	generic_28nm_hp_mlab_cell_impl
	generic_14nm_mlab_cell_impl
	generic_mux
	altera_mult_add
	altera_pll_reconfig_tasks
	altera_syncram
	altera_pll
	altera_iopll
	fourteennm_altera_iopll
	fourteennm_simple_iopll
	lcell
	altpll
	altlvds_rx
	altlvds_tx
	dcfifo
	altaccumulate
	altmult_accum
	altmult_add
	altfp_mult
	altsqrt
	altclklock
	altddio_bidir
	altdpram
	alt3pram
	parallel_add
	scfifo
	altshift_taps
	a_graycounter
	altsquare
	altera_std_synchronizer_bundle
	alt_cal
	alt_cal_mm
	alt_cal_c3gxb
	alt_cal_sv
	alt_cal_av
	alt_aeq_s4
	alt_eyemon
	alt_dfe
	sld_virtual_jtag
	sld_signaltap
	altstratixii_oct
	altparallel_flash_loader
	altserial_flash_loader
	alt_fault_injection
	sld_virtual_jtag_basic
	altsource_probe
End time: 15:22:03 on Apr 27,2017, Elapsed time: 0:00:03
Errors: 0, Warnings: 23
echo "PLUSARGS=+tool.visualizer +UVM_TESTNAME=mor1kx_uvm_asm_test +SW_IMAGE=/scratch1/ballance/rundir/mor1kx_uvm/qs/baremetal/helloworld.elf +TIMEOUT=20ms"
PLUSARGS=+tool.visualizer +UVM_TESTNAME=mor1kx_uvm_asm_test +SW_IMAGE=/scratch1/ballance/rundir/mor1kx_uvm/qs/baremetal/helloworld.elf +TIMEOUT=20ms
echo "XPROP= PLUSARGS=+tool.visualizer +UVM_TESTNAME=mor1kx_uvm_asm_test +SW_IMAGE=/scratch1/ballance/rundir/mor1kx_uvm/qs/baremetal/helloworld.elf +TIMEOUT=20ms"
XPROP= PLUSARGS=+tool.visualizer +UVM_TESTNAME=mor1kx_uvm_asm_test +SW_IMAGE=/scratch1/ballance/rundir/mor1kx_uvm/qs/baremetal/helloworld.elf +TIMEOUT=20ms
make -f /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/mor1kx_uvm/sim/scripts/embedded_sw.mk build
make[1]: Entering directory `/export/scratch/ballance/rundir/mor1kx_uvm/qs'
or1k-elf-gcc -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ -c -o start.o /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//start.S
or1k-elf-gcc -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ -c -o ashldi3.o /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//ashldi3.S
or1k-elf-gcc -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ -c -o ashrdi3.o /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//ashrdi3.S
or1k-elf-gcc -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ -c -o lshrdi3.o /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//lshrdi3.S
or1k-elf-gcc -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ -c -o muldi3.o /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//muldi3.S
or1k-elf-gcc -mcompat-delay -fomit-frame-pointer -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ -c -o cache.o /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//cache.c
if test ! -d `dirname baremetal/helloworld.o`; then mkdir -p `dirname baremetal/helloworld.o`; fi
or1k-elf-gcc -c -o mor1kx_crt0.o -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw//mor1kx_crt0.S
if test ! -d `dirname baremetal/libc_support.o`; then mkdir -p `dirname baremetal/libc_support.o`; fi
or1k-elf-gcc -E -x c -mcompat-delay -fomit-frame-pointer -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw//mor1kx_app.lds.h | grep -v '^#' > mor1kx_app.lds
or1k-elf-gcc -c -o mor1kx_fw_boot.o -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw//mor1kx_fw_boot.S
or1k-elf-gcc -c -o mor1kx_fw.o -mcompat-delay -fomit-frame-pointer -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw//mor1kx_fw.c
or1k-elf-gcc -E -x c -mcompat-delay -fomit-frame-pointer -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw//mor1kx_boot.lds.h | grep -v '^#' > mor1kx_boot.lds
or1k-elf-gcc -c -o baremetal/helloworld.o -mcompat-delay -fomit-frame-pointer -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/mor1kx_uvm/sim/scripts//../../tests/sw//baremetal /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/mor1kx_uvm/sim/scripts//../../tests/sw//baremetal/helloworld.c
or1k-elf-gcc -c -o baremetal/libc_support.o -mcompat-delay -fomit-frame-pointer -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/mor1kx_mod/fw//include/asm -I/home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/sw/fw/ -I/project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/mor1kx_uvm/sim/scripts//../../tests/sw//baremetal /project/inFact/ballance/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/ve/mor1kx_uvm/sim/scripts//../../tests/sw//baremetal/libc_support.c
or1k-elf-ld -r -o libcore.o start.o ashldi3.o ashrdi3.o lshrdi3.o muldi3.o cache.o
or1k-elf-ld -o mor1kx_soc_boot.elf mor1kx_fw_boot.o mor1kx_fw.o -T mor1kx_boot.lds
or1k-elf-ld -o /scratch1/ballance/rundir/mor1kx_uvm/qs/baremetal/helloworld.elf baremetal/helloworld.o mor1kx_crt0.o baremetal/libc_support.o -T mor1kx_app.lds \
		/project/s4c/ballance/tools/compilers/gcc-or1k-elf-4.9.2-linux_x86_64/bin/../lib/gcc/or1k-elf/4.9.2/compat-delay//../../../../../or1k-elf/lib/compat-delay/libc.a /project/s4c/ballance/tools/compilers/gcc-or1k-elf-4.9.2-linux_x86_64/bin/../lib/gcc/or1k-elf/4.9.2/compat-delay/libgcc.a # /project/s4c/ballance/tools/compilers/gcc-or1k-elf-4.9.2-linux_x86_64/bin/../lib/gcc/or1k-elf/4.9.2/compat-delay//../../../../../or1k-elf/lib/compat-delay/libor1k.a
rm mor1kx_app.lds baremetal/libc_support.o baremetal/helloworld.o mor1kx_crt0.o
make[1]: Leaving directory `/export/scratch/ballance/rundir/mor1kx_uvm/qs'
vopt -o mor1kx_uvm_tb_opt mor1kx_uvm_tb -dpiheader mor1kx_uvm_tb_dpi.h +designfile -debug  
/u/release/10.6a/questasim/gcc-4.7.4-linux_x86_64/bin/g++ -shared -o /scratch1/ballance/rundir/mor1kx_uvm/qs/dpi.so libsv_bfms_dpi.o 
QuestaSim-64 vopt 10.6a Compiler 2017.03 Mar 16 2017
Start time: 15:22:03 on Apr 27,2017
vopt -o mor1kx_uvm_tb_opt mor1kx_uvm_tb -dpiheader mor1kx_uvm_tb_dpi.h "+designfile" -debug 

Top level modules:
	mor1kx_uvm_tb

Analyzing design...
-- Loading module mor1kx_uvm_tb
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package mor1kx_uvm_tests_pkg
-- Importing package mor1kx_uvm_env_pkg
-- Importing package uart_serial_agent_pkg
-- Importing package sv_bfms_api_pkg
-- Importing package sv_bfms_utils_pkg
-- Importing package wb_dma_fw_pkg
-- Loading module mor1kx_soc
-- Loading interface wb_if
-- Loading module or1200_top_w
-- Loading module or1200_top
-- Loading module or1200_wb_biu
-- Loading module or1200_immu_top
-- Loading module or1200_immu_tlb
-- Loading module or1200_spram
-- Loading module or1200_ic_top
-- Loading module or1200_ic_fsm
-- Loading module or1200_ic_ram
-- Loading module or1200_ic_tag
-- Loading module or1200_cpu
-- Loading module or1200_genpc
-- Loading module or1200_if
-- Loading module or1200_ctrl
-- Loading module or1200_rf
-- Loading module or1200_dpram
-- Loading module or1200_operandmuxes
-- Loading module or1200_alu
-- Loading module or1200_fpu
-- Loading module or1200_mult_mac
-- Loading module or1200_gmultp2_32x32
-- Loading module or1200_sprs
-- Loading module or1200_lsu
-- Loading module or1200_mem2reg
-- Loading module or1200_reg2mem
-- Loading module or1200_wbmux
-- Loading module or1200_freeze
-- Loading module or1200_except
-- Loading module or1200_cfgr
-- Loading module or1200_dmmu_top
-- Loading module or1200_dmmu_tlb
-- Loading module or1200_dc_top
-- Loading module or1200_dc_fsm
-- Loading module or1200_dc_ram
-- Loading module or1200_spram_32_bw
-- Loading module or1200_dc_tag
-- Loading module or1200_qmem_top
-- Loading module or1200_sb
-- Loading module or1200_du
-- Loading module or1200_pic
-- Loading module or1200_tt
-- Loading module or1200_pm
-- Loading module wb_interconnect_4x7
-- Loading module wb_interconnect_NxN
-- Loading module wb_rom
-- Loading interface generic_sram_line_en_if
-- Loading module wb_generic_line_en_sram_bridge
-- Loading module generic_rom_w
-- Loading module generic_rom
-- Loading module altsyncram
-- Loading module wb_sram
-- Loading interface generic_sram_byte_en_if
-- Loading module wb_generic_byte_en_sram_bridge
-- Loading module generic_sram_byte_en_w
-- Loading module generic_sram_byte_en
-- Loading module wb_master_stub
-- Loading module wb_dma_w
-- Loading module wb_dma_top
-- Loading module wb_dma_rf
-- Loading module wb_dma_ch_rf
-- Loading module wb_dma_ch_sel
-- Loading module wb_dma_ch_pri_enc
-- Loading module wb_dma_pri_enc_sub
-- Loading module wb_dma_ch_arb
-- Loading module wb_dma_de
-- Loading module wb_dma_inc30r
-- Loading module wb_dma_wb_if
-- Loading module wb_dma_wb_mast
-- Loading module wb_dma_wb_slv
-- Loading module wb_uart
-- Loading module uart_top
-- Loading module uart_wb
-- Loading module uart_regs
-- Loading module uart_transmitter
-- Loading module uart_tfifo
-- Loading module raminfr
-- Loading module uart_sync_flops
-- Loading module uart_receiver
-- Loading module uart_rfifo
-- Loading module uart_debug_if
-- Loading module simple_pic_w
-- Loading module simple_pic
-- Loading interface uart_serial_bfm
-- Loading module or1200_monitor
-- Loading package mtiUvm.questa_uvm_pkg
-- Loading module wb_NxN_arbiter
-- Loading module altsyncram_body
-- Loading module ALTERA_DEVICE_FAMILIES
-- Loading module ALTERA_MF_MEMORY_INITIALIZATION
** Warning: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/wb_uart.sv(28): (vopt-2241) Connection width does not match width of port 'wb_adr_i'. The port definition is at: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/wb_sys_ip/rtl/wb_uart/uart_top.v(144).
Optimizing 153 design-units (inlining 168/239 module instances):
-- Inlining module wb_dma_ch_rf(fast)
-- Inlining module wb_dma_ch_rf(fast__1)
-- Inlining module wb_dma_ch_rf(fast__2)
-- Inlining module wb_dma_ch_rf(fast__3)
-- Inlining module wb_dma_ch_rf(fast__4)
-- Inlining module wb_dma_ch_rf(fast__5)
-- Inlining module wb_dma_ch_rf(fast__6)
-- Inlining module wb_dma_ch_rf(fast__7)
-- Inlining module wb_dma_ch_rf(fast__8)
-- Inlining module wb_dma_ch_rf(fast__9)
-- Inlining module wb_dma_ch_rf(fast__10)
-- Inlining module wb_dma_ch_rf(fast__11)
-- Inlining module wb_dma_ch_rf(fast__12)
-- Inlining module wb_dma_ch_rf(fast__13)
-- Inlining module wb_dma_ch_rf(fast__14)
-- Inlining module wb_dma_ch_rf(fast__15)
-- Inlining module wb_dma_ch_rf(fast__16)
-- Inlining module wb_dma_ch_rf(fast__17)
-- Inlining module wb_dma_ch_rf(fast__18)
-- Inlining module wb_dma_ch_rf(fast__19)
-- Inlining module wb_dma_ch_rf(fast__20)
-- Inlining module wb_dma_ch_rf(fast__21)
-- Inlining module wb_dma_ch_rf(fast__22)
-- Inlining module wb_dma_ch_rf(fast__23)
-- Inlining module wb_dma_ch_rf(fast__24)
-- Inlining module wb_dma_ch_rf(fast__25)
-- Inlining module wb_dma_ch_rf(fast__26)
-- Inlining module wb_dma_ch_rf(fast__27)
-- Inlining module wb_dma_ch_rf(fast__28)
-- Inlining module wb_dma_ch_rf(fast__29)
-- Inlining module wb_dma_ch_rf(fast__30)
-- Inlining module wb_dma_rf(fast)
-- Inlining module wb_dma_pri_enc_sub(fast)
-- Inlining module wb_dma_ch_pri_enc(fast)
-- Inlining module wb_dma_ch_sel(fast)
-- Inlining module wb_dma_inc30r(fast)
-- Inlining module wb_dma_de(fast)
-- Inlining module wb_dma_wb_mast(fast)
-- Inlining module wb_dma_wb_slv(fast)
-- Inlining module wb_dma_wb_if(fast)
-- Inlining module wb_dma_top(fast)
-- Optimizing module wb_dma_w(fast)
-- Inlining module or1200_wb_biu(fast)
-- Inlining module or1200_spram(fast)
-- Inlining module or1200_spram(fast__1)
-- Inlining module or1200_immu_tlb(fast)
-- Inlining module or1200_immu_top(fast)
-- Inlining module or1200_ic_fsm(fast)
-- Inlining module or1200_spram(fast__2)
-- Inlining module or1200_ic_ram(fast)
-- Inlining module or1200_spram(fast__3)
-- Inlining module or1200_ic_tag(fast)
-- Inlining module or1200_ic_top(fast)
-- Inlining module or1200_genpc(fast)
-- Inlining module or1200_if(fast)
-- Inlining module or1200_ctrl(fast)
-- Inlining module or1200_dpram(fast)
-- Inlining module or1200_dpram(fast__1)
-- Inlining module or1200_rf(fast)
-- Inlining module or1200_operandmuxes(fast)
-- Inlining module or1200_alu(fast)
-- Inlining module or1200_fpu(fast)
-- Inlining module or1200_gmultp2_32x32(fast)
-- Inlining module or1200_mult_mac(fast)
-- Inlining module or1200_sprs(fast)
-- Inlining module or1200_mem2reg(fast)
-- Inlining module or1200_reg2mem(fast)
-- Inlining module or1200_lsu(fast)
-- Inlining module or1200_wbmux(fast)
-- Inlining module or1200_freeze(fast)
-- Inlining module or1200_except(fast)
-- Inlining module or1200_cfgr(fast)
-- Inlining module or1200_cpu(fast)
-- Inlining module or1200_spram(fast__4)
-- Inlining module or1200_spram(fast__5)
-- Inlining module or1200_dmmu_tlb(fast)
-- Inlining module or1200_dmmu_top(fast)
-- Inlining module or1200_dc_fsm(fast)
-- Inlining module or1200_spram_32_bw(fast)
-- Inlining module or1200_dc_ram(fast)
-- Inlining module or1200_spram(fast__6)
-- Inlining module or1200_dc_tag(fast)
-- Inlining module or1200_dc_top(fast)
-- Inlining module or1200_qmem_top(fast)
-- Inlining module or1200_sb(fast)
-- Inlining module or1200_du(fast)
-- Inlining module or1200_pic(fast)
-- Inlining module or1200_tt(fast)
-- Inlining module or1200_pm(fast)
-- Optimizing module or1200_top(fast)
-- Inlining module altsyncram_body(fast)
-- Optimizing module altsyncram(fast)
-- Inlining module altsyncram_body(fast__1)
-- Optimizing module altsyncram(fast__1)
-- Inlining module altsyncram_body(fast__2)
-- Optimizing module altsyncram(fast__2)
-- Optimizing module wb_dma_ch_arb(fast)
-- Inlining module wb_NxN_arbiter(fast)
-- Optimizing module wb_interconnect_NxN(fast)
-- Inlining module uart_wb(fast)
-- Inlining module raminfr(fast)
-- Inlining module uart_tfifo(fast)
-- Inlining module uart_transmitter(fast)
-- Inlining module uart_sync_flops(fast)
-- Inlining module uart_rfifo(fast)
-- Inlining module uart_receiver(fast)
-- Inlining module uart_regs(fast)
-- Inlining module uart_debug_if(fast)
-- Inlining module uart_top(fast)
-- Optimizing module wb_uart(fast)
-- Inlining interface wb_if(fast)
-- Inlining interface wb_if(fast__1)
-- Inlining interface generic_sram_line_en_if(fast__1)
-- Inlining interface wb_if(fast__2)
-- Inlining module mor1kx_soc(fast)
-- Inlining interface uart_serial_bfm(fast)
-- Inlining module or1200_monitor(fast)
-- Optimizing module mor1kx_uvm_tb(fast)
-- Optimizing module ALTERA_DEVICE_FAMILIES(fast)
-- Optimizing module ALTERA_MF_MEMORY_INITIALIZATION(fast)
-- Optimizing module wb_interconnect_4x7(fast)
-- Optimizing module simple_pic(fast)
-- Optimizing module or1200_top_w(fast)
-- Inlining module generic_sram_byte_en(fast)
-- Optimizing module generic_sram_byte_en_w(fast)
-- Inlining module generic_sram_byte_en(fast__1)
-- Optimizing module generic_sram_byte_en_w(fast__1)
-- Inlining module generic_rom(fast)
-- Optimizing module generic_rom_w(fast)
-- Optimizing module wb_generic_byte_en_sram_bridge(fast)
-- Optimizing module wb_generic_byte_en_sram_bridge(fast__1)
-- Optimizing module wb_generic_line_en_sram_bridge(fast)
-- Optimizing module wb_generic_line_en_sram_bridge(fast__1)
-- Inlining interface generic_sram_byte_en_if(fast)
-- Optimizing module wb_sram(fast)
-- Inlining interface generic_sram_byte_en_if(fast__1)
-- Optimizing module wb_sram(fast__1)
-- Inlining interface generic_sram_line_en_if(fast)
-- Optimizing module wb_rom(fast)
-- Optimizing module simple_pic_w(fast)
-- Optimizing module wb_master_stub(fast)
-- Optimizing package wb_dma_fw_pkg(fast)
-- Optimizing package sv_bfms_api_pkg(fast)
-- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
-- Optimizing package mtiUvm.questa_uvm_pkg(fast)
-- Optimizing package sv_bfms_utils_pkg(fast)
-- Optimizing package uart_serial_agent_pkg(fast)
-- Optimizing package mor1kx_uvm_env_pkg(fast)
-- Optimizing package mor1kx_uvm_tests_pkg(fast)
-- Optimizing interface wb_if(fast)
-- Optimizing interface generic_sram_line_en_if(fast)
-- Optimizing interface generic_sram_byte_en_if(fast)
-- Optimizing interface uart_serial_bfm(fast)
viscom:
VISCOM: QuestaSim /u/release/10.6a/questasim/linux_x86_64/Visualizer/bin/viscom 10.6a at 2017.03 Mar 16 2017
VISCOM: Writing design.bin
VISCOM: Done writing design.bin

Optimized design name is mor1kx_uvm_tb_opt
End time: 15:22:08 on Apr 27,2017, Elapsed time: 0:00:05
Errors: 0, Warnings: 1
SIMSCRIPTS_TOOLS: visualizer
SIMSCRIPTS_PLUSARGS_TOOLS: visualizer
PLUSARGS: +SW_IMAGE=/scratch1/ballance/rundir/mor1kx_uvm/qs/baremetal/helloworld.elf +TIMEOUT=20ms +UVM_TESTNAME=mor1kx_uvm_asm_test +tool.visualizer
INFACT_IMPORT_TARGETS: 
build-pre-compile: 
build-compile: vlog_compile
build-post-compile: build_embedded_sw  
build-pre-link: 
build-link: vopt_opt /scratch1/ballance/rundir/mor1kx_uvm/qs/dpi.so 
build-post-link: 
make: Leaving directory `/export/scratch/ballance/rundir/mor1kx_uvm/qs'
make: Entering directory `/export/scratch/ballance/rundir/mor1kx_uvm/qs'
== Simulator: qs == 
== Enabled Tools ==
  - visualizer
make: Leaving directory `/export/scratch/ballance/rundir/mor1kx_uvm/qs'
or1k-elf-objcopy /scratch1/ballance/rundir/mor1kx_uvm/qs/mor1kx_soc_boot.elf -O ihex rom.ihex
perl /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/synthscripts/bin/objcopy_ihex2quartus_filter.pl rom.ihex rom.hex
fill=0
or1k-elf-objcopy /scratch1/ballance/rundir/mor1kx_uvm/qs/baremetal/helloworld.elf -O ihex ram.ihex
perl /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/synthscripts/bin/objcopy_ihex2quartus_filter.pl \
		-fill 0x1000 ram.ihex ram.hex
fill=4096
touch run-pre
echo  > run.do
echo "echo \"SV_SEED: 1\"" >> run.do
echo "coverage attribute -name TESTNAME -value mor1kx_uvm_baremetal_helloworld_1" >> run.do
echo "coverage save -onexit cov.ucdb" >> run.do
echo "run 20ms; quit -f" >> run.do
vmap work /scratch1/ballance/rundir/mor1kx_uvm/qs/work 
QuestaSim-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
vmap work /scratch1/ballance/rundir/mor1kx_uvm/qs/work 
Copying /u/release/10.6a/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
Modifying modelsim.ini
if test -f /scratch1/ballance/rundir/mor1kx_uvm/qs/design.bin; then cp /scratch1/ballance/rundir/mor1kx_uvm/qs/design.bin .; fi
vsim -suppress 3009  -sv_seed 1 -classdebug -uvmcontrol=struct,msglog -qwavedb=+report=class+signal+class+transaction+uvm_schematic -batch -do run.do mor1kx_uvm_tb_opt -l simx.log \
		+TESTNAME=mor1kx_uvm_baremetal_helloworld -f sim.f -sv_lib /scratch1/ballance/rundir/mor1kx_uvm/qs/dpi 
# Loading Mentor Graphics Visualizer shared object '/u/release/10.6a/questasim/linux_x86_64/Visualizer/bin/libqvisualizer.so'
# vsim -suppress 3009 -sv_seed 1 -classdebug -uvmcontrol=struct,msglog -qwavedb=+report=class+signal+class+transaction+uvm_schematic -batch -do "run.do" mor1kx_uvm_tb_opt -l simx.log "+TESTNAME=mor1kx_uvm_baremetal_helloworld" "+UVM_TESTNAME=mor1kx_uvm_asm_test" "+SW_IMAGE=/scratch1/ballance/rundir/mor1kx_uvm/qs/baremetal/helloworld.elf" "+TIMEOUT=20ms" -sv_lib /scratch1/ballance/rundir/mor1kx_uvm/qs/dpi 
# Start time: 15:22:08 on Apr 27,2017
# Loading /scratch1/ballance/tmp/ballance@infact6_dpi_19639/linux_x86_64_gcc-5.3.0/export_tramp.so
# //  Questa Sim-64
# //  Version 10.6a linux_x86_64 Mar 16 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.wb_dma_fw_pkg(fast)
# Loading work.sv_bfms_api_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.sv_bfms_utils_pkg(fast)
# Loading work.uart_serial_bfm(fast)
# Loading work.uart_serial_agent_pkg(fast)
# Loading work.mor1kx_uvm_env_pkg(fast)
# Loading work.mor1kx_uvm_tests_pkg(fast)
# Loading work.mor1kx_uvm_tb(fast)
# Loading work.or1200_top_w(fast)
# Loading work.or1200_top(fast)
# Loading work.wb_interconnect_4x7(fast)
# Loading work.wb_interconnect_NxN(fast)
# Loading work.wb_rom(fast)
# Loading work.wb_generic_line_en_sram_bridge(fast)
# Loading work.generic_rom_w(fast)
# Loading work.altsyncram(fast)
# Loading work.ALTERA_DEVICE_FAMILIES(fast)
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.wb_sram(fast)
# Loading work.wb_generic_byte_en_sram_bridge(fast)
# Loading work.generic_sram_byte_en_w(fast)
# Loading work.altsyncram(fast__1)
# Loading work.wb_sram(fast__1)
# Loading work.wb_generic_byte_en_sram_bridge(fast__1)
# Loading work.generic_sram_byte_en_w(fast__1)
# Loading work.altsyncram(fast__2)
# Loading work.wb_generic_line_en_sram_bridge(fast__1)
# Loading work.wb_master_stub(fast)
# Loading work.wb_dma_w(fast)
# Loading work.wb_dma_ch_arb(fast)
# Loading work.wb_uart(fast)
# Loading work.simple_pic_w(fast)
# Loading work.simple_pic(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /scratch1/ballance/rundir/mor1kx_uvm/qs/dpi.so
# Loading /u/release/10.6a/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-3770) Failed to find user specified function '_wb_dma_drv_init' in DPI precompiled library search list "/scratch1/ballance/rundir/mor1kx_uvm/qs/dpi.so /u/release/10.6a/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ps  Iteration: 0  Region: /wb_dma_fw_pkg File: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/oc_wb_ip/rtl/wb_dma/fw/wb_dma_fw_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function '_wb_dma_drv_init_single_xfer' in DPI precompiled library search list "/scratch1/ballance/rundir/mor1kx_uvm/qs/dpi.so /u/release/10.6a/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ps  Iteration: 0  Region: /wb_dma_fw_pkg File: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/oc_wb_ip/rtl/wb_dma/fw/wb_dma_fw_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function '_wb_dma_drv_init_linklist_desc' in DPI precompiled library search list "/scratch1/ballance/rundir/mor1kx_uvm/qs/dpi.so /u/release/10.6a/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ps  Iteration: 0  Region: /wb_dma_fw_pkg File: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/oc_wb_ip/rtl/wb_dma/fw/wb_dma_fw_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function '_wb_dma_drv_init_linklist_xfer' in DPI precompiled library search list "/scratch1/ballance/rundir/mor1kx_uvm/qs/dpi.so /u/release/10.6a/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ps  Iteration: 0  Region: /wb_dma_fw_pkg File: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/oc_wb_ip/rtl/wb_dma/fw/wb_dma_fw_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function '_wb_dma_drv_check_status' in DPI precompiled library search list "/scratch1/ballance/rundir/mor1kx_uvm/qs/dpi.so /u/release/10.6a/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ps  Iteration: 0  Region: /wb_dma_fw_pkg File: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/oc_wb_ip/rtl/wb_dma/fw/wb_dma_fw_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function '_wb_dma_drv_poll' in DPI precompiled library search list "/scratch1/ballance/rundir/mor1kx_uvm/qs/dpi.so /u/release/10.6a/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so ".
#    Time: 0 ps  Iteration: 0  Region: /wb_dma_fw_pkg File: /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/rtl/oc_wb_ip/rtl/wb_dma/fw/wb_dma_fw_pkg.sv
# 
# do run.do
# SV_SEED: 1
# 
# *****************************************************************
#    Using QuickLZ compression software.
# *****************************************************************
# 
# qwavedb_dumpvars: Initiating qwavedb class logging
# 
# 	Loading class filter file '/u/release/10.6a/questasim/linux_x86_64/Visualizer/bin/../config/uvmclassfilter.txt'
# 
# qwavedb_dumpvars: Done initiating qwavedb class logging
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+trlog,+msglog)
# WB_SRAM path mor1kx_uvm_tb.u_soc.u_ram: MEM_ADDR_BITS=15 WB_ADDRESS_WIDTH=32 WB_DATA_WIDTH=32
# mor1kx_uvm_tb.u_soc.u_ram.u_bridge: ADDRESS_WIDTH=15 DATA_WIDTH=32 ADR[16:2]
# WB_SRAM path mor1kx_uvm_tb.u_soc.u_scratchpad: MEM_ADDR_BITS=10 WB_ADDRESS_WIDTH=32 WB_DATA_WIDTH=32
# mor1kx_uvm_tb.u_soc.u_scratchpad.u_bridge: ADDRESS_WIDTH=10 DATA_WIDTH=32 ADR[11:2]
# (mor1kx_uvm_tb.u_soc.u_uart.uart_top) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (mor1kx_uvm_tb.u_soc.u_uart.uart_top) UART INFO: Doesn't have baudrate output
# 
# UVM_INFO @ 0.00 ns: reporter [RNTST] Running test mor1kx_uvm_asm_test...
# UART: has_monitor=1
# --> getc
# Mentor Graphics software version 10.6a (Build number 0)
# Copyright (C) 1999-2015 by Mentor Graphics All rights reserved.
	 Class Filter File used = /u/release/10.6a/questasim/linux_x86_64/Visualizer/bin/../config/uvmclassfilter.txt
# qwavedb_dumpvars: Initiating qwavedb waveform capturing
# 
# 
# qwavedb_dumpvars: Done initiating qwavedb waveform capturing
# 
# UART Write: 'h00000003
# UART Write: 'h00000000
# UART Write: 'h00000003
# UART Write: 'h00000000
#  60450.00 ns: beginning of start bit
#  67810.00 ns: end of start bit
#  71490.00 ns: sample data bit 0
#  78850.00 ns: sample data bit 1
#  86210.00 ns: sample data bit 0
#  93570.00 ns: sample data bit 1
# 100930.00 ns: sample data bit 0
# 108290.00 ns: sample data bit 1
# 115650.00 ns: sample data bit 1
# 123010.00 ns: sample data bit 1
# Rx Done
# <-- getc ea
# --> getc
# UART Write: 'h00000000
# 134970.00 ns: beginning of start bit
# 142330.00 ns: end of start bit
# 146010.00 ns: sample data bit 1
# 153370.00 ns: sample data bit 0
# 160730.00 ns: sample data bit 0
# 168090.00 ns: sample data bit 0
# 175450.00 ns: sample data bit 0
# 182810.00 ns: sample data bit 0
# 190170.00 ns: sample data bit 0
# 197530.00 ns: sample data bit 0
# Rx Done
# <-- getc 01
# --> putc
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# ------------------------------------
# Name  Type               Size  Value
# ------------------------------------
# item  uvm_sequence_item  -     @716 
# ------------------------------------
# 201670.00 ns: Begin Tx
# 209490.00 ns: Begin Data Bit 0
# 216850.00 ns: Begin Data Bit 1
# 224210.00 ns: Begin Data Bit 2
# 231570.00 ns: Begin Data Bit 3
# 238930.00 ns: Begin Data Bit 4
# 246290.00 ns: Begin Data Bit 5
# 253650.00 ns: Begin Data Bit 6
# 261010.00 ns: Begin Data Bit 7
# 275270.00 ns: End stop bit
# <-- putc
# --> getc
# UART Write: 'h00000000
# 283550.00 ns: beginning of start bit
# 290910.00 ns: end of start bit
# 294590.00 ns: sample data bit 0
# 301950.00 ns: sample data bit 1
# 309310.00 ns: sample data bit 0
# 316670.00 ns: sample data bit 0
# 324030.00 ns: sample data bit 0
# 331390.00 ns: sample data bit 0
# 338750.00 ns: sample data bit 0
# 346110.00 ns: sample data bit 0
# Rx Done
# Saving coverage database on exit...
# qwavedb_dumpvars : Simulation ending at [4 2820130816] 0
# ========= Visualizer Dump Summary report =========
# 	 #Design Ids       = 3097
# 	 #Class Ids        = 1808 (Recycled = 0)
# 	 #Transaction Ids  = 1
# 	 #Total Ids        = 4907
# 	 #Swaps            = 14
# 	  Id Memory        = 510.33 KB
# 	  Swap Memory      = 50.00 MB
# ========= End of Visualizer Dump Summary report =========
# 
# ======================== Class Defs ========================
# 
# Class uvm_factory (11) with 2 vars:
# 	Var m_debug_pass
# 	Var m_inst
# Class uvm_recorder (55) with 13 vars:
# 	Var m_leaf_name
# 	Var file
# 	Var handle
# 	Var recording_depth
# 	Var tr_handle
# 	Var abstract
# 	Var identifier
# 	Var physical
# 	Var default_radix
# 	Var policy
# 	Var filename
# 	Var type_name
# 	Var scope
# Class uvm_report_server (62) with 6 vars:
# 	Var m_leaf_name
# 	Var max_quit_count
# 	Var quit_count
# 	Var enable_report_id_count_summary
# 	Var m_max_quit_overridable
# 	Var m_global_report_server
# Class uvm_end_of_elaboration_phase (74) with 3 vars:
# 	Var m_leaf_name
# 	Var type_name
# 	Var m_inst
# Class uvm_start_of_simulation_phase (75) with 3 vars:
# 	Var m_leaf_name
# 	Var type_name
# 	Var m_inst
# Class uvm_run_phase (76) with 3 vars:
# 	Var m_leaf_name
# 	Var type_name
# 	Var m_inst
# Class uvm_check_phase (78) with 3 vars:
# 	Var m_leaf_name
# 	Var type_name
# 	Var m_inst
# Class uvm_report_phase (79) with 3 vars:
# 	Var m_leaf_name
# 	Var type_name
# 	Var m_inst
# Class uvm_reset_phase (82) with 3 vars:
# 	Var m_leaf_name
# 	Var type_name
# 	Var m_inst
# Class uvm_configure_phase (85) with 3 vars:
# 	Var m_leaf_name
# 	Var type_name
# 	Var m_inst
# Class uvm_main_phase (88) with 3 vars:
# 	Var m_leaf_name
# 	Var type_name
# 	Var m_inst
# Class uvm_root (94) with 7 vars:
# 	Var m_leaf_name
# 	Var m_name
# 	Var enable_print_topology
# 	Var finish_on_completion
# 	Var m_phase_all_done
# 	Var clp
# 	Var m_inst
# Class uart_serial_driver (336) with 5 vars:
# 	Var m_leaf_name
# 	Var m_name
# 	Var report_id
# 	Var ap
# 	Var m_cfg
# Class uart_serial_config (345) with 7 vars:
# 	Var m_leaf_name
# 	Var has_driver
# 	Var has_monitor
# 	Var has_sequencer
# 	Var report_id
# 	Var vif_path
# 	Var vif
# Class uart_serial_seq_item (346) with 10 vars:
# 	Var m_leaf_name
# 	Var m_transaction_id
# 	Var stream_handle
# 	Var tr_handle
# 	Var m_recorder
# 	Var m_sequence_id
# 	Var m_parent_sequence
# 	Var m_sequencer
# 	Var data
# 	Var report_id
# Class uart_serial_monitor (347) with 6 vars:
# 	Var m_leaf_name
# 	Var m_name
# 	Var type_name
# 	Var report_id
# 	Var ap
# 	Var m_cfg
# Class uart_serial_agent (348) with 12 vars:
# 	Var m_leaf_name
# 	Var m_name
# 	Var is_active
# 	Var type_name
# 	Var report_id
# 	Var m_cfg
# 	Var m_driver
# 	Var m_drv_out_ap
# 	Var m_mon_out_ap
# 	Var m_monitor
# 	Var m_recv_item
# 	Var m_seqr
# Class uart_serial_tx_seq (364) with 10 vars:
# 	Var m_leaf_name
# 	Var m_transaction_id
# 	Var stream_handle
# 	Var tr_handle
# 	Var m_recorder
# 	Var m_sequence_id
# 	Var m_parent_sequence
# 	Var m_sequencer
# 	Var report_id
# 	Var type_name
# Class uvm_sequencer__3 (367) with 2 vars:
# 	Var m_leaf_name
# 	Var m_name
# Class mor1kx_uvm_env (375) with 5 vars:
# 	Var m_leaf_name
# 	Var m_name
# 	Var type_name
# 	Var type_name
# 	Var m_uart_agent
# Class mor1kx_uvm_asm_test (381) with 7 vars:
# 	Var m_leaf_name
# 	Var m_name
# 	Var type_name
# 	Var type_name
# 	Var m_env
# 	Var type_name
# 	Var m_run_phase
# Class questa_messagelogger_report_server (384) with 7 vars:
# 	Var m_leaf_name
# 	Var max_quit_count
# 	Var quit_count
# 	Var enable_report_id_count_summary
# 	Var m_max_quit_overridable
# 	Var m_global_report_server
# 	Var m_q
# Class questa_uvm_recorder (386) with 20 vars:
# 	Var m_leaf_name
# 	Var file
# 	Var handle
# 	Var recording_depth
# 	Var tr_handle
# 	Var abstract
# 	Var identifier
# 	Var physical
# 	Var default_radix
# 	Var policy
# 	Var filename
# 	Var type_name
# 	Var scope
# 	Var UVM_TR_TRACE_API
# 	Var UVM_TR_TRACE_API_DETAIL
# 	Var UVM_TR_TRACE_PLI_CALLS
# 	Var uvm_tr_initialized
# 	Var type_name
# 	Var questa_uvm_default_recorder
# 	Var scope
# Class questa_uvm_components_finalized_phase (387) with 3 vars:
# 	Var m_leaf_name
# 	Var type_name
# 	Var m_inst
# ======================== Class Defs End ====================
# 
# ======================== Class Dumping Summary ========================
# 
#      #Inst  Id's/inst         Name
#          3         10         uart_serial_seq_item
#          1         20         questa_uvm_recorder
#          1         13         uvm_recorder
#          1         12         uart_serial_agent
#          1         10         uart_serial_tx_seq
#          1          7         uvm_root
#          1          7         uart_serial_config
#          1          7         mor1kx_uvm_asm_test
#          1          7         questa_messagelogger_report_server
#          1          6         uvm_report_server
#          1          6         uart_serial_monitor
#          1          5         uart_serial_driver
#          1          5         mor1kx_uvm_env
#          1          3         uvm_end_of_elaboration_phase
#          1          3         uvm_start_of_simulation_phase
#          1          3         uvm_run_phase
#          1          3         uvm_check_phase
#          1          3         uvm_report_phase
#          1          3         uvm_reset_phase
#          1          3         uvm_configure_phase
#          1          3         uvm_main_phase
#          1          3         questa_uvm_components_finalized_phase
#          1          2         uvm_factory
#          1          2         uvm_sequencer__3
# --------------------------------------------------------------------------------
#         26        146         Total
# ======================== End of Class Dumping Summary ========================
# End time: 15:22:31 on Apr 27,2017, Elapsed time: 0:00:23
# Errors: 0, Warnings: 6
touch run-main
touch run-post
touch run
Failed to launch check program at /home/ballance/dirs/infact/work/projects/pss_examples/infact_dma_block2soc/rtl/mor1kx_soc/simscripts/bin/runtest.pl line 768.
make: Entering directory `/export/scratch/ballance/rundir/mor1kx_uvm/qs'
vcover merge /scratch1/ballance/rundir/mor1kx_uvm/cov_merge.ucdb /scratch1/ballance/rundir/mor1kx_uvm/mor1kx_uvm_baremetal_helloworld_0001/cov.ucdb
QuestaSim-64 vcover 10.6a Coverage Utility 2017.03 Mar 16 2017
Start time: 15:22:31 on Apr 27,2017
vcover merge /scratch1/ballance/rundir/mor1kx_uvm/cov_merge.ucdb /scratch1/ballance/rundir/mor1kx_uvm/mor1kx_uvm_baremetal_helloworld_0001/cov.ucdb 
QuestaSim-64 vcover 10.6a Coverage Utility 2017.03 Mar 16 2017
Merging file /scratch1/ballance/rundir/mor1kx_uvm/mor1kx_uvm_baremetal_helloworld_0001/cov.ucdb
Writing merged result to /scratch1/ballance/rundir/mor1kx_uvm/cov_merge.ucdb

End time: 15:22:31 on Apr 27,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
make: Leaving directory `/export/scratch/ballance/rundir/mor1kx_uvm/qs'
