#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Oct 30 14:33:46 2024
# Process ID: 21868
# Current directory: C:/B_Git/MCS/MC/MC_V1/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21252 C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.xpr
# Log file: C:/B_Git/MCS/MC/MC_V1/Vivado/vivado.log
# Journal file: C:/B_Git/MCS/MC/MC_V1/Vivado\vivado.jou
# Running On        :mikkelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8379 MB
# Swap memory       :25769 MB
# Total Virtual     :34149 MB
# Available Virtual :10099 MB
#-----------------------------------------------------------
start_gui
open_project C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {5 1648 514} [get_bd_cells axi_gpio_1]
startgroup
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS_2 {0} \
  CONFIG.C_IS_DUAL {0} \
] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_ports gpio_rtl]
delete_bd_objs [get_bd_intf_ports PL_USER_LED]
startgroup
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_1/gpio_io_o]
endgroup
set_property name PL_USER_LED [get_bd_ports gpio_io_o_0]
save_bd_design
reset_run synth_1
reset_run MC_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/B_Git/MCS/MC/MC_V1/Vitis/added_second_GPIO_AXI.xsa
