{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/movsx:movsxd",
    "result": {"pageContext":{"op":{"id":"movsx:movsxd","variants":["MOVSX","MOVSXD"],"variant_descriptions":{"MOVSX":"Move word to quadword with sign-extension.","MOVSXD":"Move doubleword to quadword with sign-extension."},"text":"<p>Copies the contents of the source operand (register or memory location) to the destination operand (register) and sign extends the value to 16 or 32 bits (see <span class=\"not-imported\">Figure 7-6</span> in the <em>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1</em>). The size of the converted value depends on the operand-size attribute.</p><p>In 64-bit mode, the instruction’s default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.</p>","href":"https://www.felixcloutier.com/x86/MOVSX%3AMOVSXD.html"}}},
    "staticQueryHashes": ["3832154866","63159454"]}