module partsel_00135(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [26:4] x4;
  wire signed [7:29] x5;
  wire signed [4:24] x6;
  wire signed [24:7] x7;
  wire signed [4:28] x8;
  wire [4:26] x9;
  wire [0:29] x10;
  wire [4:29] x11;
  wire [6:26] x12;
  wire signed [1:27] x13;
  wire signed [4:30] x14;
  wire [2:28] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [25:0] p0 = 837427441;
  localparam signed [2:24] p1 = 752837658;
  localparam signed [31:4] p2 = 655759906;
  localparam [24:3] p3 = 606781927;
  assign x4 = x3[10 + s2 +: 3];
  assign x5 = x1[14 + s2];
  assign x6 = (p0[21 + s3 +: 7] ^ x4);
  assign x7 = x4[11 + s2];
  assign x8 = p2[20 + s2 +: 6];
  assign x9 = x3[12 + s3 -: 4];
  assign x10 = p3;
  assign x11 = x6;
  assign x12 = x0[8 + s2 +: 4];
  assign x13 = (p3 + {{2{(x9[18 +: 1] & x7[4 + s0])}}, ({((x9[16] | p1[17 + s3 -: 5]) ^ p0), {x0[18 + s2 +: 7], ((p0[18 + s0] + p0[4 + s1 +: 7]) + p0)}} - ({2{p0[24 + s3 +: 7]}} & p0))});
  assign x14 = x2[12 +: 4];
  assign x15 = p2[5 + s3 -: 5];
  assign y0 = x14[16 + s0 +: 4];
  assign y1 = {(x9 + ({x3[7 + s0], x14[11 + s1 -: 3]} + {x14[18], (p3[23 + s1 -: 8] & x6[24 + s3 -: 5])})), (!ctrl[2] || ctrl[1] && !ctrl[1] ? p0[7 + s0 -: 4] : (!ctrl[3] && ctrl[3] && ctrl[2] ? (x4[15 + s2] & x11[16 -: 1]) : x7))};
  assign y2 = {2{(!ctrl[3] || ctrl[3] && ctrl[0] ? (({2{p0[24 + s3 -: 1]}} + x5) ^ p2[12 + s0]) : x10[25 + s3 -: 5])}};
  assign y3 = (ctrl[0] && ctrl[0] && !ctrl[3] ? ((!ctrl[2] && !ctrl[0] && ctrl[1] ? ((ctrl[0] && !ctrl[2] || ctrl[3] ? p3 : p0[13 -: 2]) ^ (x6[6 + s0] - (x3 & x11))) : (p0[18] ^ p2[7 + s2 +: 8])) - ((!ctrl[3] || ctrl[2] && ctrl[1] ? {2{p3}} : x5[18 + s3 -: 6]) | {x7[10 +: 3], x12})) : x10[18 + s1 +: 6]);
endmodule
