// Seed: 159186981
`timescale 1 ps / 1 ps
module module_0 #(
    parameter id_4 = 32'd59
) (
    input id_1,
    output id_2,
    output id_3,
    input _id_4,
    input logic id_5,
    output id_6,
    input id_7,
    output logic id_8
);
  type_20 id_9 (
      .id_0 (1 == 1),
      .id_1 (id_2),
      .id_2 (id_4),
      .id_3 (id_2[1] < 1'b0 - id_8),
      .id_4 (1 != id_6),
      .id_5 (1),
      .id_6 (1),
      .id_7 (1),
      .id_8 (1'b0),
      .id_9 (1'b0),
      .id_10(1),
      .id_11(1'b0 + 1'b0),
      .id_12(1 == id_3),
      .id_13(id_8[1-:id_4])
  );
  logic id_10 = 1'b0;
  logic id_11, id_12, id_13, id_14, id_15;
  assign {1, {1'b0}, 1, id_8, 1} = id_10;
  specify
    (id_16 => id_17) = 1;
  endspecify
endmodule
