/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CM_BUSY_FLAG */
.set CM_BUSY_FLAG__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set CM_BUSY_FLAG__0__MASK, 0x01
.set CM_BUSY_FLAG__0__PC, CYREG_PRT6_PC0
.set CM_BUSY_FLAG__0__PORT, 6
.set CM_BUSY_FLAG__0__SHIFT, 0
.set CM_BUSY_FLAG__AG, CYREG_PRT6_AG
.set CM_BUSY_FLAG__AMUX, CYREG_PRT6_AMUX
.set CM_BUSY_FLAG__BIE, CYREG_PRT6_BIE
.set CM_BUSY_FLAG__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CM_BUSY_FLAG__BYP, CYREG_PRT6_BYP
.set CM_BUSY_FLAG__CTL, CYREG_PRT6_CTL
.set CM_BUSY_FLAG__DM0, CYREG_PRT6_DM0
.set CM_BUSY_FLAG__DM1, CYREG_PRT6_DM1
.set CM_BUSY_FLAG__DM2, CYREG_PRT6_DM2
.set CM_BUSY_FLAG__DR, CYREG_PRT6_DR
.set CM_BUSY_FLAG__INP_DIS, CYREG_PRT6_INP_DIS
.set CM_BUSY_FLAG__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CM_BUSY_FLAG__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CM_BUSY_FLAG__LCD_EN, CYREG_PRT6_LCD_EN
.set CM_BUSY_FLAG__MASK, 0x01
.set CM_BUSY_FLAG__PORT, 6
.set CM_BUSY_FLAG__PRT, CYREG_PRT6_PRT
.set CM_BUSY_FLAG__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CM_BUSY_FLAG__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CM_BUSY_FLAG__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CM_BUSY_FLAG__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CM_BUSY_FLAG__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CM_BUSY_FLAG__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CM_BUSY_FLAG__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CM_BUSY_FLAG__PS, CYREG_PRT6_PS
.set CM_BUSY_FLAG__SHIFT, 0
.set CM_BUSY_FLAG__SLW, CYREG_PRT6_SLW

/* CM_COLLISION_int */
.set CM_COLLISION_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CM_COLLISION_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CM_COLLISION_int__INTC_MASK, 0x01
.set CM_COLLISION_int__INTC_NUMBER, 0
.set CM_COLLISION_int__INTC_PRIOR_NUM, 7
.set CM_COLLISION_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set CM_COLLISION_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CM_COLLISION_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CM_COL_FLAG */
.set CM_COL_FLAG__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set CM_COL_FLAG__0__MASK, 0x40
.set CM_COL_FLAG__0__PC, CYREG_PRT6_PC6
.set CM_COL_FLAG__0__PORT, 6
.set CM_COL_FLAG__0__SHIFT, 6
.set CM_COL_FLAG__AG, CYREG_PRT6_AG
.set CM_COL_FLAG__AMUX, CYREG_PRT6_AMUX
.set CM_COL_FLAG__BIE, CYREG_PRT6_BIE
.set CM_COL_FLAG__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CM_COL_FLAG__BYP, CYREG_PRT6_BYP
.set CM_COL_FLAG__CTL, CYREG_PRT6_CTL
.set CM_COL_FLAG__DM0, CYREG_PRT6_DM0
.set CM_COL_FLAG__DM1, CYREG_PRT6_DM1
.set CM_COL_FLAG__DM2, CYREG_PRT6_DM2
.set CM_COL_FLAG__DR, CYREG_PRT6_DR
.set CM_COL_FLAG__INP_DIS, CYREG_PRT6_INP_DIS
.set CM_COL_FLAG__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CM_COL_FLAG__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CM_COL_FLAG__LCD_EN, CYREG_PRT6_LCD_EN
.set CM_COL_FLAG__MASK, 0x40
.set CM_COL_FLAG__PORT, 6
.set CM_COL_FLAG__PRT, CYREG_PRT6_PRT
.set CM_COL_FLAG__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CM_COL_FLAG__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CM_COL_FLAG__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CM_COL_FLAG__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CM_COL_FLAG__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CM_COL_FLAG__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CM_COL_FLAG__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CM_COL_FLAG__PS, CYREG_PRT6_PS
.set CM_COL_FLAG__SHIFT, 6
.set CM_COL_FLAG__SLW, CYREG_PRT6_SLW

/* CM_IDLE_FLAG */
.set CM_IDLE_FLAG__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set CM_IDLE_FLAG__0__MASK, 0x80
.set CM_IDLE_FLAG__0__PC, CYREG_PRT12_PC7
.set CM_IDLE_FLAG__0__PORT, 12
.set CM_IDLE_FLAG__0__SHIFT, 7
.set CM_IDLE_FLAG__AG, CYREG_PRT12_AG
.set CM_IDLE_FLAG__BIE, CYREG_PRT12_BIE
.set CM_IDLE_FLAG__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CM_IDLE_FLAG__BYP, CYREG_PRT12_BYP
.set CM_IDLE_FLAG__DM0, CYREG_PRT12_DM0
.set CM_IDLE_FLAG__DM1, CYREG_PRT12_DM1
.set CM_IDLE_FLAG__DM2, CYREG_PRT12_DM2
.set CM_IDLE_FLAG__DR, CYREG_PRT12_DR
.set CM_IDLE_FLAG__INP_DIS, CYREG_PRT12_INP_DIS
.set CM_IDLE_FLAG__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CM_IDLE_FLAG__MASK, 0x80
.set CM_IDLE_FLAG__PORT, 12
.set CM_IDLE_FLAG__PRT, CYREG_PRT12_PRT
.set CM_IDLE_FLAG__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CM_IDLE_FLAG__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CM_IDLE_FLAG__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CM_IDLE_FLAG__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CM_IDLE_FLAG__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CM_IDLE_FLAG__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CM_IDLE_FLAG__PS, CYREG_PRT12_PS
.set CM_IDLE_FLAG__SHIFT, 7
.set CM_IDLE_FLAG__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CM_IDLE_FLAG__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CM_IDLE_FLAG__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CM_IDLE_FLAG__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CM_IDLE_FLAG__SLW, CYREG_PRT12_SLW

/* CM_IDLE_int */
.set CM_IDLE_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CM_IDLE_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CM_IDLE_int__INTC_MASK, 0x02
.set CM_IDLE_int__INTC_NUMBER, 1
.set CM_IDLE_int__INTC_PRIOR_NUM, 7
.set CM_IDLE_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set CM_IDLE_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CM_IDLE_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CM_INIT_FLAG */
.set CM_INIT_FLAG__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set CM_INIT_FLAG__0__MASK, 0x40
.set CM_INIT_FLAG__0__PC, CYREG_PRT12_PC6
.set CM_INIT_FLAG__0__PORT, 12
.set CM_INIT_FLAG__0__SHIFT, 6
.set CM_INIT_FLAG__AG, CYREG_PRT12_AG
.set CM_INIT_FLAG__BIE, CYREG_PRT12_BIE
.set CM_INIT_FLAG__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CM_INIT_FLAG__BYP, CYREG_PRT12_BYP
.set CM_INIT_FLAG__DM0, CYREG_PRT12_DM0
.set CM_INIT_FLAG__DM1, CYREG_PRT12_DM1
.set CM_INIT_FLAG__DM2, CYREG_PRT12_DM2
.set CM_INIT_FLAG__DR, CYREG_PRT12_DR
.set CM_INIT_FLAG__INP_DIS, CYREG_PRT12_INP_DIS
.set CM_INIT_FLAG__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CM_INIT_FLAG__MASK, 0x40
.set CM_INIT_FLAG__PORT, 12
.set CM_INIT_FLAG__PRT, CYREG_PRT12_PRT
.set CM_INIT_FLAG__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CM_INIT_FLAG__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CM_INIT_FLAG__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CM_INIT_FLAG__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CM_INIT_FLAG__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CM_INIT_FLAG__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CM_INIT_FLAG__PS, CYREG_PRT12_PS
.set CM_INIT_FLAG__SHIFT, 6
.set CM_INIT_FLAG__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CM_INIT_FLAG__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CM_INIT_FLAG__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CM_INIT_FLAG__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CM_INIT_FLAG__SLW, CYREG_PRT12_SLW

/* CM_State_Reg */
.set CM_State_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set CM_State_Reg_Sync_ctrl_reg__0__POS, 0
.set CM_State_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set CM_State_Reg_Sync_ctrl_reg__1__POS, 1
.set CM_State_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CM_State_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set CM_State_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set CM_State_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set CM_State_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set CM_State_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set CM_State_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set CM_State_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set CM_State_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set CM_State_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CM_State_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set CM_State_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set CM_State_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set CM_State_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set CM_State_Reg_Sync_ctrl_reg__MASK, 0x03
.set CM_State_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CM_State_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CM_State_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* CM_Test_State_Reg */
.set CM_Test_State_Reg_sts_sts_reg__0__MASK, 0x01
.set CM_Test_State_Reg_sts_sts_reg__0__POS, 0
.set CM_Test_State_Reg_sts_sts_reg__1__MASK, 0x02
.set CM_Test_State_Reg_sts_sts_reg__1__POS, 1
.set CM_Test_State_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CM_Test_State_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set CM_Test_State_Reg_sts_sts_reg__2__MASK, 0x04
.set CM_Test_State_Reg_sts_sts_reg__2__POS, 2
.set CM_Test_State_Reg_sts_sts_reg__3__MASK, 0x08
.set CM_Test_State_Reg_sts_sts_reg__3__POS, 3
.set CM_Test_State_Reg_sts_sts_reg__MASK, 0x0F
.set CM_Test_State_Reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB10_MSK
.set CM_Test_State_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CM_Test_State_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set CM_Test_State_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CM_Test_State_Reg_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set CM_Test_State_Reg_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set CM_Test_State_Reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB10_ST

/* CM_Timer */
.set CM_Timer_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CM_Timer_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CM_Timer_int__INTC_MASK, 0x20000
.set CM_Timer_int__INTC_NUMBER, 17
.set CM_Timer_int__INTC_PRIOR_NUM, 7
.set CM_Timer_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set CM_Timer_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CM_Timer_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CM_Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set CM_Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set CM_Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set CM_Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set CM_Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set CM_Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set CM_Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set CM_Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set CM_Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set CM_Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set CM_Timer_TimerHW__PM_ACT_MSK, 0x01
.set CM_Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set CM_Timer_TimerHW__PM_STBY_MSK, 0x01
.set CM_Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set CM_Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set CM_Timer_TimerHW__SR0, CYREG_TMR0_SR0
.set CM_Timer_Trigger_Sync_ctrl_reg__0__MASK, 0x01
.set CM_Timer_Trigger_Sync_ctrl_reg__0__POS, 0
.set CM_Timer_Trigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CM_Timer_Trigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CM_Timer_Trigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CM_Timer_Trigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CM_Timer_Trigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CM_Timer_Trigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CM_Timer_Trigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CM_Timer_Trigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CM_Timer_Trigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CM_Timer_Trigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CM_Timer_Trigger_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set CM_Timer_Trigger_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CM_Timer_Trigger_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set CM_Timer_Trigger_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CM_Timer_Trigger_Sync_ctrl_reg__MASK, 0x01
.set CM_Timer_Trigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CM_Timer_Trigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CM_Timer_Trigger_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* CSMA_RX */
.set CSMA_RX__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set CSMA_RX__0__MASK, 0x20
.set CSMA_RX__0__PC, CYREG_PRT12_PC5
.set CSMA_RX__0__PORT, 12
.set CSMA_RX__0__SHIFT, 5
.set CSMA_RX__AG, CYREG_PRT12_AG
.set CSMA_RX__BIE, CYREG_PRT12_BIE
.set CSMA_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CSMA_RX__BYP, CYREG_PRT12_BYP
.set CSMA_RX__DM0, CYREG_PRT12_DM0
.set CSMA_RX__DM1, CYREG_PRT12_DM1
.set CSMA_RX__DM2, CYREG_PRT12_DM2
.set CSMA_RX__DR, CYREG_PRT12_DR
.set CSMA_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set CSMA_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CSMA_RX__MASK, 0x20
.set CSMA_RX__PORT, 12
.set CSMA_RX__PRT, CYREG_PRT12_PRT
.set CSMA_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CSMA_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CSMA_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CSMA_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CSMA_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CSMA_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CSMA_RX__PS, CYREG_PRT12_PS
.set CSMA_RX__SHIFT, 5
.set CSMA_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CSMA_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CSMA_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CSMA_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CSMA_RX__SLW, CYREG_PRT12_SLW
.set CSMA_RX_int_falling__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CSMA_RX_int_falling__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CSMA_RX_int_falling__INTC_MASK, 0x04
.set CSMA_RX_int_falling__INTC_NUMBER, 2
.set CSMA_RX_int_falling__INTC_PRIOR_NUM, 7
.set CSMA_RX_int_falling__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set CSMA_RX_int_falling__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CSMA_RX_int_falling__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CSMA_RX_int_rising__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CSMA_RX_int_rising__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CSMA_RX_int_rising__INTC_MASK, 0x08
.set CSMA_RX_int_rising__INTC_NUMBER, 3
.set CSMA_RX_int_rising__INTC_PRIOR_NUM, 7
.set CSMA_RX_int_rising__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set CSMA_RX_int_rising__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CSMA_RX_int_rising__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CSMA_TX */
.set CSMA_TX__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set CSMA_TX__0__MASK, 0x10
.set CSMA_TX__0__PC, CYREG_PRT12_PC4
.set CSMA_TX__0__PORT, 12
.set CSMA_TX__0__SHIFT, 4
.set CSMA_TX__AG, CYREG_PRT12_AG
.set CSMA_TX__BIE, CYREG_PRT12_BIE
.set CSMA_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CSMA_TX__BYP, CYREG_PRT12_BYP
.set CSMA_TX__DM0, CYREG_PRT12_DM0
.set CSMA_TX__DM1, CYREG_PRT12_DM1
.set CSMA_TX__DM2, CYREG_PRT12_DM2
.set CSMA_TX__DR, CYREG_PRT12_DR
.set CSMA_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set CSMA_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CSMA_TX__MASK, 0x10
.set CSMA_TX__PORT, 12
.set CSMA_TX__PRT, CYREG_PRT12_PRT
.set CSMA_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CSMA_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CSMA_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CSMA_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CSMA_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CSMA_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CSMA_TX__PS, CYREG_PRT12_PS
.set CSMA_TX__SHIFT, 4
.set CSMA_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CSMA_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CSMA_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CSMA_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CSMA_TX__SLW, CYREG_PRT12_SLW

/* CapSense */
.set CapSense_BufCH0__CFG0, CYREG_CAPSL_CFG0
.set CapSense_BufCH0__CFG1, CYREG_CAPSL_CFG1
.set CapSense_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_BufCH0__PM_ACT_MSK, 0x10
.set CapSense_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_BufCH0__PM_STBY_MSK, 0x10
.set CapSense_ClockGen_FF_Prescaler__CAP0, CYREG_TMR1_CAP0
.set CapSense_ClockGen_FF_Prescaler__CAP1, CYREG_TMR1_CAP1
.set CapSense_ClockGen_FF_Prescaler__CFG0, CYREG_TMR1_CFG0
.set CapSense_ClockGen_FF_Prescaler__CFG1, CYREG_TMR1_CFG1
.set CapSense_ClockGen_FF_Prescaler__CFG2, CYREG_TMR1_CFG2
.set CapSense_ClockGen_FF_Prescaler__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set CapSense_ClockGen_FF_Prescaler__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set CapSense_ClockGen_FF_Prescaler__PER0, CYREG_TMR1_PER0
.set CapSense_ClockGen_FF_Prescaler__PER1, CYREG_TMR1_PER1
.set CapSense_ClockGen_FF_Prescaler__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set CapSense_ClockGen_FF_Prescaler__PM_ACT_MSK, 0x02
.set CapSense_ClockGen_FF_Prescaler__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set CapSense_ClockGen_FF_Prescaler__PM_STBY_MSK, 0x02
.set CapSense_ClockGen_FF_Prescaler__RT0, CYREG_TMR1_RT0
.set CapSense_ClockGen_FF_Prescaler__RT1, CYREG_TMR1_RT1
.set CapSense_ClockGen_FF_Prescaler__SR0, CYREG_TMR1_SR0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB14_CTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB14_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB14_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS, 0
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS, 1
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS, 2
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK, 0x10
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS, 4
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG, CYREG_B0_UDB15_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK, 0x17
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set CapSense_CmodCH0__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set CapSense_CmodCH0__0__MASK, 0x10
.set CapSense_CmodCH0__0__PC, CYREG_PRT6_PC4
.set CapSense_CmodCH0__0__PORT, 6
.set CapSense_CmodCH0__0__SHIFT, 4
.set CapSense_CmodCH0__AG, CYREG_PRT6_AG
.set CapSense_CmodCH0__AMUX, CYREG_PRT6_AMUX
.set CapSense_CmodCH0__BIE, CYREG_PRT6_BIE
.set CapSense_CmodCH0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_CmodCH0__BYP, CYREG_PRT6_BYP
.set CapSense_CmodCH0__Cmod_CH0__INTTYPE, CYREG_PICU6_INTTYPE4
.set CapSense_CmodCH0__Cmod_CH0__MASK, 0x10
.set CapSense_CmodCH0__Cmod_CH0__PC, CYREG_PRT6_PC4
.set CapSense_CmodCH0__Cmod_CH0__PORT, 6
.set CapSense_CmodCH0__Cmod_CH0__SHIFT, 4
.set CapSense_CmodCH0__CTL, CYREG_PRT6_CTL
.set CapSense_CmodCH0__DM0, CYREG_PRT6_DM0
.set CapSense_CmodCH0__DM1, CYREG_PRT6_DM1
.set CapSense_CmodCH0__DM2, CYREG_PRT6_DM2
.set CapSense_CmodCH0__DR, CYREG_PRT6_DR
.set CapSense_CmodCH0__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_CmodCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CapSense_CmodCH0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_CmodCH0__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_CmodCH0__MASK, 0x10
.set CapSense_CmodCH0__PORT, 6
.set CapSense_CmodCH0__PRT, CYREG_PRT6_PRT
.set CapSense_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_CmodCH0__PS, CYREG_PRT6_PS
.set CapSense_CmodCH0__SHIFT, 4
.set CapSense_CmodCH0__SLW, CYREG_PRT6_SLW
.set CapSense_CompCH0_ctComp__CLK, CYREG_CMP0_CLK
.set CapSense_CompCH0_ctComp__CMP_MASK, 0x01
.set CapSense_CompCH0_ctComp__CMP_NUMBER, 0
.set CapSense_CompCH0_ctComp__CR, CYREG_CMP0_CR
.set CapSense_CompCH0_ctComp__LUT__CR, CYREG_LUT0_CR
.set CapSense_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CompCH0_ctComp__LUT__MSK_MASK, 0x01
.set CapSense_CompCH0_ctComp__LUT__MSK_SHIFT, 0
.set CapSense_CompCH0_ctComp__LUT__MX, CYREG_LUT0_MX
.set CapSense_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CompCH0_ctComp__LUT__SR_MASK, 0x01
.set CapSense_CompCH0_ctComp__LUT__SR_SHIFT, 0
.set CapSense_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CompCH0_ctComp__PM_ACT_MSK, 0x01
.set CapSense_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CompCH0_ctComp__PM_STBY_MSK, 0x01
.set CapSense_CompCH0_ctComp__SW0, CYREG_CMP0_SW0
.set CapSense_CompCH0_ctComp__SW2, CYREG_CMP0_SW2
.set CapSense_CompCH0_ctComp__SW3, CYREG_CMP0_SW3
.set CapSense_CompCH0_ctComp__SW4, CYREG_CMP0_SW4
.set CapSense_CompCH0_ctComp__SW6, CYREG_CMP0_SW6
.set CapSense_CompCH0_ctComp__TR0, CYREG_CMP0_TR0
.set CapSense_CompCH0_ctComp__TR1, CYREG_CMP0_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set CapSense_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set CapSense_CompCH0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set CapSense_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CompCH0_ctComp__WRK_MASK, 0x01
.set CapSense_CompCH0_ctComp__WRK_SHIFT, 0
.set CapSense_IdacCH0_viDAC8__CR0, CYREG_DAC0_CR0
.set CapSense_IdacCH0_viDAC8__CR1, CYREG_DAC0_CR1
.set CapSense_IdacCH0_viDAC8__D, CYREG_DAC0_D
.set CapSense_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_IdacCH0_viDAC8__PM_ACT_MSK, 0x01
.set CapSense_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_IdacCH0_viDAC8__PM_STBY_MSK, 0x01
.set CapSense_IdacCH0_viDAC8__STROBE, CYREG_DAC0_STROBE
.set CapSense_IdacCH0_viDAC8__SW0, CYREG_DAC0_SW0
.set CapSense_IdacCH0_viDAC8__SW2, CYREG_DAC0_SW2
.set CapSense_IdacCH0_viDAC8__SW3, CYREG_DAC0_SW3
.set CapSense_IdacCH0_viDAC8__SW4, CYREG_DAC0_SW4
.set CapSense_IdacCH0_viDAC8__TR, CYREG_DAC0_TR
.set CapSense_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set CapSense_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set CapSense_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set CapSense_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set CapSense_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set CapSense_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set CapSense_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set CapSense_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set CapSense_IdacCH0_viDAC8__TST, CYREG_DAC0_TST
.set CapSense_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set CapSense_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set CapSense_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set CapSense_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_IntClock__INDEX, 0x02
.set CapSense_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_IntClock__PM_ACT_MSK, 0x04
.set CapSense_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_IntClock__PM_STBY_MSK, 0x04
.set CapSense_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_IsrCH0__INTC_MASK, 0x20
.set CapSense_IsrCH0__INTC_NUMBER, 5
.set CapSense_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set CapSense_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B0_UDB11_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B0_UDB11_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B0_UDB11_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B0_UDB11_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B0_UDB11_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B0_UDB11_F1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B0_UDB13_A0
.set CapSense_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B0_UDB13_A1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B0_UDB13_D0
.set CapSense_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B0_UDB13_D1
.set CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set CapSense_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B0_UDB13_F0
.set CapSense_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B0_UDB13_F1
.set CapSense_PortCH0__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set CapSense_PortCH0__0__MASK, 0x20
.set CapSense_PortCH0__0__PC, CYREG_PRT5_PC5
.set CapSense_PortCH0__0__PORT, 5
.set CapSense_PortCH0__0__SHIFT, 5
.set CapSense_PortCH0__1__INTTYPE, CYREG_PICU5_INTTYPE6
.set CapSense_PortCH0__1__MASK, 0x40
.set CapSense_PortCH0__1__PC, CYREG_PRT5_PC6
.set CapSense_PortCH0__1__PORT, 5
.set CapSense_PortCH0__1__SHIFT, 6
.set CapSense_PortCH0__AG, CYREG_PRT5_AG
.set CapSense_PortCH0__AMUX, CYREG_PRT5_AMUX
.set CapSense_PortCH0__BIE, CYREG_PRT5_BIE
.set CapSense_PortCH0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CapSense_PortCH0__BYP, CYREG_PRT5_BYP
.set CapSense_PortCH0__CTL, CYREG_PRT5_CTL
.set CapSense_PortCH0__DM0, CYREG_PRT5_DM0
.set CapSense_PortCH0__DM1, CYREG_PRT5_DM1
.set CapSense_PortCH0__DM2, CYREG_PRT5_DM2
.set CapSense_PortCH0__DR, CYREG_PRT5_DR
.set CapSense_PortCH0__INP_DIS, CYREG_PRT5_INP_DIS
.set CapSense_PortCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CapSense_PortCH0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CapSense_PortCH0__LCD_EN, CYREG_PRT5_LCD_EN
.set CapSense_PortCH0__Left__BTN__INTTYPE, CYREG_PICU5_INTTYPE6
.set CapSense_PortCH0__Left__BTN__MASK, 0x40
.set CapSense_PortCH0__Left__BTN__PC, CYREG_PRT5_PC6
.set CapSense_PortCH0__Left__BTN__PORT, 5
.set CapSense_PortCH0__Left__BTN__SHIFT, 6
.set CapSense_PortCH0__PORT, 5
.set CapSense_PortCH0__PRT, CYREG_PRT5_PRT
.set CapSense_PortCH0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CapSense_PortCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CapSense_PortCH0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CapSense_PortCH0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CapSense_PortCH0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CapSense_PortCH0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CapSense_PortCH0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CapSense_PortCH0__PS, CYREG_PRT5_PS
.set CapSense_PortCH0__Right__BTN__INTTYPE, CYREG_PICU5_INTTYPE5
.set CapSense_PortCH0__Right__BTN__MASK, 0x20
.set CapSense_PortCH0__Right__BTN__PC, CYREG_PRT5_PC5
.set CapSense_PortCH0__Right__BTN__PORT, 5
.set CapSense_PortCH0__Right__BTN__SHIFT, 5
.set CapSense_PortCH0__SLW, CYREG_PRT5_SLW

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* Rx_Timer */
.set Rx_Timer_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Rx_Timer_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Rx_Timer_int__INTC_MASK, 0x80000
.set Rx_Timer_int__INTC_NUMBER, 19
.set Rx_Timer_int__INTC_PRIOR_NUM, 7
.set Rx_Timer_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_19
.set Rx_Timer_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Rx_Timer_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set Rx_Timer_TimerHW__CAP0, CYREG_TMR2_CAP0
.set Rx_Timer_TimerHW__CAP1, CYREG_TMR2_CAP1
.set Rx_Timer_TimerHW__CFG0, CYREG_TMR2_CFG0
.set Rx_Timer_TimerHW__CFG1, CYREG_TMR2_CFG1
.set Rx_Timer_TimerHW__CFG2, CYREG_TMR2_CFG2
.set Rx_Timer_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set Rx_Timer_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set Rx_Timer_TimerHW__PER0, CYREG_TMR2_PER0
.set Rx_Timer_TimerHW__PER1, CYREG_TMR2_PER1
.set Rx_Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Rx_Timer_TimerHW__PM_ACT_MSK, 0x04
.set Rx_Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Rx_Timer_TimerHW__PM_STBY_MSK, 0x04
.set Rx_Timer_TimerHW__RT0, CYREG_TMR2_RT0
.set Rx_Timer_TimerHW__RT1, CYREG_TMR2_RT1
.set Rx_Timer_TimerHW__SR0, CYREG_TMR2_SR0
.set Rx_Timer_Trigger_Sync_ctrl_reg__0__MASK, 0x01
.set Rx_Timer_Trigger_Sync_ctrl_reg__0__POS, 0
.set Rx_Timer_Trigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Rx_Timer_Trigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Rx_Timer_Trigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Rx_Timer_Trigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Rx_Timer_Trigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__MASK, 0x01
.set Rx_Timer_Trigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Rx_Timer_Trigger_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Tx_Timer */
.set Tx_Timer_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Tx_Timer_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Tx_Timer_int__INTC_MASK, 0x10
.set Tx_Timer_int__INTC_NUMBER, 4
.set Tx_Timer_int__INTC_PRIOR_NUM, 7
.set Tx_Timer_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set Tx_Timer_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Tx_Timer_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set Tx_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Tx_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Tx_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Tx_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Tx_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Tx_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Tx_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Tx_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Tx_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Tx_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Tx_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Tx_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Tx_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Tx_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Tx_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Tx_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Tx_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Tx_Timer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Tx_Timer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__0__MASK, 0x01
.set Tx_Timer_Trigger_Sync_ctrl_reg__0__POS, 0
.set Tx_Timer_Trigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Tx_Timer_Trigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Tx_Timer_Trigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Tx_Timer_Trigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Tx_Timer_Trigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__MASK, 0x01
.set Tx_Timer_Trigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Tx_Timer_Trigger_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x40
.set USBUART_ep_1__INTC_NUMBER, 6
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x80
.set USBUART_ep_2__INTC_NUMBER, 7
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x100
.set USBUART_ep_3__INTC_NUMBER, 8
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CyCLK_100KHz__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set CyCLK_100KHz__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set CyCLK_100KHz__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set CyCLK_100KHz__CFG2_SRC_SEL_MASK, 0x07
.set CyCLK_100KHz__INDEX, 0x01
.set CyCLK_100KHz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CyCLK_100KHz__PM_ACT_MSK, 0x02
.set CyCLK_100KHz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CyCLK_100KHz__PM_STBY_MSK, 0x02
.set CyCLK_1MHz__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CyCLK_1MHz__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CyCLK_1MHz__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CyCLK_1MHz__CFG2_SRC_SEL_MASK, 0x07
.set CyCLK_1MHz__INDEX, 0x00
.set CyCLK_1MHz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CyCLK_1MHz__PM_ACT_MSK, 0x01
.set CyCLK_1MHz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CyCLK_1MHz__PM_STBY_MSK, 0x01
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000003F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
