#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000016d4370bd50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000016d4370d5c0 .scope module, "pulse_generator_tb" "pulse_generator_tb" 3 3;
 .timescale -9 -12;
v0000016d43610830_0 .var "clk", 0 0;
v0000016d436108d0_0 .net "clk_count", 7 0, v0000016d43706500_0;  1 drivers
v0000016d43610970_0 .net "pulse", 0 0, v0000016d4370bee0_0;  1 drivers
v0000016d43610a10_0 .net "pulse_count", 7 0, v0000016d4370d8e0_0;  1 drivers
v0000016d43610ab0_0 .var "rst", 0 0;
S_0000016d4370d750 .scope module, "uut" "pulse_generator" 3 11, 4 5 0, S_0000016d4370d5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "pulse";
    .port_info 3 /OUTPUT 8 "clk_count";
    .port_info 4 /OUTPUT 8 "pulse_count";
P_0000016d43708520 .param/l "N" 0 4 14, +C4<00000000000000000000000000001010>;
v0000016d43706760_0 .net "clk", 0 0, v0000016d43610830_0;  1 drivers
v0000016d43706500_0 .var "clk_count", 7 0;
v0000016d4370bee0_0 .var "pulse", 0 0;
v0000016d4370d8e0_0 .var "pulse_count", 7 0;
v0000016d4370d980_0 .net "rst", 0 0, v0000016d43610ab0_0;  1 drivers
E_0000016d437085e0 .event posedge, v0000016d43706760_0;
    .scope S_0000016d4370d750;
T_0 ;
    %wait E_0000016d437085e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d4370bee0_0, 0;
    %load/vec4 v0000016d4370d980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000016d43706500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000016d4370d8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d4370bee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016d43706500_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d4370bee0_0, 0;
    %load/vec4 v0000016d4370d8e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000016d4370d8e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000016d43706500_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d4370bee0_0, 0;
    %load/vec4 v0000016d43706500_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000016d43706500_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016d4370d5c0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000016d43610830_0;
    %inv;
    %store/vec4 v0000016d43610830_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016d4370d5c0;
T_2 ;
    %vpi_call/w 3 23 "$dumpfile", "pulse_generator.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016d4370d5c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d43610830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d43610ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d43610ab0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d43610ab0_0, 0, 1;
    %delay 392000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d43610ab0_0, 0, 1;
    %delay 37000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d43610ab0_0, 0, 1;
    %delay 550000, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "..\tb\pulse_generator_tb.v";
    "..\rtl\pulse_generator.v";
