{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603201065068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603201065068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 10:37:44 2020 " "Processing started: Tue Oct 20 10:37:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603201065068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603201065068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aeroporto -c aeroporto " "Command: quartus_map --read_settings_files=on --write_settings_files=off aeroporto -c aeroporto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603201065068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603201065653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aeroporto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aeroporto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aeroporto-arch " "Found design unit 1: aeroporto-arch" {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603201066394 ""} { "Info" "ISGN_ENTITY_NAME" "1 aeroporto " "Found entity 1: aeroporto" {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603201066394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603201066394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_aeroporto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_aeroporto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_aeroporto-testesucesso " "Found design unit 1: tb_aeroporto-testesucesso" {  } { { "tb_aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/tb_aeroporto.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603201066394 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_aeroporto " "Found entity 1: tb_aeroporto" {  } { { "tb_aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/tb_aeroporto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603201066394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603201066394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aeroporto " "Elaborating entity \"aeroporto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603201066694 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "listaPouso aeroporto.vhd(12) " "VHDL Signal Declaration warning at aeroporto.vhd(12): used implicit default value for signal \"listaPouso\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603201066879 "|aeroporto"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tempo_decorrido aeroporto.vhd(23) " "VHDL Signal Declaration warning at aeroporto.vhd(23): used implicit default value for signal \"tempo_decorrido\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603201066879 "|aeroporto"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "listaPouso\[0\] GND " "Pin \"listaPouso\[0\]\" is stuck at GND" {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603201070703 "|aeroporto|listaPouso[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "listaPouso\[1\] GND " "Pin \"listaPouso\[1\]\" is stuck at GND" {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603201070703 "|aeroporto|listaPouso[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "listaPouso\[2\] GND " "Pin \"listaPouso\[2\]\" is stuck at GND" {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603201070703 "|aeroporto|listaPouso[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "listaPouso\[3\] GND " "Pin \"listaPouso\[3\]\" is stuck at GND" {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603201070703 "|aeroporto|listaPouso[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tempo_decorrido GND " "Pin \"tempo_decorrido\" is stuck at GND" {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603201070703 "|aeroporto|tempo_decorrido"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1603201070703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1603201071972 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603201073600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603201073600 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "listaDecolagem\[0\] " "No output dependent on input pin \"listaDecolagem\[0\]\"" {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603201075103 "|aeroporto|listaDecolagem[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "listaDecolagem\[1\] " "No output dependent on input pin \"listaDecolagem\[1\]\"" {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603201075103 "|aeroporto|listaDecolagem[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "listaDecolagem\[2\] " "No output dependent on input pin \"listaDecolagem\[2\]\"" {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603201075103 "|aeroporto|listaDecolagem[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "listaDecolagem\[3\] " "No output dependent on input pin \"listaDecolagem\[3\]\"" {  } { { "aeroporto.vhd" "" { Text "D:/Estudo/__UFMG/Semestre 3/Lab SD/Git-ProjetoFinal/AEROPORTO_ABM/aeroporto.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603201075103 "|aeroporto|listaDecolagem[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1603201075103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603201075103 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603201075103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603201075103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603201075103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603201075161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 10:37:55 2020 " "Processing ended: Tue Oct 20 10:37:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603201075161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603201075161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603201075161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603201075161 ""}
