$date
	Sun Oct 23 09:49:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#416868
b10011 !
1"
#416870
b10011 &
b10011 %
1$
#416871
0"
#416874
b111010 &
b111010 %
#416878
b11101 &
b11101 %
#416882
b1011000 &
b1011000 %
#416886
b101100 &
b101100 %
#416890
b10110 &
b10110 %
#416894
b1011 &
b1011 %
#416898
b100010 &
b100010 %
#416902
b10001 &
b10001 %
#416906
b110100 &
b110100 %
#416910
b11010 &
b11010 %
#416914
b1101 &
b1101 %
#416918
b101000 &
b101000 %
#416922
b10100 &
b10100 %
#416926
b1010 &
b1010 %
#416930
b101 &
b101 %
#416934
b10000 &
b10000 %
#416938
b1000 &
b1000 %
#416942
b100 &
b100 %
#416946
b10 &
b10 %
#416950
b1 &
1#
b1 %
#416954
b0 &
b0 %
0#
0$
#1467450
b1000 &
b1000 %
1$
b1000 !
1"
#1467451
0"
#1467454
b100 &
b100 %
#1467458
b10 &
b10 %
#1467462
b1 &
1#
b1 %
#1467466
b0 &
b0 %
0#
0$
#2407923
1"
#2407926
b1000 &
b1000 %
1$
#2407927
0"
#2407930
b100 &
b100 %
#2407934
b10 &
b10 %
#2407938
b1 &
b1 %
1#
#2407942
b0 &
0#
b0 %
0$
#4500012
