# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do run
# Cannot open macro file: run
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:41 on Oct 16,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:35:42 on Oct 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:42 on Oct 16,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:35:42 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:42 on Oct 16,2025
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 14:35:42 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:42 on Oct 16,2025
# vlog -reportprogress 300 ./mux2to1_64bit.sv 
# -- Compiling module mux2to1_64bit
# 
# Top level modules:
# 	mux2to1_64bit
# End time: 14:35:42 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:42 on Oct 16,2025
# vlog -reportprogress 300 ./mux32to1.sv 
# -- Compiling module mux32to1
# 
# Top level modules:
# 	mux32to1
# End time: 14:35:42 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:42 on Oct 16,2025
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 14:35:43 on Oct 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:43 on Oct 16,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:35:43 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:43 on Oct 16,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:35:43 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:43 on Oct 16,2025
# vlog -reportprogress 300 ./selector.sv 
# -- Compiling module selector
# 
# Top level modules:
# 	selector
# End time: 14:35:43 on Oct 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 14:35:47 on Oct 16,2025
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder
# Loading work.selector
# Loading work.register
# Loading work.mux2to1_64bit
# Loading work.mux32to1
# Loading work.mux2to1
# Loading work.D_FF
# ** Warning: Design size of 8226 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# 477500.00 ns Testing that RegWrite=0 prevents writes
# 487500.00 ns Testing consecutive writes to same register
# ** Note: $stop    : ./regstim.sv(92)
#    Time: 502500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 92
