Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan  9 19:05:12 2023
| Host         : LAPTOP-MDENC2PP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_final_control_sets_placed.rpt
| Design       : TOP_final
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           14 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          | Enable Signal |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+---------------+------------------------------------------+------------------+----------------+--------------+
|  edge_B5/sreg_reg[1]_0         |               | maquina/COMP/OK_COMPROBATION_reg_i_2_n_0 |                1 |              1 |         1.00 |
|  edge_B5/SW_CREA[3]            |               | maquina/crea/OK_CREATE_reg_i_3_n_0       |                1 |              1 |         1.00 |
|  maquina/VISUAL_OBUF[2]        |               |                                          |                1 |              1 |         1.00 |
|  maquina/VISUAL_OBUF[1]        |               |                                          |                1 |              1 |         1.00 |
|  maquina/crea/V_reg[3]_i_1_n_0 |               |                                          |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                 |               | maquina/COMP/RESET                       |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG                 |               |                                          |               10 |             25 |         2.50 |
+--------------------------------+---------------+------------------------------------------+------------------+----------------+--------------+


