TimeQuest Timing Analyzer report for testsuite
Tue Jun 24 16:38:21 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'SCI_SCLK'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'SCI_SCLK'
 21. Slow 1200mV 85C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'SCI_SCLK'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. MTBF Summary
 41. Synchronizer Summary
 42. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 64. Slow 1200mV 0C Model Fmax Summary
 65. Slow 1200mV 0C Model Setup Summary
 66. Slow 1200mV 0C Model Hold Summary
 67. Slow 1200mV 0C Model Recovery Summary
 68. Slow 1200mV 0C Model Removal Summary
 69. Slow 1200mV 0C Model Minimum Pulse Width Summary
 70. Slow 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 72. Slow 1200mV 0C Model Setup: 'SCI_SCLK'
 73. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 74. Slow 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 75. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 76. Slow 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 77. Slow 1200mV 0C Model Hold: 'SCI_SCLK'
 78. Slow 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 79. Slow 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 80. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 81. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 82. Slow 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 83. Slow 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 89. Setup Times
 90. Hold Times
 91. Clock to Output Times
 92. Minimum Clock to Output Times
 93. Output Enable Times
 94. Minimum Output Enable Times
 95. Output Disable Times
 96. Minimum Output Disable Times
 97. MTBF Summary
 98. Synchronizer Summary
 99. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
121. Fast 1200mV 0C Model Setup Summary
122. Fast 1200mV 0C Model Hold Summary
123. Fast 1200mV 0C Model Recovery Summary
124. Fast 1200mV 0C Model Removal Summary
125. Fast 1200mV 0C Model Minimum Pulse Width Summary
126. Fast 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
127. Fast 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
128. Fast 1200mV 0C Model Setup: 'SCI_SCLK'
129. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
130. Fast 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
131. Fast 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
132. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
133. Fast 1200mV 0C Model Hold: 'SCI_SCLK'
134. Fast 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
135. Fast 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
136. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
137. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
138. Fast 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
139. Fast 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
140. Fast 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'
141. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
142. Fast 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'
143. Fast 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'
144. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
145. Setup Times
146. Hold Times
147. Clock to Output Times
148. Minimum Clock to Output Times
149. Output Enable Times
150. Minimum Output Enable Times
151. Output Disable Times
152. Minimum Output Disable Times
153. MTBF Summary
154. Synchronizer Summary
155. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
177. Multicorner Timing Analysis Summary
178. Setup Times
179. Hold Times
180. Clock to Output Times
181. Minimum Clock to Output Times
182. Board Trace Model Assignments
183. Input Transition Times
184. Signal Integrity Metrics (Slow 1200mv 0c Model)
185. Signal Integrity Metrics (Slow 1200mv 85c Model)
186. Signal Integrity Metrics (Fast 1200mv 0c Model)
187. Setup Transfers
188. Hold Transfers
189. Recovery Transfers
190. Removal Transfers
191. Report TCCS
192. Report RSKM
193. Unconstrained Paths
194. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; testsuite                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; cq_viola/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Jun 24 16:38:16 2014 ;
; cq_viola/synthesis/submodules/cq_viola_nios2_e.sdc        ; OK     ; Tue Jun 24 16:38:16 2014 ;
; peridot_top.sdc                                           ; OK     ; Tue Jun 24 16:38:16 2014 ;
+-----------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { altera_reserved_tck }                                      ;
; CLOCK_50                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 25.000  ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0] ; { inst_peripll|altpll_component|auto_generated|pll1|clk[2] } ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 10.000  ; 100.0 MHz ; -2.187 ; 2.813  ; 50.00      ; 1         ; 2           ; -78.8 ;        ;           ;            ; false    ; CLOCK_50 ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]  ; { inst_syspll|altpll_component|auto_generated|pll1|clk[0] }  ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]  ; { inst_syspll|altpll_component|auto_generated|pll1|clk[1] }  ;
; SCI_SCLK                                                 ; Base      ; 83.333  ; 12.0 MHz  ; 0.000  ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { SCI_SCLK }                                                 ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 76.53 MHz  ; 76.53 MHz       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 106.76 MHz ; 106.76 MHz      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;      ;
; 148.61 MHz ; 148.61 MHz      ; SCI_SCLK                                                 ;      ;
; 148.77 MHz ; 148.77 MHz      ; altera_reserved_tck                                      ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.633  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 11.933 ; 0.000         ;
; SCI_SCLK                                                 ; 38.302 ; 0.000         ;
; altera_reserved_tck                                      ; 46.639 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.426 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.433 ; 0.000         ;
; altera_reserved_tck                                      ; 0.452 ; 0.000         ;
; SCI_SCLK                                                 ; 0.485 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 4.979  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 20.338 ; 0.000         ;
; altera_reserved_tck                                      ; 47.582 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.196 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 3.034 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 3.080 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 4.691  ; 0.000         ;
; CLOCK_50                                                 ; 9.832  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 12.189 ; 0.000         ;
; SCI_SCLK                                                 ; 41.340 ; 0.000         ;
; altera_reserved_tck                                      ; 49.451 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.633 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 9.166      ;
; 0.637 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 9.162      ;
; 0.751 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 9.027      ;
; 0.755 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 9.023      ;
; 0.760 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 9.036      ;
; 0.774 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 9.024      ;
; 0.778 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 9.020      ;
; 0.813 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.987      ;
; 0.832 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.965      ;
; 0.854 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.943      ;
; 0.878 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 8.897      ;
; 0.901 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.894      ;
; 0.931 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 8.848      ;
; 0.947 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.851      ;
; 0.950 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 8.826      ;
; 0.954 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.845      ;
; 0.970 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.832      ;
; 0.972 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 8.804      ;
; 0.973 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.823      ;
; 0.995 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.801      ;
; 1.021 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.778      ;
; 1.046 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.747      ;
; 1.065 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.712      ;
; 1.077 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 8.708      ;
; 1.088 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 8.693      ;
; 1.088 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.709      ;
; 1.103 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 8.710      ;
; 1.107 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 8.706      ;
; 1.111 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.690      ;
; 1.125 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.673      ;
; 1.129 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.669      ;
; 1.139 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.639      ;
; 1.162 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.636      ;
; 1.164 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 8.608      ;
; 1.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[2] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_valid                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 8.728      ;
; 1.183 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.588      ;
; 1.187 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.605      ;
; 1.191 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[2] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_valid                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 8.715      ;
; 1.192 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_we_reg        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.473     ; 8.356      ;
; 1.195 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.127     ; 8.569      ;
; 1.203 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.594      ;
; 1.205 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 8.578      ;
; 1.215 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.583      ;
; 1.218 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 8.566      ;
; 1.219 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.579      ;
; 1.230 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.580      ;
; 1.248 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.545      ;
; 1.251 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 8.499      ;
; 1.252 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.543      ;
; 1.254 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.545      ;
; 1.257 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.540      ;
; 1.258 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.522      ;
; 1.268 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 8.515      ;
; 1.279 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.518      ;
; 1.280 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.522      ;
; 1.283 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 8.531      ;
; 1.295 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 8.483      ;
; 1.301 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.471      ;
; 1.301 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.471      ;
; 1.302 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 8.509      ;
; 1.305 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.494      ;
; 1.317 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.453      ;
; 1.321 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 8.455      ;
; 1.323 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.129     ; 8.439      ;
; 1.324 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.472      ;
; 1.324 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 8.487      ;
; 1.341 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 8.439      ;
; 1.342 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 8.453      ;
; 1.344 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.452      ;
; 1.346 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.591      ;
; 1.346 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.591      ;
; 1.346 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.591      ;
; 1.346 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.450      ;
; 1.346 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 8.436      ;
; 1.348 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.449      ;
; 1.366 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 8.406      ;
; 1.369 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 8.382      ;
; 1.369 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 8.382      ;
; 1.372 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.406      ;
; 1.375 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 8.401      ;
; 1.376 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.132     ; 8.383      ;
; 1.385 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_byteenable[0]                                                                                 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_valid                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 8.523      ;
; 1.386 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.129     ; 8.376      ;
; 1.389 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 8.403      ;
; 1.395 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.403      ;
; 1.395 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.404      ;
; 1.397 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 8.379      ;
; 1.398 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_byteenable[0]                                                                                 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_valid                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 8.510      ;
; 1.398 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 8.383      ;
; 1.398 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.398      ;
; 1.399 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 8.380      ;
; 1.409 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 8.373      ;
; 1.413 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.134     ; 8.344      ;
; 1.414 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.382      ;
; 1.417 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 8.395      ;
; 1.419 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[26]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 8.394      ;
; 1.420 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.376      ;
; 1.421 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.380      ;
; 1.422 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 8.375      ;
; 1.423 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[26]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 8.390      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 11.933 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 13.007     ;
; 11.933 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 13.007     ;
; 11.933 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 13.007     ;
; 11.933 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 13.007     ;
; 11.933 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 13.007     ;
; 11.933 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 13.007     ;
; 11.933 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 13.007     ;
; 11.933 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 13.007     ;
; 11.942 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.999     ;
; 11.942 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.999     ;
; 11.942 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.999     ;
; 11.951 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.989     ;
; 11.951 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.989     ;
; 11.951 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.989     ;
; 11.951 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.989     ;
; 11.951 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.989     ;
; 11.951 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.989     ;
; 11.951 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.989     ;
; 11.951 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.989     ;
; 11.960 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.981     ;
; 11.960 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.981     ;
; 11.960 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.981     ;
; 12.152 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.789     ;
; 12.152 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.789     ;
; 12.152 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.789     ;
; 12.152 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.789     ;
; 12.152 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.789     ;
; 12.152 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.789     ;
; 12.152 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.789     ;
; 12.152 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.789     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.770     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.770     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.770     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.770     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.770     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.770     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.770     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.770     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.771     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.771     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.771     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.771     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.771     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.771     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.771     ;
; 12.170 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.771     ;
; 12.188 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.752     ;
; 12.188 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.752     ;
; 12.188 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.752     ;
; 12.188 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.752     ;
; 12.188 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.752     ;
; 12.188 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.752     ;
; 12.188 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.752     ;
; 12.188 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.752     ;
; 12.206 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 12.724     ;
; 12.206 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 12.724     ;
; 12.206 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 12.724     ;
; 12.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.732     ;
; 12.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.732     ;
; 12.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.732     ;
; 12.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.732     ;
; 12.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.732     ;
; 12.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.732     ;
; 12.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.732     ;
; 12.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.732     ;
; 12.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.710     ;
; 12.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.710     ;
; 12.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.710     ;
; 12.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.710     ;
; 12.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.710     ;
; 12.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.710     ;
; 12.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.710     ;
; 12.230 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.710     ;
; 12.239 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.702     ;
; 12.239 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.702     ;
; 12.239 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.702     ;
; 12.368 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.572     ;
; 12.368 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.572     ;
; 12.368 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.572     ;
; 12.368 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.572     ;
; 12.368 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.572     ;
; 12.368 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.572     ;
; 12.368 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.572     ;
; 12.368 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.081     ; 12.572     ;
; 12.377 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.564     ;
; 12.377 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.564     ;
; 12.377 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.564     ;
; 12.416 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 12.514     ;
; 12.416 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 12.514     ;
; 12.416 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 12.514     ;
; 12.416 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 12.514     ;
; 12.416 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 12.514     ;
; 12.416 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 12.514     ;
; 12.416 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 12.514     ;
; 12.416 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.091     ; 12.514     ;
; 12.446 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.495     ;
; 12.446 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.495     ;
; 12.446 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.495     ;
; 12.446 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.495     ;
; 12.446 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 12.495     ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.302 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.153     ; 3.232      ;
; 38.302 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.153     ; 3.232      ;
; 38.302 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.153     ; 3.232      ;
; 38.302 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.153     ; 3.232      ;
; 38.302 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.153     ; 3.232      ;
; 38.302 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.153     ; 3.232      ;
; 38.302 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.153     ; 3.232      ;
; 38.463 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.188     ; 3.036      ;
; 38.498 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.165     ; 3.024      ;
; 38.498 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.165     ; 3.024      ;
; 38.498 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.165     ; 3.024      ;
; 38.498 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.165     ; 3.024      ;
; 38.498 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.165     ; 3.024      ;
; 38.498 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.165     ; 3.024      ;
; 38.498 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.165     ; 3.024      ;
; 38.498 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.165     ; 3.024      ;
; 38.514 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.217     ; 2.956      ;
; 38.514 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.217     ; 2.956      ;
; 38.514 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.217     ; 2.956      ;
; 38.514 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.217     ; 2.956      ;
; 38.514 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.217     ; 2.956      ;
; 38.514 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.217     ; 2.956      ;
; 38.514 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.217     ; 2.956      ;
; 38.514 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.217     ; 2.956      ;
; 38.586 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.114     ; 2.987      ;
; 38.586 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.114     ; 2.987      ;
; 38.586 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.114     ; 2.987      ;
; 38.586 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.114     ; 2.987      ;
; 38.586 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.114     ; 2.987      ;
; 38.586 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.114     ; 2.987      ;
; 38.586 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.114     ; 2.987      ;
; 38.586 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.114     ; 2.987      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 3.078      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 3.078      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 3.078      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 3.078      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 3.078      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 3.078      ;
; 38.813 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 3.078      ;
; 38.966 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.161      ; 2.882      ;
; 39.057 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 2.834      ;
; 39.057 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 2.834      ;
; 39.057 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 2.834      ;
; 39.057 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 2.834      ;
; 39.057 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 2.834      ;
; 39.057 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 2.834      ;
; 39.057 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.204      ; 2.834      ;
; 39.063 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.799      ;
; 39.063 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.799      ;
; 39.063 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.799      ;
; 39.063 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.799      ;
; 39.063 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.799      ;
; 39.063 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.799      ;
; 39.063 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.799      ;
; 39.063 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.799      ;
; 39.091 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.788      ;
; 39.091 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.788      ;
; 39.091 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.788      ;
; 39.091 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.788      ;
; 39.091 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.788      ;
; 39.091 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.788      ;
; 39.091 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.788      ;
; 39.091 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.788      ;
; 39.184 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.746      ;
; 39.184 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.746      ;
; 39.184 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.746      ;
; 39.184 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.746      ;
; 39.184 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.746      ;
; 39.184 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.746      ;
; 39.184 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.746      ;
; 39.184 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.746      ;
; 39.210 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.161      ; 2.638      ;
; 39.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.601      ;
; 39.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.601      ;
; 39.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.601      ;
; 39.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.601      ;
; 39.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.601      ;
; 39.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.601      ;
; 39.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.601      ;
; 39.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.192      ; 2.601      ;
; 39.314 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.616      ;
; 39.314 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.616      ;
; 39.314 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.616      ;
; 39.314 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.616      ;
; 39.314 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.616      ;
; 39.314 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.616      ;
; 39.314 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.616      ;
; 39.314 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.243      ; 2.616      ;
; 39.345 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.517      ;
; 39.345 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.517      ;
; 39.345 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.517      ;
; 39.345 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.517      ;
; 39.345 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.517      ;
; 39.345 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.517      ;
; 39.345 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.517      ;
; 39.345 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.175      ; 2.517      ;
; 39.911 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.128     ; 1.648      ;
; 39.919 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.128     ; 1.640      ;
; 39.933 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.067     ; 1.687      ;
; 39.960 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.079     ; 1.648      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 3.616      ;
; 46.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.559      ;
; 46.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.503      ;
; 46.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.404      ;
; 46.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.388      ;
; 46.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.350      ;
; 46.922 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.298      ;
; 47.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.138      ;
; 47.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.113      ;
; 47.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.082      ;
; 47.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.875      ;
; 47.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.677      ;
; 47.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.597      ;
; 47.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.506      ;
; 48.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.149      ;
; 48.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.054      ;
; 48.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.674      ;
; 49.195 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.078      ;
; 94.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.794      ;
; 94.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.794      ;
; 94.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.794      ;
; 94.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.794      ;
; 94.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.794      ;
; 94.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.794      ;
; 94.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.794      ;
; 94.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.794      ;
; 94.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.794      ;
; 94.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.742      ;
; 94.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.742      ;
; 94.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.742      ;
; 94.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.742      ;
; 94.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.742      ;
; 94.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.537      ;
; 94.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.537      ;
; 94.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.528      ;
; 94.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.528      ;
; 94.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.528      ;
; 94.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.528      ;
; 94.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.528      ;
; 94.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.528      ;
; 94.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.528      ;
; 94.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.528      ;
; 94.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.528      ;
; 94.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.450      ;
; 94.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.450      ;
; 94.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.450      ;
; 94.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.450      ;
; 94.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.385      ;
; 94.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.385      ;
; 94.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.385      ;
; 94.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.385      ;
; 94.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.385      ;
; 94.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.385      ;
; 94.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.385      ;
; 94.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.385      ;
; 94.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.385      ;
; 94.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.359      ;
; 94.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.359      ;
; 94.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.359      ;
; 94.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.359      ;
; 94.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.359      ;
; 94.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.359      ;
; 94.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.359      ;
; 94.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.359      ;
; 94.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.359      ;
; 94.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.308      ;
; 94.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.308      ;
; 94.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.308      ;
; 94.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.308      ;
; 94.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.308      ;
; 94.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.332      ;
; 94.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.332      ;
; 94.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.305      ;
; 94.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.305      ;
; 94.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.305      ;
; 94.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.305      ;
; 94.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.305      ;
; 94.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.302      ;
; 94.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.131      ;
; 94.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.119      ;
; 94.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.119      ;
; 94.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.119      ;
; 94.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.119      ;
; 94.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.119      ;
; 94.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.119      ;
; 94.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.119      ;
; 94.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.119      ;
; 94.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.119      ;
; 94.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.091      ;
; 94.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.091      ;
; 94.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.091      ;
; 94.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.091      ;
; 94.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.091      ;
; 94.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.091      ;
; 94.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.091      ;
; 94.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.091      ;
; 94.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.091      ;
; 94.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.063      ;
; 94.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.063      ;
; 94.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.016      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.426 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.157      ;
; 0.439 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.170      ;
; 0.439 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.170      ;
; 0.451 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.182      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                              ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                        ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                           ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.187      ;
; 0.465 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                               ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.471 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.202      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.451 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|jtag_break                                 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|jtag_break                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|break_on_reset                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|break_on_reset                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_rd                                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_rd                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_rd                                      ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_rd                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|resetlatch                                 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|resetlatch                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_write                                                                                                                                                                    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_write                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|read                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|read                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                            ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|avalon_ociram_readdata_ready                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|avalon_ociram_readdata_ready                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_single_step_mode                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_single_step_mode                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_go                                 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_go                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                              ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                              ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[8]                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[8]                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                   ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                         ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                               ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[0]                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[0]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_sdram:sdram|active_cs_n                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|active_cs_n                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88]                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_waiting_for_data                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_waiting_for_data                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.487 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 0.801      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.508 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.806      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.808      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.808      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.810      ;
; 0.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.814      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[13]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.821      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.533 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.826      ;
; 0.538 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.831      ;
; 0.624 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 0.938      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.937      ;
; 0.650 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.943      ;
; 0.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.944      ;
; 0.660 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.953      ;
; 0.665 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[9]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.959      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.960      ;
; 0.680 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 0.994      ;
; 0.683 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 0.997      ;
; 0.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.982      ;
; 0.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.981      ;
; 0.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.982      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.993      ;
; 0.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.997      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.000      ;
; 0.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.002      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.004      ;
; 0.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.018      ;
; 0.725 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.019      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.019      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.020      ;
; 0.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.019      ;
; 0.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.025      ;
; 0.732 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.027      ;
; 0.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.031      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.758      ;
; 0.519 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.784      ;
; 0.519 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.784      ;
; 0.520 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.785      ;
; 0.522 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.787      ;
; 0.522 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.787      ;
; 0.526 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 0.795      ;
; 0.530 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.795      ;
; 0.531 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.796      ;
; 0.532 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.797      ;
; 0.537 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 0.806      ;
; 0.537 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.802      ;
; 0.538 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.803      ;
; 0.539 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.804      ;
; 0.545 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.812      ;
; 0.550 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.785      ;
; 0.554 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 0.823      ;
; 0.554 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.819      ;
; 0.554 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.821      ;
; 0.555 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.822      ;
; 0.566 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.801      ;
; 0.568 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.803      ;
; 0.651 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 0.917      ;
; 0.654 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.919      ;
; 0.655 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.089     ; 0.778      ;
; 0.655 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.089     ; 0.778      ;
; 0.657 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.089     ; 0.780      ;
; 0.661 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.926      ;
; 0.661 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.926      ;
; 0.667 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.932      ;
; 0.668 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.933      ;
; 0.669 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.934      ;
; 0.669 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 0.938      ;
; 0.671 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 0.940      ;
; 0.692 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.927      ;
; 0.726 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 0.993      ;
; 0.734 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 0.999      ;
; 0.736 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 1.001      ;
; 0.736 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.104      ; 1.052      ;
; 0.736 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.104      ; 1.052      ;
; 0.754 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.021      ;
; 0.755 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.104      ; 1.071      ;
; 0.766 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 1.001      ;
; 0.768 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.054      ; 1.034      ;
; 0.781 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 1.046      ;
; 0.782 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.049      ;
; 0.785 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.054      ;
; 0.786 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.055      ;
; 0.786 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.055      ;
; 0.786 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.055      ;
; 0.787 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.056      ;
; 0.787 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.056      ;
; 0.787 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.056      ;
; 0.787 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 1.052      ;
; 0.788 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.104      ; 1.104      ;
; 0.789 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.058      ;
; 0.791 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.060      ;
; 0.797 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.064      ;
; 0.797 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.064      ;
; 0.809 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.076      ;
; 0.809 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.076      ;
; 0.810 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.104      ; 1.126      ;
; 0.811 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 1.076      ;
; 0.816 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 1.081      ;
; 0.825 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 1.060      ;
; 0.850 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.117      ;
; 0.858 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.086     ; 0.984      ;
; 0.889 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.158      ;
; 0.897 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.053      ; 1.162      ;
; 0.938 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.089     ; 1.061      ;
; 0.949 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.115      ; 1.276      ;
; 0.951 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.089     ; 1.074      ;
; 0.952 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.221      ;
; 0.960 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.227      ;
; 0.962 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.229      ;
; 0.979 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.246      ;
; 1.010 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.277      ;
; 1.015 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.282      ;
; 1.020 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.055      ; 1.287      ;
; 1.048 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.224     ; 1.036      ;
; 1.052 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.224     ; 1.040      ;
; 1.067 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.224     ; 1.055      ;
; 1.068 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.264     ; 1.016      ;
; 1.074 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.224     ; 1.062      ;
; 1.075 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.224     ; 1.063      ;
; 1.080 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.057      ; 1.349      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 4.979 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 4.707      ;
; 4.979 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.195     ; 4.707      ;
; 4.982 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.194     ; 4.705      ;
; 4.982 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 4.706      ;
; 4.982 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 4.706      ;
; 4.982 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 4.706      ;
; 4.982 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 4.706      ;
; 4.982 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 4.706      ;
; 4.987 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.712      ;
; 4.988 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 4.712      ;
; 4.988 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 4.708      ;
; 4.988 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 4.713      ;
; 4.988 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 4.708      ;
; 4.988 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 4.714      ;
; 4.988 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 4.712      ;
; 4.988 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 4.714      ;
; 5.082 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.711      ;
; 5.082 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.711      ;
; 5.082 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.716      ;
; 5.082 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.716      ;
; 5.082 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.716      ;
; 5.085 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.710      ;
; 5.085 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.710      ;
; 5.085 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.710      ;
; 5.085 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.709      ;
; 5.085 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.710      ;
; 5.085 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.710      ;
; 5.085 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.713      ;
; 5.090 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 4.716      ;
; 5.090 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.722      ;
; 5.090 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.722      ;
; 5.090 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 4.716      ;
; 5.091 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.712      ;
; 5.091 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.712      ;
; 5.091 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.716      ;
; 5.091 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 4.716      ;
; 5.091 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 4.717      ;
; 5.091 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.718      ;
; 5.091 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.718      ;
; 5.091 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.721      ;
; 5.154 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.626      ;
; 5.156 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 4.621      ;
; 5.157 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.624      ;
; 5.157 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.624      ;
; 5.174 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.616      ;
; 5.174 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.616      ;
; 5.175 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.613      ;
; 5.177 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 4.618      ;
; 5.324 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 4.444      ;
; 5.324 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 4.444      ;
; 5.327 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.443      ;
; 5.327 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.443      ;
; 5.327 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.443      ;
; 5.327 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.442      ;
; 5.327 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.443      ;
; 5.327 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 4.443      ;
; 5.332 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 4.449      ;
; 5.333 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.451      ;
; 5.333 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 4.445      ;
; 5.333 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 4.445      ;
; 5.333 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.449      ;
; 5.333 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.449      ;
; 5.333 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.450      ;
; 5.333 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.451      ;
; 5.375 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.434      ;
; 5.375 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.434      ;
; 5.376 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.436      ;
; 5.376 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.436      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 4.147      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[7]                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 4.147      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][72] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][72] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][89] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.148      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.147      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.148      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.148      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.148      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.148      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.147      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.147      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.148      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.148      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.147      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.147      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.148      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.148      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.147      ;
; 5.801 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.147      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.590      ;
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 4.589      ;
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.590      ;
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.590      ;
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 4.589      ;
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.590      ;
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.590      ;
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 4.589      ;
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.590      ;
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.094     ; 4.589      ;
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.590      ;
; 20.338 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.590      ;
; 20.341 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.092     ; 4.588      ;
; 20.341 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.092     ; 4.588      ;
; 20.341 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.092     ; 4.588      ;
; 20.341 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.092     ; 4.588      ;
; 20.341 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.092     ; 4.588      ;
; 20.341 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.092     ; 4.588      ;
; 20.341 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.092     ; 4.588      ;
; 20.341 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.092     ; 4.588      ;
; 20.341 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.092     ; 4.588      ;
; 20.343 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[24]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 4.598      ;
; 20.343 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.080     ; 4.598      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 4.571      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 4.571      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 4.571      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.548      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 4.571      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.548      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.548      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.548      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 4.571      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.548      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.548      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.073     ; 4.571      ;
; 20.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.096     ; 4.548      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 4.560      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 4.560      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 4.560      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 4.560      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.556      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 4.560      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.556      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.556      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 4.560      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.556      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 4.560      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.556      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.079     ; 4.560      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.556      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.556      ;
; 20.382 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.556      ;
; 20.419 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.509      ;
; 20.419 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.509      ;
; 20.419 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.509      ;
; 20.419 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.509      ;
; 20.419 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.509      ;
; 20.419 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.509      ;
; 20.419 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.093     ; 4.509      ;
; 20.669 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.278      ; 4.545      ;
; 20.669 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.278      ; 4.545      ;
; 20.669 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.278      ; 4.545      ;
; 20.669 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.278      ; 4.545      ;
; 20.669 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.278      ; 4.545      ;
; 20.669 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.278      ; 4.545      ;
; 20.669 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.278      ; 4.545      ;
; 20.669 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.278      ; 4.545      ;
; 20.821 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.357      ; 4.557      ;
; 20.849 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.350      ; 4.522      ;
; 20.849 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.350      ; 4.522      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[0]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[0]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 4.065      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 4.061      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 4.061      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 4.061      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 4.061      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 4.061      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 4.061      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 4.061      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 4.061      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[4]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 4.061      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 4.061      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.090     ; 4.061      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[6]                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[6]                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[6]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.067      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.067      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
; 20.870 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.068      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.670      ;
; 48.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.013      ;
; 48.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.013      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 96.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.080      ;
; 97.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.758      ;
; 97.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.758      ;
; 97.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.758      ;
; 97.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.706      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.686      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.686      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.686      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.686      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.686      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.686      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.686      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.686      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.686      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.686      ;
; 97.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.670      ;
; 97.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.670      ;
; 97.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.670      ;
; 97.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.670      ;
; 97.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.670      ;
; 97.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.670      ;
; 97.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.670      ;
; 97.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.670      ;
; 97.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.670      ;
; 97.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.670      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.396      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.396      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.396      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.396      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.396      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.396      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.396      ;
; 97.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.380      ;
; 97.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.380      ;
; 97.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.380      ;
; 97.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.380      ;
; 97.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.380      ;
; 97.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.348      ;
; 97.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.197      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.013      ;
; 97.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.013      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.010      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.764      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.764      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.764      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.764      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.764      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.764      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.764      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.764      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.764      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.764      ;
; 98.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.649      ;
; 98.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.649      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.347  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.640      ;
; 1.347  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.640      ;
; 1.347  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.640      ;
; 1.347  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.640      ;
; 1.347  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.640      ;
; 1.347  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.640      ;
; 1.347  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.640      ;
; 1.347  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.640      ;
; 1.347  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.640      ;
; 1.347  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.640      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.616  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.911      ;
; 1.618  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.914      ;
; 1.618  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.914      ;
; 1.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.051      ;
; 1.918  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.216      ;
; 1.961  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.242      ;
; 1.961  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.242      ;
; 1.961  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.242      ;
; 1.961  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.242      ;
; 1.961  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.242      ;
; 1.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.261      ;
; 1.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.261      ;
; 1.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.261      ;
; 1.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.261      ;
; 1.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.261      ;
; 1.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.261      ;
; 1.964  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.261      ;
; 2.190  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.484      ;
; 2.190  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.484      ;
; 2.190  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.484      ;
; 2.190  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.484      ;
; 2.190  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.484      ;
; 2.190  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.484      ;
; 2.190  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.484      ;
; 2.190  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.484      ;
; 2.190  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.484      ;
; 2.190  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.484      ;
; 2.203  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.494      ;
; 2.203  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.494      ;
; 2.203  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.494      ;
; 2.203  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.494      ;
; 2.203  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.494      ;
; 2.203  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.494      ;
; 2.203  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.494      ;
; 2.203  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.494      ;
; 2.203  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.494      ;
; 2.203  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.494      ;
; 2.217  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.495      ;
; 2.265  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.555      ;
; 2.265  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.555      ;
; 2.265  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.555      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 2.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.861      ;
; 51.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.426      ; 1.914      ;
; 51.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.426      ; 1.914      ;
; 51.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.401      ; 2.520      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.034 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.818      ;
; 3.034 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 3.818      ;
; 3.065 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.547      ; 3.824      ;
; 3.065 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.547      ; 3.824      ;
; 3.065 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.547      ; 3.824      ;
; 3.065 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.547      ; 3.824      ;
; 3.486 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.240      ;
; 3.486 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.240      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[18]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[20]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[22]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[29]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 4.271      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[27]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[27]                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[27]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 3.825      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[20]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[18]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.522 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.824      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[0]                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.825      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[0]                                                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.823      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.825      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[6]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.825      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[6]                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.825      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[6]                                                                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.825      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 3.822      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.821      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 3.822      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 3.822      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 3.822      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 3.822      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.825      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.825      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.825      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.825      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 3.825      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[16]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.823      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[16]                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.818      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[17]                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 3.822      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[17]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 3.822      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[18]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.816      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[18]                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.817      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[19]                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.818      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[19]                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 3.823      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[20]                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.817      ;
; 3.523 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.816      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 3.080 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.625      ; 3.917      ;
; 3.080 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.625      ; 3.917      ;
; 3.104 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.587      ; 3.903      ;
; 3.104 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.587      ; 3.903      ;
; 3.109 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 3.923      ;
; 3.109 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 3.923      ;
; 3.109 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 3.923      ;
; 3.110 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.600      ; 3.922      ;
; 3.110 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.600      ; 3.922      ;
; 3.110 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.600      ; 3.922      ;
; 3.110 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.600      ; 3.922      ;
; 3.110 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.600      ; 3.922      ;
; 3.110 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.600      ; 3.922      ;
; 3.110 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.600      ; 3.922      ;
; 3.111 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.612      ; 3.935      ;
; 3.111 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.612      ; 3.935      ;
; 3.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.611      ; 3.935      ;
; 3.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.611      ; 3.935      ;
; 3.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.611      ; 3.935      ;
; 3.153 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.570      ; 3.935      ;
; 3.153 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.570      ; 3.935      ;
; 3.153 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.561      ; 3.926      ;
; 3.153 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.561      ; 3.926      ;
; 3.153 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.561      ; 3.926      ;
; 3.153 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.561      ; 3.926      ;
; 3.163 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[20]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.560      ; 3.935      ;
; 3.163 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[24]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.560      ; 3.935      ;
; 3.163 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[23]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.560      ; 3.935      ;
; 3.163 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[19]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.560      ; 3.935      ;
; 3.163 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[6]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.560      ; 3.935      ;
; 3.163 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[7]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.560      ; 3.935      ;
; 3.163 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[4]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.560      ; 3.935      ;
; 3.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.916      ;
; 3.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.916      ;
; 3.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.916      ;
; 3.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[13]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 3.910      ;
; 3.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[14]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 3.910      ;
; 3.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[18]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 3.910      ;
; 3.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[16]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 3.910      ;
; 3.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[15]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 3.910      ;
; 3.594 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[18]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 3.918      ;
; 3.594 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[20]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 3.918      ;
; 3.594 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[19]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 3.918      ;
; 3.594 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[0]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.916      ;
; 3.594 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[1]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.916      ;
; 3.594 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[31]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 3.918      ;
; 3.594 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[11]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 3.918      ;
; 3.594 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[10]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 3.918      ;
; 3.594 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[9]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 3.918      ;
; 3.594 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[7]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 3.918      ;
; 3.594 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.917      ;
; 3.595 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_alu_sub                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.909      ;
; 3.595 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_src2_use_imm                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.909      ;
; 3.595 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_invert_arith_src_msb                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.909      ;
; 3.595 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br_cmp                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.909      ;
; 3.595 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_retaddr                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.909      ;
; 3.595 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.909      ;
; 3.595 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_valid                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.909      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_exception                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.898      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_shift_rot                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.898      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[5]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[7]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[6]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[14]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[12]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[13]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[15]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[18]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[17]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[16]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[4]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[10]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[11]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[9]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.596 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[8]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.914      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[12]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.907      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[28]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.907      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[29]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.915      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[27]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 3.914      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[17]                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.907      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[9]                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.907      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[8]                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.907      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[0]                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.907      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[4]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.908      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[4]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.908      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[21]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 3.914      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[22]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 3.914      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[0]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.908      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[0]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.908      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[5]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 3.914      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[6]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.908      ;
; 3.597 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[6]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.908      ;
; 3.598 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.893      ;
; 3.599 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_wr_dst_reg                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.895      ;
; 3.599 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[4]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.895      ;
; 3.599 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[2]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.895      ;
; 3.599 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[1]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.895      ;
; 3.599 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[0]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.895      ;
; 3.599 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[3]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.895      ;
; 3.599 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_compare_op[1]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.895      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                          ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                      ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[0]                                                                                                                                                                                                                                                                                               ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[1]                                                                                                                                                                                                                                                                                               ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[2]                                                                                                                                                                                                                                                                                               ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[4]                                                                                                                                                                                                                                                                                               ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[5]                                                                                                                                                                                                                                                                                               ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[7]                                                                                                                                                                                                                                                                                               ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[8]                                                                                                                                                                                                                                                                                               ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[9]                                                                                                                                                                                                                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[19]                                                                                                                                                                                                                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[20]                                                                                                                                                                                                                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[23]                                                                                                                                                                                                                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[24]                                                                                                                                                                                                                                                                                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[4]                                                                                                                                                                                                                                                                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[6]                                                                                                                                                                                                                                                                                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[7]                                                                                                                                                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                    ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                    ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                        ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jxuir                                                        ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_udr                                                    ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_uir                                                    ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|update_jdo_strobe                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                                                                                                                            ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                                           ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                                           ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                            ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                           ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|enable_action_strobe                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|ir[0]                                                        ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|ir[1]                                                        ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[11]                                                      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[20]                                                      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[25]                                                      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[33]                                                      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[34]                                                      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[35]                                                      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[5]                                                       ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_access                                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_rd                                                                                                                                                                    ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_rd                                                                                                                                                                        ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_rd_d1                                                                                                                                                                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[0]                                                       ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[15]                                                      ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[1]                                                       ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[28]                                                      ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[36]                                                      ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[8]                                                                                                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[7]                                                                                                                                                                                                                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_addr[16]                                                                                                                                                                                                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[28]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[31]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[35]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[36]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[37]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[28]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[29]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[30]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[31]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[35]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[36]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[37]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                                                                                                                                                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                                                                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                                                                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[0]                                                                                                                                                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[1]                                                                                                                                                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[4]                                                                                                                                                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[5]                                                                                                                                                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[7]                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.874  ; 9.874        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                                                          ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                               ;
; 12.192 ; 12.412       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                                               ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                      ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                      ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                       ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                       ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                               ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                               ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[10]                                                                                                                                  ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[11]                                                                                                                                  ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[12]                                                                                                                                  ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[13]                                                                                                                                  ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[14]                                                                                                                                  ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[15]                                                                                                                                  ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[1]                                                                                                                                   ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[23]                                                                                                                                  ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[24]                                                                                                                                  ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[2]                                                                                                                                   ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[3]                                                                                                                                   ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[4]                                                                                                                                   ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[5]                                                                                                                                   ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[7]                                                                                                                                   ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[8]                                                                                                                                   ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[9]                                                                                                                                   ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdatavalid                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                               ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                          ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                               ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                              ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SSO_reg                                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                               ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_rd_strobe                                                                                                                                                    ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[0]                                                                                                                                                    ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[10]                                                                                                                                                   ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[1]                                                                                                                                                    ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[3]                                                                                                                                                    ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[4]                                                                                                                                                    ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[5]                                                                                                                                                    ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[6]                                                                                                                                                    ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[7]                                                                                                                                                    ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[8]                                                                                                                                                    ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[9]                                                                                                                                                    ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_wr_strobe                                                                                                                                                    ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[0]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[1]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[2]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[3]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[4]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[5]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[6]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[7]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[8]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[9]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|iEOP_reg                                                                                                                                                          ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|iE_reg                                                                                                                                                            ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|iROE_reg                                                                                                                                                          ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|iRRDY_reg                                                                                                                                                         ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|iTOE_reg                                                                                                                                                          ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|iTRDY_reg                                                                                                                                                         ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                         ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[0]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[1]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[2]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[3]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[4]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[5]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[6]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[7]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[0]                                                                                                                                                      ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[1]                                                                                                                                                      ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[2]                                                                                                                                                      ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[3]                                                                                                                                                      ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[4]                                                                                                                                                      ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[5]                                                                                                                                                      ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[6]                                                                                                                                                      ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[7]                                                                                                                                                      ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                      ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_holding_reg[11]                                                                                                                                  ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_holding_reg[12]                                                                                                                                  ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_holding_reg[13]                                                                                                                                  ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[0]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[10]                                                                                                                                          ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[3]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[4]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[5]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[6]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[7]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[8]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[9]                                                                                                                                           ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                      ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[0]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[1]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[2]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[3]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[4]                                                                                                                                                 ;
; 12.218 ; 12.438       ; 0.220          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[5]                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                    ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ;
; 41.340 ; 41.560       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ;
; 41.356 ; 41.576       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 41.356 ; 41.576       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 41.356 ; 41.576       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 41.356 ; 41.576       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ;
; 41.395 ; 41.615       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 41.398 ; 41.586       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ;
; 41.398 ; 41.586       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ;
; 41.398 ; 41.586       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ;
; 41.398 ; 41.586       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ;
; 41.398 ; 41.586       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ;
; 41.398 ; 41.586       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ;
; 41.398 ; 41.586       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ;
; 41.398 ; 41.586       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ;
; 41.398 ; 41.586       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ;
; 41.398 ; 41.586       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ;
; 41.398 ; 41.586       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ;
; 41.414 ; 41.634       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 41.414 ; 41.634       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 41.414 ; 41.634       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 41.414 ; 41.634       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 41.414 ; 41.634       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 41.414 ; 41.634       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 41.414 ; 41.634       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 41.414 ; 41.634       ; 0.220          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ;
; 41.417 ; 41.605       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ;
; 41.419 ; 41.607       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 41.419 ; 41.607       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                    ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 41.426 ; 41.614       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 41.428 ; 41.616       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 41.440 ; 41.628       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 41.440 ; 41.628       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 41.440 ; 41.628       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 41.440 ; 41.628       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 41.440 ; 41.628       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 41.440 ; 41.628       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 41.440 ; 41.628       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 41.440 ; 41.628       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 41.453 ; 41.641       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ;
; 41.453 ; 41.641       ; 0.188          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.451 ; 49.671       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ;
; 49.451 ; 49.671       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ;
; 49.457 ; 49.677       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                             ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                      ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                       ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                   ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                             ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                               ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                   ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                   ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                         ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                      ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                               ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                               ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                               ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                               ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 1.691 ; 2.004 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 1.216 ; 1.560 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.741 ; 2.966 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 8.745 ; 8.984 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.978 ; 5.351 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 3.133 ; 3.451 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 3.109 ; 3.433 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 3.134 ; 3.451 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 3.142 ; 3.460 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 3.824 ; 4.090 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 4.258 ; 4.601 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 3.829 ; 4.178 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 4.254 ; 4.563 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 4.334 ; 4.718 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 4.526 ; 4.930 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 4.417 ; 4.782 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 4.420 ; 4.695 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 4.386 ; 4.755 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 4.531 ; 4.818 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 4.846 ; 5.143 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 4.745 ; 5.035 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 4.508 ; 4.895 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 4.393 ; 4.785 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.978 ; 5.351 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 4.509 ; 4.858 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 4.646 ; 4.975 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 4.364 ; 4.742 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 4.158 ; 4.559 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 4.279 ; 4.615 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 4.269 ; 4.591 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 3.716 ; 4.031 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 4.213 ; 4.407 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 3.497 ; 3.791 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 4.320 ; 4.580 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.339 ; 1.444 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.341 ; 1.446 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.347 ; 1.452 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -1.214 ; -1.526 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -0.751 ; -1.093 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.876  ; 0.679  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.892 ; -2.182 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -2.429 ; -2.729 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -2.453 ; -2.745 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -2.429 ; -2.729 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -2.453 ; -2.746 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -2.461 ; -2.755 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -3.118 ; -3.360 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -3.525 ; -3.848 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -3.117 ; -3.443 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -3.521 ; -3.811 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -3.598 ; -3.960 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -3.783 ; -4.165 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -3.678 ; -4.022 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -3.684 ; -3.938 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -3.651 ; -3.997 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -3.792 ; -4.057 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -4.094 ; -4.369 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -4.000 ; -4.266 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -3.766 ; -4.131 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -3.655 ; -4.025 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -4.135 ; -4.473 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -3.708 ; -4.012 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -3.863 ; -4.150 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -3.631 ; -3.985 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -3.395 ; -3.752 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -3.547 ; -3.863 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -3.536 ; -3.838 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -3.008 ; -3.303 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -3.490 ; -3.664 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -2.802 ; -3.072 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -3.592 ; -3.830 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.752 ; -0.856 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.756 ; -0.860 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.756 ; -0.860 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.753 ; -0.857 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.760 ; -0.864 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.761 ; -0.865 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.761 ; -0.865 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.759 ; -0.863 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.758 ; -0.862 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.758 ; -0.862 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 6.366  ; 6.520  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 7.014  ; 7.145  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.412 ; 13.792 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 9.413  ; 8.812  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 5.205  ; 5.050  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 5.330  ; 5.164  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 5.352  ; 5.187  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 5.331  ; 5.178  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 6.148  ; 5.929  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 6.404  ; 6.163  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 6.420  ; 6.244  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 6.427  ; 6.188  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 8.856  ; 8.243  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 6.886  ; 6.667  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 6.785  ; 6.559  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 7.102  ; 6.860  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 6.420  ; 6.254  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 7.205  ; 6.974  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 7.583  ; 7.250  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 7.600  ; 7.282  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 6.803  ; 6.620  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 6.803  ; 6.602  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 9.413  ; 8.812  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 6.599  ; 6.332  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 7.080  ; 6.838  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 6.797  ; 6.566  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 7.334  ; 7.166  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 6.300  ; 6.063  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 6.433  ; 6.188  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 8.328  ; 7.776  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 5.907  ; 5.707  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 8.194  ; 7.633  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 6.580  ; 6.393  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 7.603  ; 7.381  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 9.401  ; 9.305  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 5.098  ; 4.990  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 1.297  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.964  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 4.172  ; 3.845  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 4.172  ; 3.845  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.864  ; 3.613  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 4.167  ; 3.840  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.862  ; 3.611  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.857  ; 3.606  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.889  ; 3.622  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 6.136  ; 6.288  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 6.765  ; 6.894  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.035 ; 11.423 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.731  ; 4.578  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 4.731  ; 4.578  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 4.858  ; 4.693  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 4.879  ; 4.715  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 4.859  ; 4.706  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 5.643  ; 5.429  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 5.889  ; 5.652  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.904  ; 5.730  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.910  ; 5.676  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 8.331  ; 7.724  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 6.351  ; 6.136  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 6.254  ; 6.032  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 6.558  ; 6.321  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.903  ; 5.740  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 6.651  ; 6.425  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 7.015  ; 6.690  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 7.031  ; 6.721  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 6.271  ; 6.091  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 6.271  ; 6.073  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 8.866  ; 8.270  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 6.076  ; 5.814  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 6.537  ; 6.300  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 6.265  ; 6.039  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 6.781  ; 6.615  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 5.788  ; 5.556  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 5.916  ; 5.676  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 7.824  ; 7.275  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 5.405  ; 5.209  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 7.689  ; 7.133  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 6.059  ; 5.874  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 7.055  ; 6.839  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 6.915  ; 6.732  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 4.636  ; 4.528  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 0.799  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.468  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 3.433  ; 3.182  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 3.748  ; 3.421  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.440  ; 3.189  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 3.743  ; 3.416  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.438  ; 3.187  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.433  ; 3.182  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.436  ; 3.185  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.437  ; 3.186  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.437  ; 3.186  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.474  ; 3.206  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.473  ; 3.205  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.473  ; 3.205  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.469  ; 3.201  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.469  ; 3.201  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.472  ; 3.204  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.466  ; 3.198  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.465  ; 3.197  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.467  ; 3.199  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.472  ; 3.204  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.470  ; 3.202  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.478  ; 3.210  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.475  ; 3.207  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 5.167 ; 4.989 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.417 ; 6.264 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 5.428 ; 5.250 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 5.167 ; 4.989 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 5.799 ; 5.621 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 6.154 ; 5.976 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 6.405 ; 6.235 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 6.488 ; 6.318 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 6.467 ; 6.297 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 9.404 ; 8.865 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 7.257 ; 7.087 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 6.916 ; 6.746 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 7.675 ; 7.505 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 7.200 ; 7.030 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 7.154 ; 7.001 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 7.240 ; 7.087 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 7.030 ; 6.877 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 7.242 ; 7.072 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 6.695 ; 6.525 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 8.856 ; 8.317 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.734 ; 6.564 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 6.435 ; 6.265 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 6.594 ; 6.424 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.988 ; 6.818 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 6.033 ; 5.863 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 6.045 ; 5.875 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 8.396 ; 7.857 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.930 ; 5.777 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.824 ; 7.308 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.670 ; 3.324 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.670 ; 3.324 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.668 ; 3.322 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.664 ; 3.318 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.664 ; 3.318 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.667 ; 3.321 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.660 ; 3.314 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.659 ; 3.313 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.661 ; 3.315 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.662 ; 3.316 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.662 ; 3.316 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.715 ; 4.537 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 5.909 ; 5.756 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 4.966 ; 4.788 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 4.715 ; 4.537 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 5.323 ; 5.145 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 5.663 ; 5.485 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.862 ; 5.692 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.942 ; 5.772 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.922 ; 5.752 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 8.831 ; 8.292 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 6.680 ; 6.510 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 6.353 ; 6.183 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 7.081 ; 6.911 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 6.626 ; 6.456 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 6.617 ; 6.464 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 6.699 ; 6.546 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 6.498 ; 6.345 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.666 ; 6.496 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 6.141 ; 5.971 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 8.305 ; 7.766 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.178 ; 6.008 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.891 ; 5.721 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 6.043 ; 5.873 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.422 ; 6.252 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.505 ; 5.335 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.517 ; 5.347 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.862 ; 7.323 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.441 ; 5.288 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.348 ; 6.832 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.249 ; 2.903 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.249 ; 2.903 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.248 ; 2.902 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.247 ; 2.901 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.247 ; 2.901 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.243 ; 2.897 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.243 ; 2.897 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.246 ; 2.900 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.240 ; 2.894 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.239 ; 2.893 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.241 ; 2.895 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.990     ; 5.168     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 6.141     ; 6.294     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 5.206     ; 5.384     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 4.990     ; 5.168     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 5.539     ; 5.717     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 5.877     ; 6.055     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 6.112     ; 6.282     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 6.245     ; 6.415     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 6.178     ; 6.348     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 8.726     ; 9.265     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 6.943     ; 7.113     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 6.664     ; 6.834     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 7.290     ; 7.460     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 6.932     ; 7.102     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 6.885     ; 7.038     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 6.919     ; 7.072     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 6.758     ; 6.911     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.945     ; 7.115     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 6.408     ; 6.578     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 8.277     ; 8.816     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.452     ; 6.622     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 6.190     ; 6.360     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 6.373     ; 6.543     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.719     ; 6.889     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.787     ; 5.957     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.789     ; 5.959     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.774     ; 8.313     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.686     ; 5.839     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.244     ; 7.760     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.369     ; 3.715     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.369     ; 3.715     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.367     ; 3.713     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.363     ; 3.709     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.363     ; 3.709     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.366     ; 3.712     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.359     ; 3.705     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.358     ; 3.704     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.360     ; 3.706     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.361     ; 3.707     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.361     ; 3.707     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.538     ; 4.716     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 5.638     ; 5.791     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 4.745     ; 4.923     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 4.538     ; 4.716     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 5.066     ; 5.244     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 5.390     ; 5.568     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.574     ; 5.744     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.702     ; 5.872     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.638     ; 5.808     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 8.158     ; 8.697     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 6.372     ; 6.542     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 6.104     ; 6.274     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 6.705     ; 6.875     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 6.362     ; 6.532     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 6.352     ; 6.505     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 6.385     ; 6.538     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 6.230     ; 6.383     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.374     ; 6.544     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.858     ; 6.028     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 7.727     ; 8.266     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 5.901     ; 6.071     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.649     ; 5.819     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.824     ; 5.994     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.157     ; 6.327     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.262     ; 5.432     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.265     ; 5.435     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.244     ; 7.783     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.201     ; 5.354     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 6.770     ; 7.286     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.947     ; 3.293     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.947     ; 3.293     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.946     ; 3.292     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.945     ; 3.291     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.945     ; 3.291     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.941     ; 3.287     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.941     ; 3.287     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.944     ; 3.290     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.938     ; 3.284     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.937     ; 3.283     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.939     ; 3.285     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 12.765 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                          ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                  ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                                                                              ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 12.765                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.561        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.204        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 12.925                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.847        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 4.078        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 12.996                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.561        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.435        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 13.595                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 8.352        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 5.243        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 13.599                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.847        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 4.752        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 13.733                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 8.560        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 5.173        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 14.012                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 8.353        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 5.659        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.060                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.038        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.022        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.061                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.038        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.023        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 18.091                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.058        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.033        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                     ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 24.725                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.041        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.039        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 6.645        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 25.085                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                              ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.039        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.035        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 7.011        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 25.212                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 8.607        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.059        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 7.546        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 44.395                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.293       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 21.102       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 44.553                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.388       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 21.165       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 44.702                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.848       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 20.854       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 44.989                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.849       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 21.140       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 162.978                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.418       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 80.560       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 163.339                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.417       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 80.922       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 163.584                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.420       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 81.164       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.190                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.850       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.340       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.323                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.826       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.497       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 81.79 MHz  ; 81.79 MHz       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 112.31 MHz ; 112.31 MHz      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;      ;
; 150.9 MHz  ; 150.9 MHz       ; SCI_SCLK                                                 ;      ;
; 166.78 MHz ; 166.78 MHz      ; altera_reserved_tck                                      ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1.096  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 12.773 ; 0.000         ;
; SCI_SCLK                                                 ; 38.353 ; 0.000         ;
; altera_reserved_tck                                      ; 47.002 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.383 ; 0.000         ;
; altera_reserved_tck                                      ; 0.400 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.401 ; 0.000         ;
; SCI_SCLK                                                 ; 0.430 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 5.314  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 20.684 ; 0.000         ;
; altera_reserved_tck                                      ; 47.887 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.101 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 2.701 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 2.740 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 4.668  ; 0.000         ;
; CLOCK_50                                                 ; 9.835  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 12.169 ; 0.000         ;
; SCI_SCLK                                                 ; 41.223 ; 0.000         ;
; altera_reserved_tck                                      ; 49.323 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.096 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.716      ;
; 1.111 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.701      ;
; 1.143 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 8.650      ;
; 1.158 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 8.635      ;
; 1.175 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.636      ;
; 1.190 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.621      ;
; 1.266 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.543      ;
; 1.313 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 8.477      ;
; 1.317 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.493      ;
; 1.320 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.492      ;
; 1.342 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.468      ;
; 1.345 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.463      ;
; 1.364 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 8.427      ;
; 1.367 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 8.426      ;
; 1.389 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 8.402      ;
; 1.396 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.413      ;
; 1.399 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.412      ;
; 1.414 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.397      ;
; 1.421 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.388      ;
; 1.461 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 8.331      ;
; 1.469 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 8.347      ;
; 1.487 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 8.338      ;
; 1.493 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.317      ;
; 1.502 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 8.323      ;
; 1.511 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.300      ;
; 1.516 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.281      ;
; 1.526 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.285      ;
; 1.548 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.267      ;
; 1.550 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.256      ;
; 1.559 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.254      ;
; 1.563 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 8.239      ;
; 1.597 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 8.190      ;
; 1.606 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 8.188      ;
; 1.610 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 8.173      ;
; 1.622 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.189      ;
; 1.629 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 8.176      ;
; 1.637 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.174      ;
; 1.638 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.174      ;
; 1.642 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.159      ;
; 1.653 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.155      ;
; 1.657 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.165      ;
; 1.681 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.127      ;
; 1.700 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 8.089      ;
; 1.706 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.093      ;
; 1.708 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 8.115      ;
; 1.711 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 8.114      ;
; 1.725 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.084      ;
; 1.730 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.076      ;
; 1.732 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.077      ;
; 1.732 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.075      ;
; 1.733 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 8.090      ;
; 1.735 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.076      ;
; 1.745 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 8.071      ;
; 1.753 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 8.027      ;
; 1.755 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 8.044      ;
; 1.757 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.052      ;
; 1.757 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.052      ;
; 1.760 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.038      ;
; 1.771 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.009      ;
; 1.772 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 8.018      ;
; 1.776 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[26]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 8.049      ;
; 1.777 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 8.010      ;
; 1.785 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.013      ;
; 1.791 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.022      ;
; 1.791 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[26]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 8.034      ;
; 1.792 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 8.005      ;
; 1.792 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.016      ;
; 1.800 ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_we_reg        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[3] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.418     ; 7.804      ;
; 1.802 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 7.978      ;
; 1.804 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 7.986      ;
; 1.804 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.004      ;
; 1.805 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 7.990      ;
; 1.805 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 8.019      ;
; 1.807 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.117     ; 7.972      ;
; 1.809 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.996      ;
; 1.818 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 7.943      ;
; 1.824 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.991      ;
; 1.825 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.984      ;
; 1.829 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 7.981      ;
; 1.832 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 7.979      ;
; 1.834 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 7.964      ;
; 1.836 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.972      ;
; 1.838 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 7.956      ;
; 1.839 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 7.958      ;
; 1.843 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.966      ;
; 1.845 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[2] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_valid                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 8.074      ;
; 1.846 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 7.965      ;
; 1.847 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 7.964      ;
; 1.852 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 7.924      ;
; 1.858 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[2] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_valid                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 8.061      ;
; 1.860 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 7.969      ;
; 1.868 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 7.930      ;
; 1.868 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.941      ;
; 1.870 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 7.942      ;
; 1.871 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.908      ;
; 1.872 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 7.918      ;
; 1.874 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.935      ;
; 1.882 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.899      ;
; 1.882 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                  ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.899      ;
; 1.884 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39]                 ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.931      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 12.773 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.178     ;
; 12.773 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.178     ;
; 12.773 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.178     ;
; 12.773 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.178     ;
; 12.773 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.178     ;
; 12.773 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.178     ;
; 12.773 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.178     ;
; 12.773 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.178     ;
; 12.777 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 12.173     ;
; 12.777 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 12.173     ;
; 12.777 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 12.173     ;
; 12.789 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.162     ;
; 12.789 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.162     ;
; 12.789 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.162     ;
; 12.789 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.162     ;
; 12.789 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.162     ;
; 12.789 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.162     ;
; 12.789 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.162     ;
; 12.789 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 12.162     ;
; 12.793 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 12.157     ;
; 12.793 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 12.157     ;
; 12.793 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 12.157     ;
; 12.962 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.988     ;
; 12.962 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.988     ;
; 12.962 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.988     ;
; 12.962 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.988     ;
; 12.962 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.988     ;
; 12.962 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.988     ;
; 12.962 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.988     ;
; 12.962 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.988     ;
; 12.974 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.977     ;
; 12.974 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.977     ;
; 12.974 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.977     ;
; 12.974 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.977     ;
; 12.974 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.977     ;
; 12.974 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.977     ;
; 12.974 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.977     ;
; 12.974 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.977     ;
; 12.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.972     ;
; 12.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.972     ;
; 12.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.972     ;
; 12.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.972     ;
; 12.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.972     ;
; 12.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.972     ;
; 12.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.972     ;
; 12.978 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.972     ;
; 12.990 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.961     ;
; 12.990 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.961     ;
; 12.990 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.961     ;
; 12.990 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.961     ;
; 12.990 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.961     ;
; 12.990 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.961     ;
; 12.990 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.961     ;
; 12.990 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.961     ;
; 13.002 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 11.937     ;
; 13.002 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 11.937     ;
; 13.002 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 11.937     ;
; 13.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.942     ;
; 13.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.942     ;
; 13.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.942     ;
; 13.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.942     ;
; 13.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.942     ;
; 13.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.942     ;
; 13.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.942     ;
; 13.008 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.942     ;
; 13.034 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.917     ;
; 13.034 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.917     ;
; 13.034 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.917     ;
; 13.034 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.917     ;
; 13.034 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.917     ;
; 13.034 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.917     ;
; 13.034 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.917     ;
; 13.034 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.917     ;
; 13.038 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.912     ;
; 13.038 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.912     ;
; 13.038 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.912     ;
; 13.186 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.765     ;
; 13.186 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.765     ;
; 13.186 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.765     ;
; 13.186 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.765     ;
; 13.186 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.765     ;
; 13.186 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.765     ;
; 13.186 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.765     ;
; 13.186 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 11.765     ;
; 13.187 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 11.752     ;
; 13.187 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 11.752     ;
; 13.187 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 11.752     ;
; 13.187 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 11.752     ;
; 13.187 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 11.752     ;
; 13.187 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 11.752     ;
; 13.187 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 11.752     ;
; 13.187 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 11.752     ;
; 13.190 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.760     ;
; 13.190 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.760     ;
; 13.190 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.760     ;
; 13.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.741     ;
; 13.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.741     ;
; 13.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.741     ;
; 13.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.741     ;
; 13.209 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.072     ; 11.741     ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.353 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.244     ; 3.091      ;
; 38.353 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.244     ; 3.091      ;
; 38.353 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.244     ; 3.091      ;
; 38.353 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.244     ; 3.091      ;
; 38.353 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.244     ; 3.091      ;
; 38.353 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.244     ; 3.091      ;
; 38.353 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.244     ; 3.091      ;
; 38.527 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.273     ; 2.888      ;
; 38.553 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.257     ; 2.878      ;
; 38.553 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.257     ; 2.878      ;
; 38.553 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.257     ; 2.878      ;
; 38.553 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.257     ; 2.878      ;
; 38.553 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.257     ; 2.878      ;
; 38.553 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.257     ; 2.878      ;
; 38.553 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.257     ; 2.878      ;
; 38.553 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.257     ; 2.878      ;
; 38.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.300     ; 2.813      ;
; 38.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.300     ; 2.813      ;
; 38.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.300     ; 2.813      ;
; 38.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.300     ; 2.813      ;
; 38.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.300     ; 2.813      ;
; 38.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.300     ; 2.813      ;
; 38.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.300     ; 2.813      ;
; 38.575 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.300     ; 2.813      ;
; 38.647 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.210     ; 2.831      ;
; 38.647 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.210     ; 2.831      ;
; 38.647 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.210     ; 2.831      ;
; 38.647 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.210     ; 2.831      ;
; 38.647 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.210     ; 2.831      ;
; 38.647 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.210     ; 2.831      ;
; 38.647 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.210     ; 2.831      ;
; 38.647 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.210     ; 2.831      ;
; 38.892 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.888      ;
; 38.892 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.888      ;
; 38.892 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.888      ;
; 38.892 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.888      ;
; 38.892 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.888      ;
; 38.892 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.888      ;
; 38.892 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.888      ;
; 39.059 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.056      ; 2.685      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.677      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.677      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.677      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.677      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.677      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.677      ;
; 39.103 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.092      ; 2.677      ;
; 39.148 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.609      ;
; 39.148 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.609      ;
; 39.148 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.609      ;
; 39.148 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.609      ;
; 39.148 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.609      ;
; 39.148 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.609      ;
; 39.148 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.609      ;
; 39.148 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.609      ;
; 39.161 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.606      ;
; 39.161 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.606      ;
; 39.161 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.606      ;
; 39.161 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.606      ;
; 39.161 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.606      ;
; 39.161 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.606      ;
; 39.161 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.606      ;
; 39.161 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.606      ;
; 39.256 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.558      ;
; 39.256 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.558      ;
; 39.256 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.558      ;
; 39.256 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.558      ;
; 39.256 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.558      ;
; 39.256 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.558      ;
; 39.256 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.558      ;
; 39.256 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.558      ;
; 39.270 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.056      ; 2.474      ;
; 39.301 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.466      ;
; 39.301 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.466      ;
; 39.301 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.466      ;
; 39.301 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.466      ;
; 39.301 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.466      ;
; 39.301 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.466      ;
; 39.301 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.466      ;
; 39.301 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.079      ; 2.466      ;
; 39.366 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.448      ;
; 39.366 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.448      ;
; 39.366 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.448      ;
; 39.366 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.448      ;
; 39.366 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.448      ;
; 39.366 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.448      ;
; 39.366 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.448      ;
; 39.366 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.126      ; 2.448      ;
; 39.378 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.379      ;
; 39.378 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.379      ;
; 39.378 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.379      ;
; 39.378 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.379      ;
; 39.378 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.379      ;
; 39.378 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.379      ;
; 39.378 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.379      ;
; 39.378 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.069      ; 2.379      ;
; 39.889 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.246     ; 1.553      ;
; 39.895 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.246     ; 1.547      ;
; 39.898 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.193     ; 1.597      ;
; 39.929 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; -0.206     ; 1.553      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.379      ; 3.399      ;
; 47.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.357      ; 3.347      ;
; 47.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 3.239      ;
; 47.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.375      ; 3.218      ;
; 47.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 3.169      ;
; 47.229 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 3.138      ;
; 47.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.375      ; 3.138      ;
; 47.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.357      ; 2.932      ;
; 47.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 2.925      ;
; 47.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 2.898      ;
; 47.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.376      ; 2.711      ;
; 47.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.375      ; 2.535      ;
; 47.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.376      ; 2.439      ;
; 48.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.393      ; 2.348      ;
; 48.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.398      ; 2.048      ;
; 48.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 1.930      ;
; 48.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 1.584      ;
; 49.390 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.393      ; 1.025      ;
; 94.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.493      ;
; 94.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.493      ;
; 94.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.493      ;
; 94.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.493      ;
; 94.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.493      ;
; 94.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.459      ;
; 94.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.459      ;
; 94.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.459      ;
; 94.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.459      ;
; 94.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.459      ;
; 94.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.459      ;
; 94.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.459      ;
; 94.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.459      ;
; 94.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.459      ;
; 94.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.312      ;
; 94.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.312      ;
; 94.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.312      ;
; 94.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.312      ;
; 94.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.312      ;
; 94.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.312      ;
; 94.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.312      ;
; 94.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.312      ;
; 94.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.312      ;
; 94.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.236      ;
; 94.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 5.236      ;
; 94.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.213      ;
; 94.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.213      ;
; 94.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.213      ;
; 94.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.213      ;
; 94.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.126      ;
; 94.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.126      ;
; 94.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.071      ;
; 94.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.071      ;
; 94.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.071      ;
; 94.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.071      ;
; 94.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.071      ;
; 94.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.068      ;
; 94.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.068      ;
; 94.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.068      ;
; 94.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.068      ;
; 94.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.068      ;
; 94.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.068      ;
; 94.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.068      ;
; 94.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.068      ;
; 94.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.068      ;
; 94.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.047      ;
; 94.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.047      ;
; 94.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.047      ;
; 94.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.047      ;
; 94.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.047      ;
; 94.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.065      ;
; 94.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.065      ;
; 94.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.065      ;
; 94.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.065      ;
; 94.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.065      ;
; 94.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.065      ;
; 94.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.065      ;
; 94.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.065      ;
; 94.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.065      ;
; 95.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.935      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.918      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.918      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.918      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.918      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.918      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.918      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.918      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.918      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.918      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.908      ;
; 95.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.791      ;
; 95.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.791      ;
; 95.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.791      ;
; 95.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.787      ;
; 95.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.787      ;
; 95.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.785      ;
; 95.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.785      ;
; 95.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.785      ;
; 95.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.785      ;
; 95.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.785      ;
; 95.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.785      ;
; 95.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.785      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.383 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                        ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                              ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                              ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|jtag_break                                 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|jtag_break                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|break_on_reset                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|break_on_reset                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_rd                                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_rd                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_rd                                      ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_rd                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[8]                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[8]                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|resetlatch                                 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|resetlatch                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                         ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                              ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_write                                                                                                                                                                    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_write                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88]                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|read                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|read                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                            ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                          ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                       ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|ack_refresh_request                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                                                ; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|avalon_ociram_readdata_ready                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|avalon_ociram_readdata_ready                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_single_step_mode                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_single_step_mode                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                     ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.416 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.743      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.724      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.477 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.750      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.753      ;
; 0.490 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.758      ;
; 0.491 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[13]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.760      ;
; 0.491 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.760      ;
; 0.491 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.761      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.497 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.764      ;
; 0.502 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.582 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.869      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.869      ;
; 0.607 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.880      ;
; 0.611 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.878      ;
; 0.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.884      ;
; 0.617 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[9]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.886      ;
; 0.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.887      ;
; 0.628 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.915      ;
; 0.633 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.920      ;
; 0.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.904      ;
; 0.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.909      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.909      ;
; 0.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.913      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.649 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.921      ;
; 0.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.917      ;
; 0.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.919      ;
; 0.653 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.921      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.922      ;
; 0.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.923      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.924      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.936      ;
; 0.668 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.937      ;
; 0.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.937      ;
; 0.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.941      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.943      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.955      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                        ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                           ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                              ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                              ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.055      ;
; 0.415 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.068      ;
; 0.416 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                               ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.070      ;
; 0.427 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.080      ;
; 0.432 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.085      ;
; 0.445 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.097      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.669      ;
; 0.445 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.044      ; 0.684      ;
; 0.447 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.042      ; 0.684      ;
; 0.477 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.721      ;
; 0.478 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.722      ;
; 0.479 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.723      ;
; 0.480 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.724      ;
; 0.480 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.724      ;
; 0.493 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.740      ;
; 0.494 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.738      ;
; 0.495 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.739      ;
; 0.497 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.741      ;
; 0.500 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.744      ;
; 0.501 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.745      ;
; 0.502 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.746      ;
; 0.511 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.722      ;
; 0.511 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.753      ;
; 0.513 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.755      ;
; 0.514 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.756      ;
; 0.515 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.759      ;
; 0.516 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.763      ;
; 0.531 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.742      ;
; 0.534 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.745      ;
; 0.601 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.846      ;
; 0.603 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.081     ; 0.717      ;
; 0.603 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.081     ; 0.717      ;
; 0.604 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.848      ;
; 0.605 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.081     ; 0.719      ;
; 0.610 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.854      ;
; 0.611 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.855      ;
; 0.617 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.861      ;
; 0.617 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.861      ;
; 0.619 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.863      ;
; 0.624 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.868      ;
; 0.626 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.870      ;
; 0.645 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.856      ;
; 0.672 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.914      ;
; 0.676 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.920      ;
; 0.678 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.922      ;
; 0.681 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.100      ; 0.976      ;
; 0.681 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.100      ; 0.976      ;
; 0.691 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.933      ;
; 0.705 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.100      ; 1.000      ;
; 0.712 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.923      ;
; 0.713 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.050      ; 0.958      ;
; 0.716 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.100      ; 1.011      ;
; 0.723 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.100      ; 1.018      ;
; 0.726 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.970      ;
; 0.731 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.973      ;
; 0.732 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.976      ;
; 0.734 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.981      ;
; 0.734 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.981      ;
; 0.734 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.981      ;
; 0.736 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.983      ;
; 0.736 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.980      ;
; 0.736 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.980      ;
; 0.736 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.980      ;
; 0.737 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 0.981      ;
; 0.739 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 0.986      ;
; 0.748 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.990      ;
; 0.748 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.990      ;
; 0.750 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.992      ;
; 0.750 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 0.992      ;
; 0.758 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.002      ;
; 0.764 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.008      ;
; 0.773 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.016      ; 0.984      ;
; 0.790 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 1.032      ;
; 0.799 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.079     ; 0.915      ;
; 0.818 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.049      ; 1.062      ;
; 0.824 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 1.071      ;
; 0.872 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.081     ; 0.986      ;
; 0.876 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.081     ; 0.990      ;
; 0.877 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 1.124      ;
; 0.878 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.102      ; 1.175      ;
; 0.897 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 1.139      ;
; 0.900 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 1.142      ;
; 0.912 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 1.154      ;
; 0.916 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 1.158      ;
; 0.916 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 1.158      ;
; 0.920 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.047      ; 1.162      ;
; 0.944 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.052      ; 1.191      ;
; 0.945 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.209     ; 0.931      ;
; 0.946 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.209     ; 0.932      ;
; 0.966 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.250     ; 0.911      ;
; 0.966 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.209     ; 0.952      ;
; 0.967 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.209     ; 0.953      ;
; 0.967 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.209     ; 0.953      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 5.314 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 4.388      ;
; 5.314 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 4.388      ;
; 5.316 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.183     ; 4.388      ;
; 5.317 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.183     ; 4.387      ;
; 5.317 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.388      ;
; 5.317 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.388      ;
; 5.317 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.388      ;
; 5.317 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.388      ;
; 5.321 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.395      ;
; 5.321 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 4.391      ;
; 5.321 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 4.391      ;
; 5.321 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 4.394      ;
; 5.321 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.397      ;
; 5.321 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 4.395      ;
; 5.321 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 4.397      ;
; 5.322 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.395      ;
; 5.409 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.400      ;
; 5.409 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.400      ;
; 5.409 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.400      ;
; 5.410 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 4.393      ;
; 5.410 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 4.393      ;
; 5.412 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.393      ;
; 5.412 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.397      ;
; 5.413 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 4.393      ;
; 5.413 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 4.393      ;
; 5.413 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.392      ;
; 5.413 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 4.393      ;
; 5.413 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 4.393      ;
; 5.417 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.399      ;
; 5.417 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 4.396      ;
; 5.417 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 4.396      ;
; 5.417 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 4.400      ;
; 5.417 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 4.400      ;
; 5.417 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.402      ;
; 5.417 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.402      ;
; 5.417 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.406      ;
; 5.417 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.406      ;
; 5.417 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.406      ;
; 5.417 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 4.399      ;
; 5.418 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 4.400      ;
; 5.508 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 4.288      ;
; 5.508 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 4.288      ;
; 5.508 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.286      ;
; 5.508 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 4.287      ;
; 5.523 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.279      ;
; 5.523 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 4.282      ;
; 5.523 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 4.282      ;
; 5.523 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 4.286      ;
; 5.628 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.146      ;
; 5.628 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.146      ;
; 5.630 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 4.146      ;
; 5.631 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.146      ;
; 5.631 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.146      ;
; 5.631 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 4.145      ;
; 5.631 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.146      ;
; 5.631 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.146      ;
; 5.635 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 4.155      ;
; 5.635 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 4.152      ;
; 5.635 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.149      ;
; 5.635 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 4.149      ;
; 5.635 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.153      ;
; 5.635 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.153      ;
; 5.635 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 4.155      ;
; 5.636 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 4.153      ;
; 5.683 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.140      ;
; 5.683 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 4.140      ;
; 5.684 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 4.136      ;
; 5.684 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 4.136      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][72] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][72] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][89] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.847      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.112 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.846      ;
; 6.113 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.846      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 20.684 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.255      ;
; 20.684 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.255      ;
; 20.685 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 4.255      ;
; 20.685 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 4.255      ;
; 20.685 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 4.255      ;
; 20.685 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 4.255      ;
; 20.685 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 4.255      ;
; 20.685 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 4.255      ;
; 20.685 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.082     ; 4.255      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.253      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.252      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.253      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.253      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.252      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.253      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.253      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.252      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.253      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.084     ; 4.252      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.253      ;
; 20.686 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.253      ;
; 20.689 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[24]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 4.262      ;
; 20.689 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.071     ; 4.262      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 4.237      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 4.237      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 4.237      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 4.217      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 4.237      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 4.217      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 4.217      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 4.217      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 4.237      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 4.217      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 4.217      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.066     ; 4.237      ;
; 20.719 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.086     ; 4.217      ;
; 20.722 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.226      ;
; 20.722 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.226      ;
; 20.722 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.226      ;
; 20.722 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.226      ;
; 20.722 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.226      ;
; 20.722 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.226      ;
; 20.722 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.226      ;
; 20.722 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.074     ; 4.226      ;
; 20.727 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 4.225      ;
; 20.727 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 4.225      ;
; 20.727 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 4.225      ;
; 20.727 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 4.225      ;
; 20.727 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 4.225      ;
; 20.727 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 4.225      ;
; 20.727 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 4.225      ;
; 20.727 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.070     ; 4.225      ;
; 20.769 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.170      ;
; 20.769 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.170      ;
; 20.769 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.170      ;
; 20.769 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.170      ;
; 20.769 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.170      ;
; 20.769 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.170      ;
; 20.769 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.083     ; 4.170      ;
; 21.004 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 4.184      ;
; 21.004 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 4.184      ;
; 21.004 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 4.184      ;
; 21.004 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 4.184      ;
; 21.004 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 4.184      ;
; 21.004 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 4.184      ;
; 21.004 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 4.184      ;
; 21.004 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.244      ; 4.184      ;
; 21.133 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.338      ; 4.227      ;
; 21.162 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.329      ; 4.189      ;
; 21.162 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.329      ; 4.189      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.765      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.765      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.765      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.765      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[17]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[17]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.765      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.765      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.765      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.765      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[25]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.075     ; 3.765      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
; 21.182 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.076     ; 3.764      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.375      ; 2.510      ;
; 48.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.395      ; 1.886      ;
; 48.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.395      ; 1.886      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.898      ;
; 97.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.607      ;
; 97.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.607      ;
; 97.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.607      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.553      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.534      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.534      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.534      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.534      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.534      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.534      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.534      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.534      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.534      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.534      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.518      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.518      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.518      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.518      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.518      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.518      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.518      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.518      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.518      ;
; 97.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.518      ;
; 97.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.251      ;
; 97.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.251      ;
; 97.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.251      ;
; 97.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.251      ;
; 97.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.251      ;
; 97.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.251      ;
; 97.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.251      ;
; 97.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.228      ;
; 97.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.228      ;
; 97.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.228      ;
; 97.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.228      ;
; 97.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.228      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.202      ;
; 97.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.057      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.886      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.886      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.883      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.637      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.637      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.637      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.637      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.637      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.637      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.637      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.637      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.637      ;
; 98.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.637      ;
; 98.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.481      ;
; 98.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.481      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.101  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.369      ;
; 1.101  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.369      ;
; 1.204  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.472      ;
; 1.204  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.472      ;
; 1.204  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.472      ;
; 1.204  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.472      ;
; 1.204  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.472      ;
; 1.204  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.472      ;
; 1.204  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.472      ;
; 1.204  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.472      ;
; 1.204  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.472      ;
; 1.204  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.472      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.454  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.725      ;
; 1.454  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.725      ;
; 1.591  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.845      ;
; 1.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.996      ;
; 1.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.033      ;
; 1.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.033      ;
; 1.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.033      ;
; 1.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.033      ;
; 1.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.033      ;
; 1.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.033      ;
; 1.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.033      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.022      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.022      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.022      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.022      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.022      ;
; 1.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.225      ;
; 1.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.225      ;
; 1.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.225      ;
; 1.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.225      ;
; 1.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.225      ;
; 1.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.225      ;
; 1.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.225      ;
; 1.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.225      ;
; 1.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.225      ;
; 1.955  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.225      ;
; 1.975  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.241      ;
; 1.975  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.241      ;
; 1.975  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.241      ;
; 1.975  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.241      ;
; 1.975  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.241      ;
; 1.975  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.241      ;
; 1.975  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.241      ;
; 1.975  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.241      ;
; 1.975  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.241      ;
; 1.975  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.241      ;
; 1.993  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.247      ;
; 2.030  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.295      ;
; 2.030  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.295      ;
; 2.030  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.295      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 2.304  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.572      ;
; 50.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.555      ; 1.725      ;
; 50.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.555      ; 1.725      ;
; 51.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.534      ; 2.263      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.701 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.529      ; 3.425      ;
; 2.701 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.529      ; 3.425      ;
; 2.731 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.505      ; 3.431      ;
; 2.731 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.505      ; 3.431      ;
; 2.731 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.505      ; 3.431      ;
; 2.731 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.505      ; 3.431      ;
; 3.103 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.500      ; 3.798      ;
; 3.103 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.500      ; 3.798      ;
; 3.132 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.500      ; 3.827      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[16]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[19]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[21]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[15]                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.429      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.429      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[21]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[19]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[16]                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.156 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[0]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[0]                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.432      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.432      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[6]                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[6]                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[6]                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.429      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.432      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.432      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[17]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[17]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[18]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[20]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[22]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.432      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.432      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[29]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.432      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.432      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[25]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[28]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.429      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.431      ;
; 3.157 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.430      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 2.740 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 3.523      ;
; 2.740 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 3.523      ;
; 2.770 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.547      ; 3.512      ;
; 2.770 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.547      ; 3.512      ;
; 2.774 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 3.540      ;
; 2.774 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 3.540      ;
; 2.775 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 3.527      ;
; 2.775 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 3.527      ;
; 2.775 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 3.527      ;
; 2.775 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 3.527      ;
; 2.775 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 3.527      ;
; 2.775 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 3.527      ;
; 2.775 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 3.527      ;
; 2.776 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.570      ; 3.541      ;
; 2.776 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.570      ; 3.541      ;
; 2.776 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.570      ; 3.541      ;
; 2.776 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 3.528      ;
; 2.776 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 3.528      ;
; 2.776 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.557      ; 3.528      ;
; 2.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.527      ; 3.541      ;
; 2.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.527      ; 3.541      ;
; 2.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 3.529      ;
; 2.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 3.529      ;
; 2.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 3.529      ;
; 2.819 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 3.529      ;
; 2.826 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[20]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 3.540      ;
; 2.826 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[24]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 3.540      ;
; 2.826 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[23]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 3.540      ;
; 2.826 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[19]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 3.540      ;
; 2.826 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[6]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 3.540      ;
; 2.826 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[7]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 3.540      ;
; 2.826 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[4]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 3.540      ;
; 3.231 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[18]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.526      ;
; 3.231 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[20]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.526      ;
; 3.231 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[19]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.526      ;
; 3.231 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[31]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.526      ;
; 3.231 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[11]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.527      ;
; 3.231 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[10]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.527      ;
; 3.231 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[9]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.526      ;
; 3.231 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[7]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.526      ;
; 3.231 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.525      ;
; 3.231 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.525      ;
; 3.231 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.525      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.526      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[29]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.524      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[5]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[7]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[6]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[14]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[12]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[13]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[15]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[18]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[17]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[16]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[4]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[10]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[11]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[9]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.232 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[8]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.523      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_alu_sub                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.517      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_wr_dst_reg                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.503      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[4]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.503      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[2]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.503      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[1]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.503      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[0]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.503      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_src2_use_imm                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.517      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[3]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.503      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_invert_arith_src_msb                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.517      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br_cmp                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.517      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_retaddr                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.517      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_compare_op[1]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.503      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_shift_rot_right                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.503      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.517      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[12]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.515      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[28]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.515      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[13]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.518      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[14]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.518      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[18]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.518      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[16]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.518      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[15]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.518      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[17]                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.515      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[9]                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.515      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[8]                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.515      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[0]                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.515      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_valid                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.517      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[4]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.516      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[4]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.516      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[0]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.516      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[0]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.516      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[6]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.516      ;
; 3.233 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[6]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.516      ;
; 3.234 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[0]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.525      ;
; 3.234 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[1]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.525      ;
; 3.234 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[27]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.522      ;
; 3.234 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[21]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.522      ;
; 3.234 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[22]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.522      ;
; 3.234 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[5]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.522      ;
; 3.235 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_exception                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.508      ;
; 3.235 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_shift_rot                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.508      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                            ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                           ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                           ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[5]                                                                                                                                                                                                                                                                                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[7]                                                                                                                                                                                                                                                                                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[8]                                                                                                                                                                                                                                                                                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[9]                                                                                                                                                                                                                                                                                               ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                          ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                      ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[19]                                                                                                                                                                                                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[20]                                                                                                                                                                                                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[23]                                                                                                                                                                                                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[24]                                                                                                                                                                                                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[4]                                                                                                                                                                                                                                                                                                ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[6]                                                                                                                                                                                                                                                                                                ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[7]                                                                                                                                                                                                                                                                                                ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                                                                                                                            ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                                                                                                                            ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                        ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                        ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                    ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                    ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                        ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[0]                                                                                                                                                                                                                                                                                               ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[1]                                                                                                                                                                                                                                                                                               ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[2]                                                                                                                                                                                                                                                                                               ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|active_data[4]                                                                                                                                                                                                                                                                                               ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jxuir                                                        ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_udr                                                    ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|sync2_uir                                                    ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|update_jdo_strobe                                            ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                                           ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                                           ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                                           ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[0]                                                       ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[15]                                                      ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[1]                                                       ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[28]                                                      ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[36]                                                      ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[7]                                                                                                                                                                                                                                                                                           ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                                                                                                                                           ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.875  ; 9.875        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.124 ; 10.124       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.169 ; 12.385       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                   ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                                                        ;
; 12.173 ; 12.389       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                                                                        ;
; 12.174 ; 12.390       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                        ;
; 12.174 ; 12.390       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                        ;
; 12.174 ; 12.390       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                          ;
; 12.177 ; 12.393       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                                               ;
; 12.177 ; 12.393       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                                               ;
; 12.177 ; 12.393       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                ;
; 12.177 ; 12.393       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                             ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                            ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                             ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                             ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[10]                                                                                                                                                           ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[5]                                                                                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[9]                                                                                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[0]                                                                                                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[11]                                                                                                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[12]                                                                                                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[13]                                                                                                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[14]                                                                                                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[15]                                                                                                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[1]                                                                                                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[2]                                                                                                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[5]                                                                                                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[6]                                                                                                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[8]                                                                                                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[9]                                                                                                                                                                             ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[0]                                                                                                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[11]                                                                                                                                                                   ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[12]                                                                                                                                                                   ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[13]                                                                                                                                                                   ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[14]                                                                                                                                                                   ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[2]                                                                                                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[5]                                                                                                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[8]                                                                                                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[9]                                                                                                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                                       ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                                   ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                               ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                               ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                         ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[0]                                                                                   ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[12]                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[10]                                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[24]                                                                                                  ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[5]                                                                                                   ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|av_readdata_pre[9]                                                                                                   ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                               ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[10]                                                                                                ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[5]                                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[9]                                                                                                 ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|read_latency_shift_reg[0]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                            ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                    ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ;
; 41.223 ; 41.439       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ;
; 41.264 ; 41.480       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ;
; 41.264 ; 41.480       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ;
; 41.264 ; 41.480       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ;
; 41.264 ; 41.480       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ;
; 41.264 ; 41.480       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ;
; 41.268 ; 41.452       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ;
; 41.268 ; 41.452       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ;
; 41.268 ; 41.452       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ;
; 41.268 ; 41.452       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ;
; 41.268 ; 41.452       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ;
; 41.268 ; 41.452       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ;
; 41.268 ; 41.452       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ;
; 41.268 ; 41.452       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ;
; 41.268 ; 41.452       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ;
; 41.268 ; 41.452       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ;
; 41.268 ; 41.452       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 41.276 ; 41.492       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 41.277 ; 41.493       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 41.293 ; 41.477       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ;
; 41.293 ; 41.477       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ;
; 41.294 ; 41.478       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ;
; 41.294 ; 41.478       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ;
; 41.294 ; 41.478       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ;
; 41.294 ; 41.478       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ;
; 41.294 ; 41.478       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ;
; 41.294 ; 41.478       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ;
; 41.296 ; 41.480       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                    ;
; 41.313 ; 41.497       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 41.313 ; 41.497       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 41.313 ; 41.497       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 41.313 ; 41.497       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 41.313 ; 41.497       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 41.313 ; 41.497       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 41.313 ; 41.497       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 41.313 ; 41.497       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 41.322 ; 41.506       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 41.322 ; 41.506       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 41.322 ; 41.506       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 41.322 ; 41.506       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 41.322 ; 41.506       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 41.322 ; 41.506       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 41.322 ; 41.506       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 41.322 ; 41.506       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 41.323 ; 41.507       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 41.325 ; 41.509       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 41.325 ; 41.509       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 41.325 ; 41.509       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 41.325 ; 41.509       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 41.325 ; 41.509       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 41.325 ; 41.509       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 41.325 ; 41.509       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 41.328 ; 41.544       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ;
; 41.333 ; 41.517       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 41.333 ; 41.517       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 41.333 ; 41.517       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 41.333 ; 41.517       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 41.333 ; 41.517       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 41.333 ; 41.517       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 41.333 ; 41.517       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 41.333 ; 41.517       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 41.340 ; 41.556       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 41.340 ; 41.556       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 41.340 ; 41.556       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
; 41.340 ; 41.556       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ;
; 41.340 ; 41.556       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ;
; 41.340 ; 41.556       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ;
; 41.340 ; 41.556       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ;
; 41.340 ; 41.556       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ;
; 41.351 ; 41.535       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.323 ; 49.539       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ;
; 49.323 ; 49.539       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ;
; 49.326 ; 49.542       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                       ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                       ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                       ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                       ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                       ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                       ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                       ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                       ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                          ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                          ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                          ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                          ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                          ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                             ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                   ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                      ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                               ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                               ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                               ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                               ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                         ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                       ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                      ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                       ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                          ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                             ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ;
; 49.370 ; 49.554       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                              ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                          ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                          ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                       ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                               ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 1.349 ; 1.542 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 0.906 ; 1.154 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.738 ; 3.009 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 8.514 ; 8.751 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.471 ; 4.642 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 2.725 ; 2.932 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 2.696 ; 2.918 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 2.725 ; 2.932 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 2.731 ; 2.940 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 3.388 ; 3.499 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 3.798 ; 3.961 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 3.381 ; 3.589 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 3.782 ; 3.933 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 3.866 ; 4.071 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 4.050 ; 4.272 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 3.950 ; 4.135 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 3.965 ; 4.044 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 3.916 ; 4.111 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 4.049 ; 4.173 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 4.364 ; 4.458 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 4.284 ; 4.340 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 4.037 ; 4.231 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 3.922 ; 4.129 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.471 ; 4.642 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 4.034 ; 4.197 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 4.157 ; 4.309 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 3.908 ; 4.103 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 3.690 ; 3.932 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 3.826 ; 3.980 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 3.809 ; 3.960 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 3.281 ; 3.452 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 3.770 ; 3.789 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 3.079 ; 3.238 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 3.854 ; 3.954 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.140 ; 1.234 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.140 ; 1.234 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.141 ; 1.235 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.142 ; 1.236 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.142 ; 1.236 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.146 ; 1.240 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.146 ; 1.240 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.143 ; 1.237 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.149 ; 1.243 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.151 ; 1.245 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.149 ; 1.243 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.148 ; 1.242 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -0.916 ; -1.110 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -0.485 ; -0.733 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.695  ; 0.394  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.969 ; -2.379 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -2.092 ; -2.296 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -2.119 ; -2.310 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -2.092 ; -2.296 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -2.119 ; -2.310 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -2.125 ; -2.317 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -2.756 ; -2.854 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -3.144 ; -3.297 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -2.747 ; -2.941 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -3.128 ; -3.270 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -3.209 ; -3.402 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -3.385 ; -3.595 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -3.289 ; -3.464 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -3.307 ; -3.377 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -3.261 ; -3.442 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -3.387 ; -3.499 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -3.689 ; -3.773 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -3.616 ; -3.661 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -3.373 ; -3.556 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -3.263 ; -3.458 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -3.710 ; -3.860 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -3.316 ; -3.444 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -3.453 ; -3.580 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -3.253 ; -3.435 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -3.005 ; -3.217 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -3.171 ; -3.315 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -3.154 ; -3.296 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -2.651 ; -2.809 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -3.123 ; -3.132 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -2.459 ; -2.603 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -3.203 ; -3.290 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.616 ; -0.711 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.617 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.617 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.621 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.621 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.618 ; -0.713 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.623 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.623 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.626 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.626 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.624 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 5.757  ; 5.973  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 6.276  ; 6.475  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.648 ; 12.807 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 8.643  ; 7.822  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 4.808  ; 4.607  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 4.880  ; 4.643  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 4.902  ; 4.664  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 4.879  ; 4.655  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 5.653  ; 5.332  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 5.959  ; 5.597  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.983  ; 5.664  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.996  ; 5.620  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 8.121  ; 7.307  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 6.417  ; 6.053  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 6.336  ; 5.955  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 6.628  ; 6.218  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.979  ; 5.676  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 6.737  ; 6.340  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 7.131  ; 6.563  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 7.139  ; 6.595  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 6.345  ; 6.006  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 6.350  ; 5.984  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 8.643  ; 7.822  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 6.175  ; 5.744  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 6.575  ; 6.235  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 6.325  ; 5.975  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 6.815  ; 6.529  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 5.869  ; 5.513  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 5.991  ; 5.627  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 7.568  ; 6.909  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 5.475  ; 5.196  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 7.451  ; 6.780  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 6.083  ; 5.748  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 7.032  ; 6.626  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 8.608  ; 8.493  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 4.646  ; 4.489  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 1.038  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.729  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 3.781  ; 3.507  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 3.781  ; 3.507  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.522  ; 3.336  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 3.777  ; 3.503  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.518  ; 3.332  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.515  ; 3.329  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.516  ; 3.330  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.517  ; 3.331  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.517  ; 3.331  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.555  ; 3.359  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.554  ; 3.358  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.553  ; 3.357  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.552  ; 3.356  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.552  ; 3.356  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.548  ; 3.352  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.548  ; 3.352  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.546  ; 3.350  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.546  ; 3.350  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.543  ; 3.347  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.543  ; 3.347  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.545  ; 3.349  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.551  ; 3.355  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.549  ; 3.353  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.558  ; 3.362  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.555  ; 3.359  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 5.534  ; 5.745  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 6.034  ; 6.232  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.318 ; 10.490 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.368  ; 4.170  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 4.368  ; 4.170  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 4.440  ; 4.207  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 4.461  ; 4.227  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 4.440  ; 4.219  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 5.182  ; 4.868  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 5.476  ; 5.124  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 5.498  ; 5.188  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 5.512  ; 5.146  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 7.628  ; 6.826  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 5.915  ; 5.561  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 5.837  ; 5.468  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 6.118  ; 5.719  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 5.495  ; 5.199  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 6.219  ; 5.834  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 6.597  ; 6.048  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 6.605  ; 6.079  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 5.846  ; 5.516  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 5.851  ; 5.495  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 8.129  ; 7.321  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 5.683  ; 5.265  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 6.067  ; 5.736  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 5.826  ; 5.486  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 6.297  ; 6.019  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 5.388  ; 5.042  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 5.506  ; 5.152  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 7.097  ; 6.444  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 5.007  ; 4.736  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 6.980  ; 6.318  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 5.595  ; 5.268  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 6.520  ; 6.127  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 6.376  ; 6.013  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 4.216  ; 4.060  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 0.578  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.273  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 3.144  ; 2.957  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 3.409  ; 3.134  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.150  ; 2.963  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 3.405  ; 3.130  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.147  ; 2.960  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.144  ; 2.957  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.145  ; 2.958  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.146  ; 2.959  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.146  ; 2.959  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.184  ; 2.988  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.172  ; 2.976  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.183  ; 2.987  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.183  ; 2.987  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.182  ; 2.986  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.181  ; 2.985  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.181  ; 2.985  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.177  ; 2.981  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.177  ; 2.981  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.180  ; 2.984  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.174  ; 2.978  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.172  ; 2.976  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.172  ; 2.976  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.174  ; 2.978  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.175  ; 2.979  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.180  ; 2.984  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.178  ; 2.982  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.187  ; 2.991  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.184  ; 2.988  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.675 ; 4.490 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 5.945 ; 5.795 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 4.942 ; 4.757 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 4.675 ; 4.490 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 5.289 ; 5.104 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 5.639 ; 5.454 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.933 ; 5.767 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 6.030 ; 5.864 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.996 ; 5.830 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 8.594 ; 8.041 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 6.767 ; 6.601 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 6.420 ; 6.254 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 7.185 ; 7.019 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 6.708 ; 6.542 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 6.656 ; 6.506 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 6.773 ; 6.623 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 6.562 ; 6.412 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.751 ; 6.585 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 6.231 ; 6.065 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 8.056 ; 7.503 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 6.256 ; 6.090 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.981 ; 5.815 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 6.111 ; 5.945 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.491 ; 6.325 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.592 ; 5.426 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.588 ; 5.422 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.599 ; 7.046 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.473 ; 5.323 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 7.060 ; 6.536 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.336 ; 3.060 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.336 ; 3.060 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.335 ; 3.059 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.334 ; 3.058 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.334 ; 3.058 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.330 ; 3.054 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.330 ; 3.054 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.333 ; 3.057 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.328 ; 3.052 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.328 ; 3.052 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.325 ; 3.049 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.327 ; 3.051 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.273 ; 4.088 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 5.489 ; 5.339 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 4.529 ; 4.344 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 4.273 ; 4.088 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 4.862 ; 4.677 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 5.198 ; 5.013 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.434 ; 5.268 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.528 ; 5.362 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.495 ; 5.329 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 8.065 ; 7.512 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 6.236 ; 6.070 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.902 ; 5.736 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 6.636 ; 6.470 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 6.178 ; 6.012 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 6.171 ; 6.021 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 6.283 ; 6.133 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 6.081 ; 5.931 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.220 ; 6.054 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.721 ; 5.555 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 7.549 ; 6.996 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 5.745 ; 5.579 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.480 ; 5.314 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.605 ; 5.439 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 5.970 ; 5.804 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.107 ; 4.941 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.103 ; 4.937 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 7.110 ; 6.557 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.035 ; 4.885 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 6.635 ; 6.111 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.967 ; 2.691 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.967 ; 2.691 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.966 ; 2.690 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.965 ; 2.689 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.965 ; 2.689 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.961 ; 2.685 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.961 ; 2.685 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.964 ; 2.688 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.958 ; 2.682 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.956 ; 2.680 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.958 ; 2.682 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.959 ; 2.683 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.465     ; 4.650     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 5.556     ; 5.706     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 4.656     ; 4.841     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 4.465     ; 4.650     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 4.955     ; 5.140     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 5.254     ; 5.439     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.527     ; 5.693     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.638     ; 5.804     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.595     ; 5.761     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 7.728     ; 8.281     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 6.273     ; 6.439     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 6.030     ; 6.196     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 6.575     ; 6.741     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 6.257     ; 6.423     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 6.219     ; 6.369     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 6.231     ; 6.381     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 6.096     ; 6.246     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 6.278     ; 6.444     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.778     ; 5.944     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 7.330     ; 7.883     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 5.824     ; 5.990     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.587     ; 5.753     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.767     ; 5.933     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 6.078     ; 6.244     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 5.229     ; 5.395     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 5.244     ; 5.410     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 6.883     ; 7.436     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 5.146     ; 5.296     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 6.407     ; 6.931     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 3.100     ; 3.376     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 3.100     ; 3.376     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 3.099     ; 3.375     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 3.098     ; 3.374     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 3.098     ; 3.374     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 3.094     ; 3.370     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 3.094     ; 3.370     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 3.097     ; 3.373     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 3.092     ; 3.368     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 3.092     ; 3.368     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 3.089     ; 3.365     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 3.091     ; 3.367     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 4.064     ; 4.249     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 5.109     ; 5.259     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 4.247     ; 4.432     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 4.064     ; 4.249     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 4.535     ; 4.720     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 4.822     ; 5.007     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 5.038     ; 5.204     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 5.145     ; 5.311     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 5.104     ; 5.270     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 7.212     ; 7.765     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 5.754     ; 5.920     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 5.521     ; 5.687     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 6.044     ; 6.210     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 5.739     ; 5.905     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 5.746     ; 5.896     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 5.758     ; 5.908     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 5.628     ; 5.778     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 5.759     ; 5.925     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 5.279     ; 5.445     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 6.830     ; 7.383     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 5.324     ; 5.490     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 5.095     ; 5.261     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 5.268     ; 5.434     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 5.567     ; 5.733     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 4.752     ; 4.918     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 4.766     ; 4.932     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 6.401     ; 6.954     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 4.715     ; 4.865     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 5.987     ; 6.511     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 2.730     ; 3.006     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 2.730     ; 3.006     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 2.729     ; 3.005     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 2.728     ; 3.004     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 2.728     ; 3.004     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 2.724     ; 3.000     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 2.724     ; 3.000     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 2.727     ; 3.003     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 2.721     ; 2.997     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 2.719     ; 2.995     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 2.721     ; 2.997     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 2.722     ; 2.998     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.165 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                          ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                  ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                                                                              ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 13.165                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.688        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.477        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 13.446                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.946        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 4.500        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 13.544                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 8.688        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.856        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 14.013                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 8.480        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 5.533        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 14.108                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 8.946        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.162        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 14.151                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 8.685        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 5.466        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 14.408                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 8.480        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 5.928        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.256                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.135        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.121        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 18.256                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.135        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.121        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 18.278                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.154        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.124        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                     ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 25.118                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.138        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.136        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 6.844        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 25.414                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                              ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.135        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.131        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 7.148        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 25.537                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 8.734        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.154        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 7.649        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 44.771                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.396       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 21.375       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 44.884                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.481       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 21.403       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 45.064                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 23.946       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 21.118       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 45.354                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 23.947       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 21.407       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 163.281                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.509       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 80.772       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 163.598                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.508       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 81.090       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 163.855                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.511       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 81.344       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.457                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.960       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.497       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 196.600                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.925       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.675       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 5.826  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 19.307 ; 0.000         ;
; SCI_SCLK                                                 ; 40.850 ; 0.000         ;
; altera_reserved_tck                                      ; 48.830 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.148 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.178 ; 0.000         ;
; altera_reserved_tck                                      ; 0.183 ; 0.000         ;
; SCI_SCLK                                                 ; 0.199 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 7.758  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 22.817 ; 0.000         ;
; altera_reserved_tck                                      ; 49.229 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.507 ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 1.367 ; 0.000         ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1.384 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 4.733  ; 0.000         ;
; CLOCK_50                                                 ; 9.423  ; 0.000         ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 12.235 ; 0.000         ;
; SCI_SCLK                                                 ; 40.828 ; 0.000         ;
; altera_reserved_tck                                      ; 49.296 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 5.826 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 4.093      ;
; 5.828 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 4.091      ;
; 5.846 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.071      ;
; 5.865 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.052      ;
; 5.865 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 4.039      ;
; 5.867 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 4.037      ;
; 5.885 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 4.017      ;
; 5.893 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 4.030      ;
; 5.896 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 4.022      ;
; 5.898 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 4.020      ;
; 5.904 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.998      ;
; 5.916 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 4.000      ;
; 5.921 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.996      ;
; 5.932 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.976      ;
; 5.934 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.988      ;
; 5.935 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.981      ;
; 5.944 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.969      ;
; 5.960 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.942      ;
; 5.963 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.959      ;
; 5.967 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.951      ;
; 5.973 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.934      ;
; 5.983 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.915      ;
; 5.986 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 3.941      ;
; 5.988 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 3.939      ;
; 5.991 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.925      ;
; 6.004 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.917      ;
; 6.006 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.919      ;
; 6.006 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.897      ;
; 6.014 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.898      ;
; 6.025 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.900      ;
; 6.037 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.880      ;
; 6.053 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27] ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.028     ; 3.878      ;
; 6.057 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.863      ;
; 6.068 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.850      ;
; 6.070 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.848      ;
; 6.079 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.840      ;
; 6.081 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.844      ;
; 6.084 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.834      ;
; 6.086 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.832      ;
; 6.088 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.828      ;
; 6.091 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.822      ;
; 6.092 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.815      ;
; 6.094 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27] ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 3.836      ;
; 6.096 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.809      ;
; 6.099 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.824      ;
; 6.104 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.812      ;
; 6.104 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.817      ;
; 6.107 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.809      ;
; 6.118 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.800      ;
; 6.118 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.786      ;
; 6.123 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.793      ;
; 6.127 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[27] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.799      ;
; 6.127 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.792      ;
; 6.128 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.784      ;
; 6.130 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.768      ;
; 6.131 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.761      ;
; 6.135 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29] ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.787      ;
; 6.138 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.770      ;
; 6.146 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.773      ;
; 6.146 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.760      ;
; 6.149 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.769      ;
; 6.151 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.771      ;
; 6.153 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.767      ;
; 6.157 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.746      ;
; 6.161 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.751      ;
; 6.163 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.753      ;
; 6.165 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.741      ;
; 6.166 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.752      ;
; 6.167 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.730      ;
; 6.168 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.750      ;
; 6.169 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.753      ;
; 6.170 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.746      ;
; 6.175 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.737      ;
; 6.176 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.733      ;
; 6.176 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29] ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.745      ;
; 6.178 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.741      ;
; 6.179 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.737      ;
; 6.185 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.719      ;
; 6.185 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 3.706      ;
; 6.186 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.730      ;
; 6.186 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.726      ;
; 6.188 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.724      ;
; 6.188 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.729      ;
; 6.189 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.720      ;
; 6.191 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.721      ;
; 6.192 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.729      ;
; 6.192 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.713      ;
; 6.194 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[26] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 3.733      ;
; 6.196 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[26] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 3.731      ;
; 6.198 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.713      ;
; 6.202 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.705      ;
; 6.202 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.705      ;
; 6.202 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[39] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.710      ;
; 6.203 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address  ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.716      ;
; 6.205 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[30] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.711      ;
; 6.209 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.692      ;
; 6.209 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[29] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.708      ;
; 6.214 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[26] ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.711      ;
; 6.214 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 3.683      ;
; 6.215 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40] ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 3.679      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 19.307 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.662      ;
; 19.307 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.662      ;
; 19.307 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.662      ;
; 19.307 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.662      ;
; 19.307 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.662      ;
; 19.307 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.662      ;
; 19.307 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.662      ;
; 19.307 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.662      ;
; 19.311 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.658      ;
; 19.311 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.658      ;
; 19.311 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.658      ;
; 19.311 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.658      ;
; 19.311 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.658      ;
; 19.311 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.658      ;
; 19.311 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.658      ;
; 19.311 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.658      ;
; 19.320 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.651      ;
; 19.320 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.651      ;
; 19.320 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.651      ;
; 19.324 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.647      ;
; 19.324 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.647      ;
; 19.324 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.647      ;
; 19.411 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.558      ;
; 19.411 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.558      ;
; 19.411 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.558      ;
; 19.411 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.558      ;
; 19.411 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.558      ;
; 19.411 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.558      ;
; 19.411 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.558      ;
; 19.411 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.558      ;
; 19.413 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.558      ;
; 19.413 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.558      ;
; 19.413 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.558      ;
; 19.413 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.558      ;
; 19.413 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.558      ;
; 19.413 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.558      ;
; 19.413 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.558      ;
; 19.413 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.558      ;
; 19.415 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.554      ;
; 19.415 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.554      ;
; 19.415 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.554      ;
; 19.415 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.554      ;
; 19.415 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.554      ;
; 19.415 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.554      ;
; 19.415 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.554      ;
; 19.415 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.554      ;
; 19.417 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.554      ;
; 19.417 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.554      ;
; 19.417 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.554      ;
; 19.417 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.554      ;
; 19.417 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.554      ;
; 19.417 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.554      ;
; 19.417 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.554      ;
; 19.417 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.554      ;
; 19.427 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.544      ;
; 19.427 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.544      ;
; 19.427 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.544      ;
; 19.427 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.544      ;
; 19.427 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.544      ;
; 19.427 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.544      ;
; 19.427 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.544      ;
; 19.427 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.544      ;
; 19.432 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 5.533      ;
; 19.432 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 5.533      ;
; 19.432 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 5.533      ;
; 19.440 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.529      ;
; 19.440 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.529      ;
; 19.440 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.529      ;
; 19.440 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.529      ;
; 19.440 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.529      ;
; 19.440 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.529      ;
; 19.440 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.529      ;
; 19.440 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.529      ;
; 19.453 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.518      ;
; 19.453 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.518      ;
; 19.453 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10] ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.518      ;
; 19.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.470      ;
; 19.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[15] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.470      ;
; 19.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.470      ;
; 19.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.470      ;
; 19.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.470      ;
; 19.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[8]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.470      ;
; 19.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.470      ;
; 19.499 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.038     ; 5.470      ;
; 19.512 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_write         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.459      ;
; 19.512 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_read          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.459      ;
; 19.512 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.459      ;
; 19.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 5.440      ;
; 19.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 5.440      ;
; 19.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 5.440      ;
; 19.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 5.440      ;
; 19.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 5.440      ;
; 19.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 5.440      ;
; 19.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 5.440      ;
; 19.525 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.042     ; 5.440      ;
; 19.531 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.440      ;
; 19.531 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.440      ;
; 19.531 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.440      ;
; 19.531 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.440      ;
; 19.531 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]  ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 5.440      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 40.850 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.562      ; 1.385      ;
; 40.850 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.562      ; 1.385      ;
; 40.850 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.562      ; 1.385      ;
; 40.850 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.562      ; 1.385      ;
; 40.850 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.562      ; 1.385      ;
; 40.850 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.562      ; 1.385      ;
; 40.850 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.562      ; 1.385      ;
; 40.889 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.548      ; 1.332      ;
; 40.889 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.548      ; 1.332      ;
; 40.889 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.548      ; 1.332      ;
; 40.889 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.548      ; 1.332      ;
; 40.889 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.548      ; 1.332      ;
; 40.889 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.548      ; 1.332      ;
; 40.889 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.548      ; 1.332      ;
; 40.889 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.548      ; 1.332      ;
; 40.895 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.541      ; 1.319      ;
; 40.926 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.273      ;
; 40.926 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.273      ;
; 40.926 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.273      ;
; 40.926 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.273      ;
; 40.926 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.273      ;
; 40.926 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.273      ;
; 40.926 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.273      ;
; 40.926 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.526      ; 1.273      ;
; 40.949 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.582      ; 1.306      ;
; 40.949 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.582      ; 1.306      ;
; 40.949 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.582      ; 1.306      ;
; 40.949 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.582      ; 1.306      ;
; 40.949 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.582      ; 1.306      ;
; 40.949 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.582      ; 1.306      ;
; 40.949 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.582      ; 1.306      ;
; 40.949 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.582      ; 1.306      ;
; 41.105 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.264      ;
; 41.105 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.264      ;
; 41.105 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.264      ;
; 41.105 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.264      ;
; 41.105 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.264      ;
; 41.105 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.264      ;
; 41.105 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.264      ;
; 41.115 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.240      ;
; 41.115 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.240      ;
; 41.115 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.240      ;
; 41.115 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.240      ;
; 41.115 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.240      ;
; 41.115 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.240      ;
; 41.115 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.240      ;
; 41.115 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.240      ;
; 41.142 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.672      ; 1.203      ;
; 41.175 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.173      ;
; 41.175 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.173      ;
; 41.175 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.173      ;
; 41.175 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.173      ;
; 41.175 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.173      ;
; 41.175 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.173      ;
; 41.175 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.173      ;
; 41.175 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.173      ;
; 41.178 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.211      ;
; 41.178 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.211      ;
; 41.178 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.211      ;
; 41.178 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.211      ;
; 41.178 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.211      ;
; 41.178 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.211      ;
; 41.178 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.211      ;
; 41.178 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.211      ;
; 41.204 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.151      ;
; 41.204 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.151      ;
; 41.204 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.151      ;
; 41.204 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.151      ;
; 41.204 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.151      ;
; 41.204 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.151      ;
; 41.204 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.151      ;
; 41.204 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.682      ; 1.151      ;
; 41.221 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.148      ;
; 41.221 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.148      ;
; 41.221 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.148      ;
; 41.221 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.148      ;
; 41.221 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.148      ;
; 41.221 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.148      ;
; 41.221 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.696      ; 1.148      ;
; 41.238 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.110      ;
; 41.238 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.110      ;
; 41.238 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.110      ;
; 41.238 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.110      ;
; 41.238 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.110      ;
; 41.238 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.110      ;
; 41.238 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.110      ;
; 41.238 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.675      ; 1.110      ;
; 41.263 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.672      ; 1.082      ;
; 41.320 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.069      ;
; 41.320 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.069      ;
; 41.320 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.069      ;
; 41.320 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.069      ;
; 41.320 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.069      ;
; 41.320 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.069      ;
; 41.320 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.069      ;
; 41.320 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.716      ; 1.069      ;
; 41.541 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.585      ; 0.717      ;
; 41.544 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.585      ; 0.714      ;
; 41.553 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]  ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.620      ; 0.740      ;
; 41.563 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26] ; SCI_SCLK     ; SCI_SCLK    ; 41.666       ; 0.606      ; 0.716      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.614      ;
; 48.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.614      ;
; 48.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.520      ;
; 48.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.516      ;
; 48.937 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.497      ;
; 48.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.499      ;
; 49.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.449      ;
; 49.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.404      ;
; 49.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.373      ;
; 49.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.344      ;
; 49.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.253      ;
; 49.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.162      ;
; 49.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.152      ;
; 49.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 1.099      ;
; 49.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 0.937      ;
; 49.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 0.871      ;
; 49.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 0.717      ;
; 49.994 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 0.468      ;
; 97.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.638      ;
; 97.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.638      ;
; 97.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.638      ;
; 97.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.638      ;
; 97.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.638      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.558      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.558      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.558      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.558      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.558      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.558      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.558      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.558      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.558      ;
; 97.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.498      ;
; 97.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.498      ;
; 97.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.498      ;
; 97.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.498      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.484      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.484      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.484      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.484      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.484      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.484      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.484      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.484      ;
; 97.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.484      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.432      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.432      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.432      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.432      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.432      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.434      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.434      ;
; 97.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.410      ;
; 97.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.410      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.374      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.374      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.374      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.374      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.374      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.374      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.374      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.374      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.374      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.374      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.374      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.374      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.374      ;
; 97.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.374      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.366      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.366      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.366      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.366      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.366      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.366      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.366      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.366      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.366      ;
; 97.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.345      ;
; 97.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.328      ;
; 97.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.307      ;
; 97.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.306      ;
; 97.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.292      ;
; 97.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.292      ;
; 97.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.292      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.296      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.292      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.292      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.292      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.292      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.292      ;
; 97.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.292      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.257      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.257      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.257      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.257      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.257      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.257      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.257      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.257      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.257      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.148 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.474      ;
; 0.155 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.483      ;
; 0.161 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.488      ;
; 0.163 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.490      ;
; 0.165 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.492      ;
; 0.171 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.498      ;
; 0.172 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.499      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                   ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                        ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                             ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                           ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                      ; cq_viola:inst|cq_viola_led:led|data_out                                                                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                                 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                            ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                  ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                          ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                        ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                              ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                         ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                     ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.473      ;
; 0.193 ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                           ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rd_strobe                                                                                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                       ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                             ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                     ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.184 ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                      ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                           ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                                                                                                                                                           ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                                                                                              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_e_data_master_translator|end_begintransfer                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                                                                                                                                                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[0]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                                                                                                                                                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[2]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                                                                                                                 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                   ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                                                                                                                                                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                                                                                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_esc                                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                                                                                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                                                                                                                                 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                                                                                                                                     ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_eop                                                                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                                                                                                                                    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                                                                                                                                          ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|first_trans                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                                                                                            ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                                                                                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                        ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|jtag_break                                                                                                                                                              ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|jtag_break                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|break_on_reset                                                                                                                                                          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|break_on_reset                                                                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_rd                                                                                                                                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_rd                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_rd                                                                                                                                                                   ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_rd                                                                                                                                                                    ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[8]                                                                                                                                                                    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[8]                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|resetlatch                                                                                                                                                              ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|resetlatch                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                                                                      ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.183 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[13]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.328      ;
; 0.211 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.332      ;
; 0.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.336      ;
; 0.246 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.376      ;
; 0.253 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.376      ;
; 0.258 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.381      ;
; 0.259 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.389      ;
; 0.260 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.390      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[9]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.391      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.396      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.396      ;
; 0.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.396      ;
; 0.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                                                       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.407      ;
; 0.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.410      ;
; 0.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCI_SCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.315      ;
; 0.206 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.318      ;
; 0.211 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.319      ;
; 0.212 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.320      ;
; 0.212 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.320      ;
; 0.213 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.321      ;
; 0.214 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.322      ;
; 0.214 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.322      ;
; 0.214 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.324      ;
; 0.215 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.323      ;
; 0.217 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.325      ;
; 0.221 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.012      ; 0.317      ;
; 0.222 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.012      ; 0.318      ;
; 0.222 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.329      ;
; 0.223 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.330      ;
; 0.227 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.337      ;
; 0.228 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.338      ;
; 0.238 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.012      ; 0.334      ;
; 0.260 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.373      ;
; 0.262 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.375      ;
; 0.265 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.372      ;
; 0.266 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.374      ;
; 0.269 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.377      ;
; 0.269 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.377      ;
; 0.272 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.380      ;
; 0.273 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.381      ;
; 0.274 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.382      ;
; 0.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.043     ; 0.319      ;
; 0.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.043     ; 0.319      ;
; 0.278 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.388      ;
; 0.280 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.043     ; 0.321      ;
; 0.282 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.012      ; 0.378      ;
; 0.283 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.391      ;
; 0.285 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.393      ;
; 0.292 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.402      ;
; 0.297 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.012      ; 0.393      ;
; 0.300 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.428      ;
; 0.306 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.433      ;
; 0.308 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.415      ;
; 0.308 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.421      ;
; 0.309 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.422      ;
; 0.309 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.422      ;
; 0.309 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.029      ; 0.422      ;
; 0.315 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.423      ;
; 0.315 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.425      ;
; 0.320 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.428      ;
; 0.321 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.448      ;
; 0.321 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.428      ;
; 0.322 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.429      ;
; 0.323 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.430      ;
; 0.324 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.431      ;
; 0.325 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.435      ;
; 0.325 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.435      ;
; 0.326 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.434      ;
; 0.326 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.433      ;
; 0.327 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.437      ;
; 0.328 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.438      ;
; 0.331 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.439      ;
; 0.333 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.043      ; 0.460      ;
; 0.337 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.012      ; 0.433      ;
; 0.343 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.453      ;
; 0.344 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.041     ; 0.387      ;
; 0.359 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.469      ;
; 0.362 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.024      ; 0.470      ;
; 0.364 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.056      ; 0.504      ;
; 0.369 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.476      ;
; 0.375 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.023      ; 0.482      ;
; 0.384 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.494      ;
; 0.388 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.498      ;
; 0.388 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.043     ; 0.429      ;
; 0.394 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.077     ; 0.401      ;
; 0.394 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.504      ;
; 0.395 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.505      ;
; 0.396 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.077     ; 0.403      ;
; 0.396 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; 0.026      ; 0.506      ;
; 0.396 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.043     ; 0.437      ;
; 0.400 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                 ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.092     ; 0.392      ;
; 0.405 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.077     ; 0.412      ;
; 0.405 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.077     ; 0.412      ;
; 0.406 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.077     ; 0.413      ;
; 0.416 ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; SCI_SCLK     ; SCI_SCLK    ; 0.000        ; -0.094     ; 0.406      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 7.758 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.108      ;
; 7.758 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 2.108      ;
; 7.759 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.109      ;
; 7.759 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 2.110      ;
; 7.759 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 2.110      ;
; 7.760 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.108      ;
; 7.760 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 2.109      ;
; 7.760 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 2.109      ;
; 7.764 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 2.111      ;
; 7.764 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 2.111      ;
; 7.765 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 2.106      ;
; 7.765 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.111      ;
; 7.765 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 2.106      ;
; 7.765 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 2.110      ;
; 7.765 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.112      ;
; 7.765 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.112      ;
; 7.794 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.116      ;
; 7.794 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.116      ;
; 7.795 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.115      ;
; 7.796 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.113      ;
; 7.797 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.123      ;
; 7.797 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.123      ;
; 7.797 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.123      ;
; 7.798 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.116      ;
; 7.798 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.116      ;
; 7.799 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.118      ;
; 7.799 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.118      ;
; 7.799 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.117      ;
; 7.799 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.121      ;
; 7.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.116      ;
; 7.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.117      ;
; 7.800 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.117      ;
; 7.804 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.119      ;
; 7.804 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.119      ;
; 7.804 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.125      ;
; 7.804 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.125      ;
; 7.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.118      ;
; 7.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.114      ;
; 7.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.114      ;
; 7.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.119      ;
; 7.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.120      ;
; 7.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.120      ;
; 7.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.124      ;
; 7.805 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.118      ;
; 7.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.104      ;
; 7.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.107      ;
; 7.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.107      ;
; 7.808 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.110      ;
; 7.873 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.031      ;
; 7.873 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.031      ;
; 7.874 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 2.033      ;
; 7.874 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 2.033      ;
; 7.874 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.032      ;
; 7.875 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.031      ;
; 7.875 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 2.032      ;
; 7.875 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 2.032      ;
; 7.879 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.034      ;
; 7.879 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.034      ;
; 7.880 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.035      ;
; 7.880 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.033      ;
; 7.880 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.029      ;
; 7.880 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.029      ;
; 7.880 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 2.034      ;
; 7.880 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.035      ;
; 7.901 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.028      ;
; 7.901 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.025      ;
; 7.901 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.028      ;
; 7.901 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.025      ;
; 8.040 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.028     ; 1.939      ;
; 8.040 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[7]                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.028     ; 1.939      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 1.939      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][88] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 1.939      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 1.939      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 1.939      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 1.939      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 1.939      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 1.939      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 1.939      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 1.939      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
; 8.041 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][72] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 1.940      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.147      ;
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.044     ; 2.146      ;
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.147      ;
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.147      ;
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.044     ; 2.146      ;
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.147      ;
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.147      ;
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.044     ; 2.146      ;
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.147      ;
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.044     ; 2.146      ;
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.147      ;
; 22.817 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.147      ;
; 22.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 2.147      ;
; 22.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 2.147      ;
; 22.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 2.147      ;
; 22.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 2.147      ;
; 22.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 2.147      ;
; 22.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 2.147      ;
; 22.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 2.147      ;
; 22.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 2.147      ;
; 22.819 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.041     ; 2.147      ;
; 22.821 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[24]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 2.150      ;
; 22.821 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 2.150      ;
; 22.829 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 2.133      ;
; 22.829 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 2.133      ;
; 22.829 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 2.133      ;
; 22.829 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 2.133      ;
; 22.829 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 2.133      ;
; 22.829 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 2.133      ;
; 22.829 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.045     ; 2.133      ;
; 22.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 2.139      ;
; 22.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 2.139      ;
; 22.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 2.139      ;
; 22.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 2.139      ;
; 22.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 2.139      ;
; 22.833 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 2.139      ;
; 22.836 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 2.135      ;
; 22.836 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 2.135      ;
; 22.836 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 2.135      ;
; 22.836 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 2.135      ;
; 22.836 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 2.135      ;
; 22.836 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 2.135      ;
; 22.836 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 2.135      ;
; 22.836 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 2.135      ;
; 22.837 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 2.130      ;
; 22.837 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 2.130      ;
; 22.837 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 2.130      ;
; 22.837 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 2.130      ;
; 22.837 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 2.130      ;
; 22.837 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 2.130      ;
; 22.837 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 2.130      ;
; 22.837 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.040     ; 2.130      ;
; 22.859 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.105      ;
; 22.859 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.105      ;
; 22.859 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.105      ;
; 22.859 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.105      ;
; 22.859 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.105      ;
; 22.859 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.105      ;
; 22.859 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.043     ; 2.105      ;
; 23.003 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.126      ; 2.098      ;
; 23.003 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.126      ; 2.098      ;
; 23.003 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.126      ; 2.098      ;
; 23.003 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.126      ; 2.098      ;
; 23.003 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.126      ; 2.098      ;
; 23.003 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.126      ; 2.098      ;
; 23.003 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.126      ; 2.098      ;
; 23.003 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.126      ; 2.098      ;
; 23.020 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.144      ; 2.131      ;
; 23.029 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.142      ; 2.120      ;
; 23.029 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; 0.142      ; 2.120      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 1.918      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 1.918      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 1.918      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 1.918      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[16]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[17]                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[17]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[19]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[21]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 1.918      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 1.918      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[15]                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 1.918      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.035     ; 1.918      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[25]                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
; 23.054 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 25.000       ; -0.036     ; 1.917      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.223      ;
; 49.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 0.907      ;
; 49.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 0.907      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.408      ;
; 98.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.244      ;
; 98.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.244      ;
; 98.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.244      ;
; 98.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.218      ;
; 98.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.210      ;
; 98.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.210      ;
; 98.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.210      ;
; 98.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.210      ;
; 98.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.210      ;
; 98.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.210      ;
; 98.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.210      ;
; 98.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.210      ;
; 98.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.210      ;
; 98.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.210      ;
; 98.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.200      ;
; 98.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.200      ;
; 98.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.200      ;
; 98.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.200      ;
; 98.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.200      ;
; 98.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.200      ;
; 98.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.200      ;
; 98.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.200      ;
; 98.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.200      ;
; 98.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.200      ;
; 98.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.089      ;
; 98.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.089      ;
; 98.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.089      ;
; 98.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.089      ;
; 98.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.089      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.084      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.084      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.084      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.084      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.084      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.084      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.084      ;
; 98.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.068      ;
; 98.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.009      ;
; 99.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.907      ;
; 99.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.907      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.905      ;
; 99.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.783      ;
; 99.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.783      ;
; 99.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.783      ;
; 99.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.783      ;
; 99.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.783      ;
; 99.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.783      ;
; 99.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.783      ;
; 99.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.783      ;
; 99.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.783      ;
; 99.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.783      ;
; 99.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.735      ;
; 99.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.735      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.507  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.627      ;
; 0.507  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.627      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.680      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.680      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.680      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.680      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.680      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.680      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.680      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.680      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.680      ;
; 0.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.680      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.855      ;
; 0.809  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.934      ;
; 0.824  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.946      ;
; 0.824  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.946      ;
; 0.824  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.946      ;
; 0.824  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.946      ;
; 0.824  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.946      ;
; 0.824  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.946      ;
; 0.824  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.946      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.953      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.045      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.045      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.045      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.045      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.045      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.045      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.045      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.045      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.045      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.045      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.055      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.055      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.055      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.055      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.055      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.055      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.055      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.055      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.055      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.055      ;
; 0.954  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.066      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.075      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.075      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.075      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 1.103  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.224      ;
; 50.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.537      ; 0.800      ;
; 50.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.537      ; 0.800      ;
; 50.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.522      ; 1.065      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.367 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.686      ;
; 1.367 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.235      ; 1.686      ;
; 1.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 1.692      ;
; 1.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 1.692      ;
; 1.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 1.692      ;
; 1.377 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                        ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 1.692      ;
; 1.558 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 1.871      ;
; 1.558 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 1.871      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.691      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[16]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[16]                                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.688      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[18]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[19]                                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.688      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[19]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[20]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[21]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[22]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|av_readdata_pre[15]                                                          ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[29]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.691      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[3]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]                                                                                                                                 ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[9]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[7]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[0]                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[6]                                                                                                                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]                                                                                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10]                                                                                                                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]                                                                                                                                     ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[0]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[6]                                                                                                                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[3]                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[3]                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.688      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[2]                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[1]                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[1]                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[24]                                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.688      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[22]                                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[24]                                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[22]                                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_out[0]                                                                                                                                                            ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[21]                                                                                                                                                           ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 1.688      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.692      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003|packet_in_progress                                                                  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.686      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003|saved_grant[1]                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                    ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003|saved_grant[0]                                                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
; 1.563 ; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                   ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.687      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.384 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.731      ;
; 1.384 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.731      ;
; 1.393 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 1.723      ;
; 1.393 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 1.723      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.728      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.728      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                             ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.728      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 1.739      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 1.739      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 1.739      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.728      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.728      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.728      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.728      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.728      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.728      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[6]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.741      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[5]                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 1.741      ;
; 1.394 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 1.728      ;
; 1.409 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                            ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 1.739      ;
; 1.409 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 1.739      ;
; 1.410 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 1.730      ;
; 1.410 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 1.730      ;
; 1.410 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 1.730      ;
; 1.410 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                           ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 1.730      ;
; 1.415 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[20]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 1.739      ;
; 1.415 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[24]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 1.739      ;
; 1.415 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[23]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 1.739      ;
; 1.415 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[19]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 1.739      ;
; 1.415 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[6]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 1.739      ;
; 1.415 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[7]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 1.739      ;
; 1.415 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[4]                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 1.739      ;
; 1.591 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.731      ;
; 1.591 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.731      ;
; 1.591 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.731      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[18]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[20]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[19]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[0]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.731      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[1]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.731      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[31]                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[11]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[10]                                                                                                                                                                                       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[9]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[7]                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_alu_sub                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.723      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_src2_use_imm                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.723      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_invert_arith_src_msb                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.723      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br_cmp                                                                                                                                                                                  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.723      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_retaddr                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.723      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br                                                                                                                                                                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.723      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.732      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[29]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.730      ;
; 1.592 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_valid                                                                                                                                                                                        ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.723      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_wr_dst_reg                                                                                                                                                                                   ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[4]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[2]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[1]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[0]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_dst_regnum[3]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_exception                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.718      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_compare_op[1]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_shift_rot                                                                                                                                                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.718      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_shift_rot_right                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[12]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.722      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[28]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.722      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[27]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.729      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[13]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.725      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[14]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.725      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[18]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.725      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[16]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.725      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[15]                                                                                                                                                                                     ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.725      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[5]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[7]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[6]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[14]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[12]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[13]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[17]                                              ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.722      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[9]                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.722      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[8]                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.722      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[0]                                               ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.722      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[15]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[18]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[17]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[16]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[4]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[10]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[11]                                                                                                                                                                         ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[9]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_shift_rot_result[8]                                                                                                                                                                          ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[4]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.723      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[4]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.723      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[21]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.729      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[22]                                                                                                                                                                                ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.729      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[0]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.723      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[0]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.723      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[5]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.729      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[6]                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.723      ;
; 1.593 ; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst ; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[6]                                                                                                                                                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.723      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst_syspll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                           ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                          ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                          ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                          ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                          ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                          ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                           ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                           ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a0~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a0~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a16~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a16~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a21~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_bytena_reg0                                                                                                                                                                                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                                                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a5~porta_bytena_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9q81:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                              ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                              ;
; 4.766 ; 4.921        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                                                                                                                                                                                           ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                             ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                              ;
; 4.767 ; 4.922        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                              ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                             ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                              ;
; 4.768 ; 4.923        ; 0.155          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                              ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                            ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                           ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                           ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; inst_syspll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst_peripll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                         ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                         ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 12.238 ; 12.468       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 12.239 ; 12.469       ; 0.230          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                       ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                       ;
; 12.279 ; 12.463       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                         ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                                                              ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                                                              ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                               ;
; 12.281 ; 12.465       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                               ;
; 12.284 ; 12.468       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                                                                       ;
; 12.284 ; 12.468       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_systimer:systimer|control_register[1]                                                                                                                                                                                       ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                                  ;
; 12.296 ; 12.526       ; 0.230          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[0]                                                                                                                                                                           ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[11]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[12]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[13]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[14]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[15]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[17]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[1]                                                                                                                                                                           ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[23]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[24]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[25]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[26]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[27]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[28]                                                                                                                                                                          ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[2]                                                                                                                                                                           ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[3]                                                                                                                                                                           ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[4]                                                                                                                                                                           ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[6]                                                                                                                                                                           ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[7]                                                                                                                                                                           ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdata[8]                                                                                                                                                                           ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdatavalid                                                                                                                                                                         ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                                                                       ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                       ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                      ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_rd_strobe                                                                                                                                                                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[0]                                                                                                                                                                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[1]                                                                                                                                                                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[3]                                                                                                                                                                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[4]                                                                                                                                                                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[5]                                                                                                                                                                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[6]                                                                                                                                                                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[7]                                                                                                                                                                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[8]                                                                                                                                                                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[9]                                                                                                                                                                                            ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[0]                                                                                                                                                                                         ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[1]                                                                                                                                                                                         ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[2]                                                                                                                                                                                         ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[3]                                                                                                                                                                                         ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[4]                                                                                                                                                                                         ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[5]                                                                                                                                                                                         ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[6]                                                                                                                                                                                         ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[7]                                                                                                                                                                                         ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[0]                                                                                                                                                                                   ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[5]                                                                                                                                                                                   ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[8]                                                                                                                                                                                   ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[9]                                                                                                                                                                                   ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[2]                                                                                                                                                                                                   ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[0]                                                                                                                                                                                                   ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[10]                                                                                                                                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[13]                                                                                                                                                                                                  ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[17]                                                                                                                                                                                                  ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[1]                                                                                                                                                                                                   ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[25]                                                                                                                                                                                                  ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[26]                                                                                                                                                                                                  ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[27]                                                                                                                                                                                                  ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[2]                                                                                                                                                                                                   ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[3]                                                                                                                                                                                                   ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                                         ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate2                                                                                                                                         ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                             ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                             ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                             ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                             ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                             ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                             ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                   ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                              ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                             ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCI_SCLK'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 40.828 ; 41.044       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                    ;
; 40.833 ; 41.049       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ;
; 40.833 ; 41.049       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ;
; 40.833 ; 41.049       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ;
; 40.833 ; 41.049       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ;
; 40.833 ; 41.049       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ;
; 40.833 ; 41.049       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ;
; 40.833 ; 41.049       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ;
; 40.833 ; 41.049       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ;
; 40.839 ; 41.055       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ;
; 40.839 ; 41.055       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ;
; 40.839 ; 41.055       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ;
; 40.839 ; 41.055       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ;
; 40.839 ; 41.055       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ;
; 40.839 ; 41.055       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ;
; 40.839 ; 41.055       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ;
; 40.843 ; 41.059       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ;
; 40.844 ; 41.060       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                           ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                           ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                           ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                           ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                 ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                              ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                            ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                            ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                            ;
; 40.849 ; 41.065       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                              ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                              ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                              ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                              ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                              ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                              ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                              ;
; 40.853 ; 41.069       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                              ;
; 40.854 ; 41.070       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                              ;
; 40.854 ; 41.070       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                              ;
; 40.854 ; 41.070       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                              ;
; 40.854 ; 41.070       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                              ;
; 40.854 ; 41.070       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                              ;
; 40.854 ; 41.070       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                              ;
; 40.854 ; 41.070       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                              ;
; 40.854 ; 41.070       ; 0.216          ; High Pulse Width ; SCI_SCLK ; Fall       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                              ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ;
; 40.875 ; 41.059       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ;
; 40.876 ; 41.060       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                           ;
; 40.876 ; 41.060       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                           ;
; 40.876 ; 41.060       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                           ;
; 40.876 ; 41.060       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                           ;
; 40.876 ; 41.060       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                               ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ;
; 40.885 ; 41.069       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                    ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                               ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                               ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                               ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                               ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                               ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                               ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                               ;
; 40.891 ; 41.075       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                               ;
; 40.900 ; 41.084       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ;
; 40.900 ; 41.084       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ;
; 40.900 ; 41.084       ; 0.184          ; Low Pulse Width  ; SCI_SCLK ; Rise       ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.296 ; 49.512       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                 ;
; 49.296 ; 49.512       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                ;
; 49.297 ; 49.513       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                         ;
; 49.315 ; 49.499       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.315 ; 49.499       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.315 ; 49.499       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.315 ; 49.499       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.315 ; 49.499       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.315 ; 49.499       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.326 ; 49.510       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.337 ; 49.521       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[0]                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[10]                                                       ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[11]                                                       ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[12]                                                       ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[13]                                                       ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[14]                                                       ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[15]                                                       ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[1]                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[2]                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[35]                                                       ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[3]                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[4]                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[5]                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[6]                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[7]                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[8]                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[9]                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                          ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                          ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                          ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                          ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                             ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                               ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                               ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                               ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                               ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                               ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                 ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                 ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                 ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                 ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                 ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                 ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                          ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                          ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                          ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                          ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                        ;
; 49.338 ; 49.522       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                        ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[16]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[17]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[18]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[19]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[20]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[22]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[23]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[24]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[25]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[26]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[27]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[28]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[29]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[30]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[32]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[33]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[34]                                                       ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                               ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                               ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                               ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                               ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                              ;
; 49.339 ; 49.523       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 0.944 ; 1.674 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 0.736 ; 1.440 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.026 ; 1.481 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 3.471 ; 4.015 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 2.327 ; 3.195 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 1.499 ; 2.223 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 1.495 ; 2.217 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 1.499 ; 2.223 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 1.504 ; 2.229 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 1.789 ; 2.550 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 1.993 ; 2.798 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 1.847 ; 2.636 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 1.995 ; 2.800 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 2.037 ; 2.874 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 2.151 ; 3.006 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 2.079 ; 2.910 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 2.069 ; 2.879 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 2.090 ; 2.933 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 2.125 ; 2.938 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 2.251 ; 3.085 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 2.202 ; 3.041 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 2.123 ; 2.966 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 2.069 ; 2.901 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 2.327 ; 3.195 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 2.108 ; 2.927 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 2.169 ; 3.013 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 2.087 ; 2.941 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 1.970 ; 2.801 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.006 ; 2.810 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 2.004 ; 2.810 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 1.769 ; 2.539 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 1.938 ; 2.720 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 1.656 ; 2.403 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 2.026 ; 2.824 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 0.700 ; 1.249 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 0.700 ; 1.249 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 0.701 ; 1.250 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 0.706 ; 1.255 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 0.706 ; 1.255 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 0.705 ; 1.254 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 0.707 ; 1.256 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 0.705 ; 1.254 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -0.734 ; -1.465 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -0.531 ; -1.237 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.601  ; 0.148  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.661 ; -1.085 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -1.186 ; -1.896 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -1.190 ; -1.902 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -1.186 ; -1.896 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -1.190 ; -1.902 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -1.195 ; -1.908 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -1.469 ; -2.216 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -1.666 ; -2.454 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -1.526 ; -2.299 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -1.669 ; -2.456 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -1.709 ; -2.527 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -1.819 ; -2.653 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -1.749 ; -2.561 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -1.739 ; -2.531 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -1.759 ; -2.584 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -1.791 ; -2.588 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -1.912 ; -2.729 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -1.865 ; -2.687 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -1.791 ; -2.615 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -1.739 ; -2.552 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -1.952 ; -2.791 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -1.749 ; -2.543 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -1.822 ; -2.636 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -1.756 ; -2.592 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -1.631 ; -2.432 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -1.679 ; -2.465 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -1.678 ; -2.465 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -1.451 ; -2.206 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -1.611 ; -2.379 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -1.340 ; -2.075 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -1.696 ; -2.479 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.434 ; -0.983 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.439 ; -0.988 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.439 ; -0.988 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.435 ; -0.984 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.438 ; -0.987 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.440 ; -0.989 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.440 ; -0.989 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.438 ; -0.987 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.437 ; -0.986 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 3.561  ; 3.558  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 3.888  ; 3.893  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.560  ; 7.069  ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.834  ; 4.702  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 2.433  ; 2.431  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 2.502  ; 2.474  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 2.509  ; 2.485  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 2.505  ; 2.480  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 2.857  ; 2.880  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 2.960  ; 3.008  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 2.967  ; 3.033  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 2.966  ; 3.025  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 4.556  ; 4.384  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 3.180  ; 3.280  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 3.128  ; 3.209  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 3.258  ; 3.350  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 2.983  ; 3.054  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 3.313  ; 3.451  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 3.419  ; 3.551  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 3.463  ; 3.589  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 3.153  ; 3.243  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 3.144  ; 3.234  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.834  ; 4.702  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 3.022  ; 3.083  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 3.335  ; 3.457  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 3.167  ; 3.275  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 3.436  ; 3.583  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.915  ; 2.964  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 2.986  ; 3.038  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.387  ; 4.184  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 2.741  ; 2.776  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 4.275  ; 4.097  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 3.059  ; 3.135  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 3.539  ; 3.691  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 4.426  ; 4.396  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 2.417  ; 2.390  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; -0.528 ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; -0.629 ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 2.028  ; 1.899  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 2.028  ; 1.899  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 1.852  ; 1.716  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 2.025  ; 1.896  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 1.848  ; 1.712  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 1.849  ; 1.713  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 1.850  ; 1.714  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 1.851  ; 1.715  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 1.851  ; 1.715  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 1.885  ; 1.739  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 1.885  ; 1.739  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.884  ; 1.738  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.885  ; 1.739  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 1.884  ; 1.738  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.874  ; 1.728  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.874  ; 1.728  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.878  ; 1.732  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.875  ; 1.729  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.873  ; 1.727  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.873  ; 1.727  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.875  ; 1.729  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.876  ; 1.730  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.878  ; 1.732  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.879  ; 1.733  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 1.884  ; 1.738  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 1.881  ; 1.735  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 3.461  ; 3.460  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 3.778  ; 3.785  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.376  ; 5.881  ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 2.220  ; 2.216  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 2.220  ; 2.216  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 2.289  ; 2.260  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 2.296  ; 2.270  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 2.292  ; 2.265  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 2.629  ; 2.649  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 2.725  ; 2.769  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 2.732  ; 2.792  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 2.731  ; 2.785  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 4.318  ; 4.142  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 2.936  ; 3.030  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 2.886  ; 2.962  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 3.011  ; 3.097  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 2.747  ; 2.813  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 3.065  ; 3.195  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 3.166  ; 3.291  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 3.208  ; 3.328  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 2.910  ; 2.995  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 2.902  ; 2.986  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.586  ; 4.447  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 2.785  ; 2.841  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 3.085  ; 3.199  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 2.923  ; 3.025  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 3.182  ; 3.321  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.682  ; 2.726  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 2.750  ; 2.797  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.156  ; 3.950  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 2.515  ; 2.547  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 4.049  ; 3.867  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 2.824  ; 2.894  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 3.293  ; 3.439  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 3.222  ; 3.328  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 2.207  ; 2.179  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; -0.763 ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; -0.865 ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 1.645  ; 1.510  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 1.824  ; 1.696  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 1.648  ; 1.513  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 1.821  ; 1.693  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 1.645  ; 1.510  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 1.646  ; 1.511  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 1.647  ; 1.512  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 1.647  ; 1.512  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 1.647  ; 1.512  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.459 ; 2.366 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 2.975 ; 2.910 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 2.557 ; 2.464 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 2.459 ; 2.366 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 2.717 ; 2.624 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 2.871 ; 2.778 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.964 ; 2.890 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 2.989 ; 2.915 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 3.000 ; 2.926 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 4.829 ; 4.513 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 3.342 ; 3.268 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 3.210 ; 3.136 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 3.508 ; 3.434 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 3.323 ; 3.249 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 3.297 ; 3.232 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 3.290 ; 3.225 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 3.244 ; 3.179 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 3.342 ; 3.268 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 3.071 ; 2.997 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 4.618 ; 4.302 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 3.100 ; 3.026 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 2.965 ; 2.891 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 3.066 ; 2.992 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 3.216 ; 3.142 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 2.801 ; 2.727 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 2.821 ; 2.747 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 4.411 ; 4.095 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 2.765 ; 2.700 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 4.147 ; 3.847 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.770 ; 1.597 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.770 ; 1.597 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.768 ; 1.595 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.763 ; 1.590 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.763 ; 1.590 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.767 ; 1.594 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.764 ; 1.591 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.762 ; 1.589 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.764 ; 1.591 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.765 ; 1.592 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.254 ; 2.161 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 2.745 ; 2.680 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 2.347 ; 2.254 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 2.254 ; 2.161 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 2.501 ; 2.408 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 2.649 ; 2.556 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.728 ; 2.654 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 2.752 ; 2.678 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 2.762 ; 2.688 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 4.579 ; 4.263 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 3.090 ; 3.016 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 2.964 ; 2.890 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 3.250 ; 3.176 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 3.072 ; 2.998 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 3.054 ; 2.989 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 3.048 ; 2.983 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 3.004 ; 2.939 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 3.091 ; 3.017 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 2.831 ; 2.757 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 4.377 ; 4.061 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 2.859 ; 2.785 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 2.729 ; 2.655 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 2.826 ; 2.752 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 2.970 ; 2.896 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 2.572 ; 2.498 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 2.591 ; 2.517 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 4.178 ; 3.862 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 2.543 ; 2.478 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 3.931 ; 3.631 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.567 ; 1.394 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.567 ; 1.394 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.566 ; 1.393 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.561 ; 1.388 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.561 ; 1.388 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.565 ; 1.392 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.562 ; 1.389 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.560 ; 1.387 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.562 ; 1.389 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.563 ; 1.390 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.401     ; 2.494     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 3.018     ; 3.083     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 2.507     ; 2.600     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 2.401     ; 2.494     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 2.684     ; 2.777     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 2.859     ; 2.952     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.984     ; 3.058     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 3.035     ; 3.109     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 3.035     ; 3.109     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 4.659     ; 4.975     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 3.428     ; 3.502     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 3.284     ; 3.358     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 3.599     ; 3.673     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 3.404     ; 3.478     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 3.394     ; 3.459     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 3.391     ; 3.456     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 3.327     ; 3.392     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 3.428     ; 3.502     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 3.115     ; 3.189     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 4.434     ; 4.750     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 3.149     ; 3.223     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 3.005     ; 3.079     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 3.125     ; 3.199     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 3.301     ; 3.375     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 2.813     ; 2.887     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 2.826     ; 2.900     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 4.186     ; 4.502     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 2.782     ; 2.847     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 3.910     ; 4.210     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.616     ; 1.789     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.616     ; 1.789     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.614     ; 1.787     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.609     ; 1.782     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.609     ; 1.782     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.613     ; 1.786     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.610     ; 1.783     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.608     ; 1.781     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.610     ; 1.783     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.611     ; 1.784     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; D[*]        ; CLOCK_50   ; 2.194     ; 2.287     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]       ; CLOCK_50   ; 2.784     ; 2.849     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]       ; CLOCK_50   ; 2.296     ; 2.389     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]       ; CLOCK_50   ; 2.194     ; 2.287     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]       ; CLOCK_50   ; 2.466     ; 2.559     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]       ; CLOCK_50   ; 2.633     ; 2.726     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]       ; CLOCK_50   ; 2.744     ; 2.818     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]       ; CLOCK_50   ; 2.793     ; 2.867     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]       ; CLOCK_50   ; 2.793     ; 2.867     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]       ; CLOCK_50   ; 4.403     ; 4.719     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]       ; CLOCK_50   ; 3.170     ; 3.244     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]      ; CLOCK_50   ; 3.033     ; 3.107     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]      ; CLOCK_50   ; 3.335     ; 3.409     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]      ; CLOCK_50   ; 3.147     ; 3.221     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]      ; CLOCK_50   ; 3.145     ; 3.210     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]      ; CLOCK_50   ; 3.142     ; 3.207     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]      ; CLOCK_50   ; 3.081     ; 3.146     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]      ; CLOCK_50   ; 3.170     ; 3.244     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]      ; CLOCK_50   ; 2.870     ; 2.944     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]      ; CLOCK_50   ; 4.188     ; 4.504     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]      ; CLOCK_50   ; 2.903     ; 2.977     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]      ; CLOCK_50   ; 2.765     ; 2.839     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]      ; CLOCK_50   ; 2.880     ; 2.954     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]      ; CLOCK_50   ; 3.049     ; 3.123     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]      ; CLOCK_50   ; 2.580     ; 2.654     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]      ; CLOCK_50   ; 2.592     ; 2.666     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]      ; CLOCK_50   ; 3.950     ; 4.266     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]      ; CLOCK_50   ; 2.557     ; 2.622     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]      ; CLOCK_50   ; 3.691     ; 3.991     ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]   ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]  ; CLOCK_50   ; 1.413     ; 1.586     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]  ; CLOCK_50   ; 1.413     ; 1.586     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]  ; CLOCK_50   ; 1.412     ; 1.585     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]  ; CLOCK_50   ; 1.407     ; 1.580     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]  ; CLOCK_50   ; 1.407     ; 1.580     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]  ; CLOCK_50   ; 1.411     ; 1.584     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]  ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]  ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10] ; CLOCK_50   ; 1.408     ; 1.581     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11] ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12] ; CLOCK_50   ; 1.406     ; 1.579     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13] ; CLOCK_50   ; 1.408     ; 1.581     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14] ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15] ; CLOCK_50   ; 1.409     ; 1.582     ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+-------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.896 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                  ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1] ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1]                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                               ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                          ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                                                                                  ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                                                                              ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                           ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                     ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                       ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped              ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                 ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]         ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1]                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready          ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 16.896                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 9.397        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.499        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 16.906                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 9.395        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.511        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 17.055                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 9.530        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 7.525        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 17.315                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 9.530        ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 7.785        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 17.357                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 9.331        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 8.026        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 17.406                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 9.394        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 8.012        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                           ; 17.529                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                              ; 1.5                    ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                              ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 9.331        ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 8.198        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 19.170                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.590        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.580        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 19.170                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.590        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.580        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                   ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                        ; 19.190                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.597        ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.593        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                     ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 27.574                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                      ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE                                                                                         ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AE                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_AF                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.591        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.589        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.394        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                           ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                           ; 27.792                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                              ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                           ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                              ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                  ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|control_register[0]                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.590        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.587        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.615        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                         ;
; Synchronization Node    ; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 27.932                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                  ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_epcs_spi:epcs_spi|irq_reg                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 9.414        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 9.597        ;
;  cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 8.921        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 47.601                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 24.266       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 23.335       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 47.659                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                    ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.316       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 23.343       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 47.698                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 24.531       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 23.167       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                     ; 47.858                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                        ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 24.532       ;
;  cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 23.326       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 165.107                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 82.942       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 82.165       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 165.259                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 82.940       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 82.319       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                            ; 165.354                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                               ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  SCI_SCLK                                                                                                                                                                                                                               ;                        ; 83.333       ; 12.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 82.943       ;
;  cq_viola:inst|peridot_avalonmm_bridge:peridot_bridge|peridot_bytes_to_scif:inst_by2scif|peridot_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 82.411       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 198.394                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.511       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.883       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 198.467                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.521       ;
;  cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.946       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 0.633  ; 0.148 ; 4.979    ; 0.507   ; 4.668               ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  SCI_SCLK                                                 ; 38.302 ; 0.199 ; N/A      ; N/A     ; 40.828              ;
;  altera_reserved_tck                                      ; 46.639 ; 0.183 ; 47.582   ; 0.507   ; 49.296              ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 11.933 ; 0.148 ; 20.338   ; 1.367   ; 12.169              ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.633  ; 0.178 ; 4.979    ; 1.384   ; 4.668               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  SCI_SCLK                                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; 1.691 ; 2.004 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; 1.216 ; 1.560 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.741 ; 3.009 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 8.745 ; 8.984 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 4.978 ; 5.351 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 3.133 ; 3.451 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 3.109 ; 3.433 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 3.134 ; 3.451 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 3.142 ; 3.460 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 3.824 ; 4.090 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 4.258 ; 4.601 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 3.829 ; 4.178 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 4.254 ; 4.563 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 4.334 ; 4.718 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 4.526 ; 4.930 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 4.417 ; 4.782 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 4.420 ; 4.695 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 4.386 ; 4.755 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 4.531 ; 4.818 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 4.846 ; 5.143 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 4.745 ; 5.035 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 4.508 ; 4.895 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 4.393 ; 4.785 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.978 ; 5.351 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 4.509 ; 4.858 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 4.646 ; 4.975 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 4.364 ; 4.742 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 4.158 ; 4.559 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 4.279 ; 4.615 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 4.269 ; 4.591 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 3.716 ; 4.031 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 4.213 ; 4.407 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 3.497 ; 3.791 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; 4.320 ; 4.580 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.338 ; 1.443 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.339 ; 1.444 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.340 ; 1.445 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.344 ; 1.449 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.341 ; 1.446 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.347 ; 1.452 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.348 ; 1.453 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.346 ; 1.451 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXR_N           ; SCI_SCLK            ; -0.734 ; -1.110 ; Rise       ; SCI_SCLK                                                 ;
; SCI_TXD             ; SCI_SCLK            ; -0.485 ; -0.733 ; Rise       ; SCI_SCLK                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.876  ; 0.679  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.661 ; -1.085 ; Rise       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; -1.186 ; -1.896 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; -1.190 ; -1.902 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; -1.186 ; -1.896 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; -1.190 ; -1.902 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; -1.195 ; -1.908 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; -1.469 ; -2.216 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; -1.666 ; -2.454 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; -1.526 ; -2.299 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; -1.669 ; -2.456 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; -1.709 ; -2.527 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; -1.819 ; -2.653 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; -1.749 ; -2.561 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; -1.739 ; -2.531 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; -1.759 ; -2.584 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; -1.791 ; -2.588 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; -1.912 ; -2.729 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; -1.865 ; -2.687 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; -1.791 ; -2.615 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; -1.739 ; -2.552 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; -1.952 ; -2.791 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; -1.749 ; -2.543 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; -1.822 ; -2.636 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; -1.756 ; -2.592 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; -1.631 ; -2.432 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; -1.679 ; -2.465 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; -1.678 ; -2.465 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; -1.451 ; -2.206 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; -1.611 ; -2.379 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; -1.340 ; -2.075 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_DATA0          ; CLOCK_50            ; -1.696 ; -2.479 ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_DQ[*]           ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; -0.432 ; -0.710 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; -0.434 ; -0.711 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; -0.434 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; -0.434 ; -0.712 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; -0.439 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; -0.439 ; -0.716 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; -0.435 ; -0.713 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; -0.437 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; -0.437 ; -0.718 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; -0.438 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; -0.440 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; -0.440 ; -0.721 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; -0.438 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; -0.437 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; -0.437 ; -0.719 ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 6.366  ; 6.520  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 7.014  ; 7.145  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.412 ; 13.792 ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 9.413  ; 8.812  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 5.205  ; 5.050  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 5.330  ; 5.164  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 5.352  ; 5.187  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 5.331  ; 5.178  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 6.148  ; 5.929  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 6.404  ; 6.163  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 6.420  ; 6.244  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 6.427  ; 6.188  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 8.856  ; 8.243  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 6.886  ; 6.667  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 6.785  ; 6.559  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 7.102  ; 6.860  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 6.420  ; 6.254  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 7.205  ; 6.974  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 7.583  ; 7.250  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 7.600  ; 7.282  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 6.803  ; 6.620  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 6.803  ; 6.602  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 9.413  ; 8.812  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 6.599  ; 6.332  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 7.080  ; 6.838  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 6.797  ; 6.566  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 7.334  ; 7.166  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 6.300  ; 6.063  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 6.433  ; 6.188  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 8.328  ; 7.776  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 5.907  ; 5.707  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 8.194  ; 7.633  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 6.580  ; 6.393  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 7.603  ; 7.381  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 9.401  ; 9.305  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 5.098  ; 4.990  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; 1.297  ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; 0.964  ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 4.172  ; 3.845  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 4.172  ; 3.845  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 3.864  ; 3.613  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 4.167  ; 3.840  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 3.862  ; 3.611  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 3.857  ; 3.606  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 3.860  ; 3.609  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 3.894  ; 3.627  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 3.897  ; 3.630  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 3.889  ; 3.622  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 3.888  ; 3.621  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 3.890  ; 3.623  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 3.891  ; 3.624  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 3.896  ; 3.629  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 3.893  ; 3.626  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 3.902  ; 3.635  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 3.899  ; 3.632  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; SCI_RXD             ; SCI_SCLK            ; 3.461  ; 3.460  ; Fall       ; SCI_SCLK                                                 ;
; SCI_TXR_N           ; SCI_SCLK            ; 3.778  ; 3.785  ; Fall       ; SCI_SCLK                                                 ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.376  ; 5.881  ; Fall       ; altera_reserved_tck                                      ;
; D[*]                ; CLOCK_50            ; 2.220  ; 2.216  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[0]               ; CLOCK_50            ; 2.220  ; 2.216  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[1]               ; CLOCK_50            ; 2.289  ; 2.260  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[2]               ; CLOCK_50            ; 2.296  ; 2.270  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[3]               ; CLOCK_50            ; 2.292  ; 2.265  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[4]               ; CLOCK_50            ; 2.629  ; 2.649  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[5]               ; CLOCK_50            ; 2.725  ; 2.769  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[6]               ; CLOCK_50            ; 2.732  ; 2.792  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[7]               ; CLOCK_50            ; 2.731  ; 2.785  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[8]               ; CLOCK_50            ; 4.318  ; 4.142  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[9]               ; CLOCK_50            ; 2.936  ; 3.030  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[10]              ; CLOCK_50            ; 2.886  ; 2.962  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[11]              ; CLOCK_50            ; 3.011  ; 3.097  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[12]              ; CLOCK_50            ; 2.747  ; 2.813  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[13]              ; CLOCK_50            ; 3.065  ; 3.195  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[14]              ; CLOCK_50            ; 3.166  ; 3.291  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[15]              ; CLOCK_50            ; 3.208  ; 3.328  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[16]              ; CLOCK_50            ; 2.910  ; 2.995  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[17]              ; CLOCK_50            ; 2.902  ; 2.986  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[18]              ; CLOCK_50            ; 4.586  ; 4.447  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[19]              ; CLOCK_50            ; 2.785  ; 2.841  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[20]              ; CLOCK_50            ; 3.085  ; 3.199  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[21]              ; CLOCK_50            ; 2.923  ; 3.025  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[22]              ; CLOCK_50            ; 3.182  ; 3.321  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[23]              ; CLOCK_50            ; 2.682  ; 2.726  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[24]              ; CLOCK_50            ; 2.750  ; 2.797  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[25]              ; CLOCK_50            ; 4.156  ; 3.950  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[26]              ; CLOCK_50            ; 2.515  ; 2.547  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
;  D[27]              ; CLOCK_50            ; 4.049  ; 3.867  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; DCLK_OUT            ; CLOCK_50            ; 2.824  ; 2.894  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_ASDO           ; CLOCK_50            ; 3.293  ; 3.439  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; EPCS_CSO_N          ; CLOCK_50            ; 3.222  ; 3.328  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; START_LED           ; CLOCK_50            ; 2.207  ; 2.179  ; Rise       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
; SDR_CLK             ; CLOCK_50            ; -0.763 ;        ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_CLK             ; CLOCK_50            ;        ; -0.865 ; Fall       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; SDR_A[*]            ; CLOCK_50            ; 1.645  ; 1.510  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[0]           ; CLOCK_50            ; 1.824  ; 1.696  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[1]           ; CLOCK_50            ; 1.648  ; 1.513  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[2]           ; CLOCK_50            ; 1.821  ; 1.693  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[3]           ; CLOCK_50            ; 1.645  ; 1.510  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[4]           ; CLOCK_50            ; 1.646  ; 1.511  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[5]           ; CLOCK_50            ; 1.647  ; 1.512  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[6]           ; CLOCK_50            ; 1.647  ; 1.512  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[7]           ; CLOCK_50            ; 1.647  ; 1.512  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[8]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[9]           ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[10]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_A[11]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_BA[*]           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[0]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_BA[1]          ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CAS_N           ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_CS_N            ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQ[*]           ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[0]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[1]          ; CLOCK_50            ; 1.677  ; 1.531  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[2]          ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[3]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[4]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[5]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[6]          ; CLOCK_50            ; 1.671  ; 1.525  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[7]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[8]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[9]          ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[10]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[11]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[12]         ; CLOCK_50            ; 1.670  ; 1.524  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[13]         ; CLOCK_50            ; 1.672  ; 1.526  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[14]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQ[15]         ; CLOCK_50            ; 1.673  ; 1.527  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_DQM[*]          ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[0]         ; CLOCK_50            ; 1.675  ; 1.529  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
;  SDR_DQM[1]         ; CLOCK_50            ; 1.676  ; 1.530  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_RAS_N           ; CLOCK_50            ; 1.681  ; 1.535  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; SDR_WE_N            ; CLOCK_50            ; 1.678  ; 1.532  ; Rise       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; START_LED           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[27]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[26]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[25]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[24]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[23]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[22]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[21]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[20]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[19]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[18]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[17]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[16]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[15]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[14]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[13]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[12]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[11]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[10]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; D[27]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[26]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[25]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[24]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[23]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[22]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[21]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[20]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[19]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[18]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[17]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[16]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[15]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[14]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[13]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[12]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_SCLK            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_RXR_N           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCI_TXD             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; D[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; D[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; D[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; D[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; START_LED           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SCI_RXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SCI_TXR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; DCLK_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; D[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 1721       ; 0          ; 32         ; 2        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; false path ; false path ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 33418      ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 87         ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; 0          ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 79         ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 73057      ; 0          ; 0          ; 0        ;
; SCI_SCLK                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; false path ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0          ; false path ; 0        ;
; SCI_SCLK                                                 ; SCI_SCLK                                                 ; 149        ; 0          ; 130        ; 184      ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 1721       ; 0          ; 32         ; 2        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; false path ; false path ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 33418      ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 87         ; 0          ; 0          ; 0        ;
; altera_reserved_tck                                      ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; 0          ; 0          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 79         ; 0          ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 73057      ; 0          ; 0          ; 0        ;
; SCI_SCLK                                                 ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; false path ; false path ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0          ; false path ; 0        ;
; SCI_SCLK                                                 ; SCI_SCLK                                                 ; 149        ; 0          ; 130        ; 184      ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 81         ; 0        ; 3          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 893        ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1074       ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0        ; false path ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 81         ; 0        ; 3          ; 0        ;
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 893        ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 1074       ; 0        ; 0          ; 0        ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; SCI_SCLK                                                 ; false path ; 0        ; false path ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 50    ; 50   ;
; Unconstrained Input Port Paths  ; 115   ; 115  ;
; Unconstrained Output Ports      ; 72    ; 72   ;
; Unconstrained Output Port Paths ; 119   ; 119  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/develop/altera/13.1/quartus/bin64/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jun 24 16:38:14 2014
Info: Command: quartus_sta testsuite -c testsuite
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_l5n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cq_viola/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'cq_viola/synthesis/submodules/cq_viola_nios2_e.sdc'
Info (332104): Reading SDC File: 'peridot_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_syspll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -78.75 -duty_cycle 50.00 -name {inst_syspll|altpll_component|auto_generated|pll1|clk[0]} {inst_syspll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_syspll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst_syspll|altpll_component|auto_generated|pll1|clk[1]} {inst_syspll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst_peripll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst_peripll|altpll_component|auto_generated|pll1|clk[2]} {inst_peripll|altpll_component|auto_generated|pll1|clk[2]}
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.633
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.633               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.933               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    38.302               0.000 SCI_SCLK 
    Info (332119):    46.639               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.426               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.433               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
    Info (332119):     0.485               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 4.979
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.979               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.338               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    47.582               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.196               0.000 altera_reserved_tck 
    Info (332119):     3.034               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.080               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.691               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.832               0.000 CLOCK_50 
    Info (332119):    12.189               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    41.340               0.000 SCI_SCLK 
    Info (332119):    49.451               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 12.765 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 1.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.096               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.773               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    38.353               0.000 SCI_SCLK 
    Info (332119):    47.002               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400               0.000 altera_reserved_tck 
    Info (332119):     0.401               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.430               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 5.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.314               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.684               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    47.887               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.101               0.000 altera_reserved_tck 
    Info (332119):     2.701               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.740               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.668               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    12.169               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    41.223               0.000 SCI_SCLK 
    Info (332119):    49.323               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.165 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 5.826
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.826               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.307               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    40.850               0.000 SCI_SCLK 
    Info (332119):    48.830               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.178               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.183               0.000 altera_reserved_tck 
    Info (332119):     0.199               0.000 SCI_SCLK 
Info (332146): Worst-case recovery slack is 7.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.758               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    22.817               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.229               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.507               0.000 altera_reserved_tck 
    Info (332119):     1.367               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.384               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.733               0.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.423               0.000 CLOCK_50 
    Info (332119):    12.235               0.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    40.828               0.000 SCI_SCLK 
    Info (332119):    49.296               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.896 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 607 megabytes
    Info: Processing ended: Tue Jun 24 16:38:21 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


