
centos-preinstalled/zipcloak:     file format elf32-littlearm


Disassembly of section .init:

00011164 <_init@@Base>:
   11164:	push	{r3, lr}
   11168:	bl	12018 <ftello64@plt+0xb34>
   1116c:	pop	{r3, pc}

Disassembly of section .plt:

00011170 <fdopen@plt-0x14>:
   11170:	push	{lr}		; (str lr, [sp, #-4]!)
   11174:	ldr	lr, [pc, #4]	; 11180 <_init@@Base+0x1c>
   11178:	add	lr, pc, lr
   1117c:	ldr	pc, [lr, #8]!
   11180:	andeq	r3, r2, r0, lsl #29

00011184 <fdopen@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #143360	; 0x23000
   1118c:	ldr	pc, [ip, #3712]!	; 0xe80

00011190 <raise@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #143360	; 0x23000
   11198:	ldr	pc, [ip, #3704]!	; 0xe78

0001119c <__strncat_chk@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #143360	; 0x23000
   111a4:	ldr	pc, [ip, #3696]!	; 0xe70

000111a8 <wctomb@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #143360	; 0x23000
   111b0:	ldr	pc, [ip, #3688]!	; 0xe68

000111b4 <strcmp@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #143360	; 0x23000
   111bc:	ldr	pc, [ip, #3680]!	; 0xe60

000111c0 <strtol@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #143360	; 0x23000
   111c8:	ldr	pc, [ip, #3672]!	; 0xe58

000111cc <read@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #143360	; 0x23000
   111d4:	ldr	pc, [ip, #3664]!	; 0xe50

000111d8 <fflush@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #143360	; 0x23000
   111e0:	ldr	pc, [ip, #3656]!	; 0xe48

000111e4 <memmove@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #143360	; 0x23000
   111ec:	ldr	pc, [ip, #3648]!	; 0xe40

000111f0 <free@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #143360	; 0x23000
   111f8:	ldr	pc, [ip, #3640]!	; 0xe38

000111fc <fgets@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #143360	; 0x23000
   11204:	ldr	pc, [ip, #3632]!	; 0xe30

00011208 <ferror@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #143360	; 0x23000
   11210:	ldr	pc, [ip, #3624]!	; 0xe28

00011214 <memcpy@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #143360	; 0x23000
   1121c:	ldr	pc, [ip, #3616]!	; 0xe20

00011220 <signal@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #143360	; 0x23000
   11228:	ldr	pc, [ip, #3608]!	; 0xe18

0001122c <time@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #143360	; 0x23000
   11234:	ldr	pc, [ip, #3600]!	; 0xe10

00011238 <_IO_getc@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #143360	; 0x23000
   11240:	ldr	pc, [ip, #3592]!	; 0xe08

00011244 <stpcpy@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #143360	; 0x23000
   1124c:	ldr	pc, [ip, #3584]!	; 0xe00

00011250 <__stack_chk_fail@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #143360	; 0x23000
   11258:	ldr	pc, [ip, #3576]!	; 0xdf8

0001125c <rewind@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #143360	; 0x23000
   11264:	ldr	pc, [ip, #3568]!	; 0xdf0

00011268 <unlink@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #143360	; 0x23000
   11270:	ldr	pc, [ip, #3560]!	; 0xde8

00011274 <realloc@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #143360	; 0x23000
   1127c:	ldr	pc, [ip, #3552]!	; 0xde0

00011280 <perror@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #143360	; 0x23000
   11288:	ldr	pc, [ip, #3544]!	; 0xdd8

0001128c <_IO_putc@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #143360	; 0x23000
   11294:	ldr	pc, [ip, #3536]!	; 0xdd0

00011298 <fwrite@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #143360	; 0x23000
   112a0:	ldr	pc, [ip, #3528]!	; 0xdc8

000112a4 <strcat@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #143360	; 0x23000
   112ac:	ldr	pc, [ip, #3520]!	; 0xdc0

000112b0 <__ctype_get_mb_cur_max@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #143360	; 0x23000
   112b8:	ldr	pc, [ip, #3512]!	; 0xdb8

000112bc <tcsetattr@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #143360	; 0x23000
   112c4:	ldr	pc, [ip, #3504]!	; 0xdb0

000112c8 <strcpy@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #143360	; 0x23000
   112d0:	ldr	pc, [ip, #3496]!	; 0xda8

000112d4 <__strcpy_chk@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #143360	; 0x23000
   112dc:	ldr	pc, [ip, #3488]!	; 0xda0

000112e0 <fread@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #143360	; 0x23000
   112e8:	ldr	pc, [ip, #3480]!	; 0xd98

000112ec <open64@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #143360	; 0x23000
   112f4:	ldr	pc, [ip, #3472]!	; 0xd90

000112f8 <mkstemp64@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #143360	; 0x23000
   11300:	ldr	pc, [ip, #3464]!	; 0xd88

00011304 <puts@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #143360	; 0x23000
   1130c:	ldr	pc, [ip, #3456]!	; 0xd80

00011310 <malloc@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #143360	; 0x23000
   11318:	ldr	pc, [ip, #3448]!	; 0xd78

0001131c <__libc_start_main@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #143360	; 0x23000
   11324:	ldr	pc, [ip, #3440]!	; 0xd70

00011328 <strerror@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #143360	; 0x23000
   11330:	ldr	pc, [ip, #3432]!	; 0xd68

00011334 <__ctype_toupper_loc@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #143360	; 0x23000
   1133c:	ldr	pc, [ip, #3424]!	; 0xd60

00011340 <__gmon_start__@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #143360	; 0x23000
   11348:	ldr	pc, [ip, #3416]!	; 0xd58

0001134c <rename@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #143360	; 0x23000
   11354:	ldr	pc, [ip, #3408]!	; 0xd50

00011358 <__ctype_b_loc@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #143360	; 0x23000
   11360:	ldr	pc, [ip, #3400]!	; 0xd48

00011364 <getpid@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #143360	; 0x23000
   1136c:	ldr	pc, [ip, #3392]!	; 0xd40

00011370 <exit@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #143360	; 0x23000
   11378:	ldr	pc, [ip, #3384]!	; 0xd38

0001137c <feof@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #143360	; 0x23000
   11384:	ldr	pc, [ip, #3376]!	; 0xd30

00011388 <strlen@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #143360	; 0x23000
   11390:	ldr	pc, [ip, #3368]!	; 0xd28

00011394 <srand@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #143360	; 0x23000
   1139c:	ldr	pc, [ip, #3360]!	; 0xd20

000113a0 <ungetc@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #143360	; 0x23000
   113a8:	ldr	pc, [ip, #3352]!	; 0xd18

000113ac <__errno_location@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #143360	; 0x23000
   113b4:	ldr	pc, [ip, #3344]!	; 0xd10

000113b8 <__strcat_chk@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #143360	; 0x23000
   113c0:	ldr	pc, [ip, #3336]!	; 0xd08

000113c4 <__sprintf_chk@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #143360	; 0x23000
   113cc:	ldr	pc, [ip, #3328]!	; 0xd00

000113d0 <strncpy@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #143360	; 0x23000
   113d8:	ldr	pc, [ip, #3320]!	; 0xcf8

000113dc <__printf_chk@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #143360	; 0x23000
   113e4:	ldr	pc, [ip, #3312]!	; 0xcf0

000113e8 <__fprintf_chk@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #143360	; 0x23000
   113f0:	ldr	pc, [ip, #3304]!	; 0xce8

000113f4 <rand@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #143360	; 0x23000
   113fc:	ldr	pc, [ip, #3296]!	; 0xce0

00011400 <fclose@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #143360	; 0x23000
   11408:	ldr	pc, [ip, #3288]!	; 0xcd8

0001140c <fseeko64@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #143360	; 0x23000
   11414:	ldr	pc, [ip, #3280]!	; 0xcd0

00011418 <__wctomb_chk@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #143360	; 0x23000
   11420:	ldr	pc, [ip, #3272]!	; 0xcc8

00011424 <__fread_chk@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #143360	; 0x23000
   1142c:	ldr	pc, [ip, #3264]!	; 0xcc0

00011430 <setlocale@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #143360	; 0x23000
   11438:	ldr	pc, [ip, #3256]!	; 0xcb8

0001143c <strrchr@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #143360	; 0x23000
   11444:	ldr	pc, [ip, #3248]!	; 0xcb0

00011448 <fputc@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #143360	; 0x23000
   11450:	ldr	pc, [ip, #3240]!	; 0xca8

00011454 <mbstowcs@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #143360	; 0x23000
   1145c:	ldr	pc, [ip, #3232]!	; 0xca0

00011460 <fopen64@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #143360	; 0x23000
   11468:	ldr	pc, [ip, #3224]!	; 0xc98

0001146c <qsort@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #143360	; 0x23000
   11474:	ldr	pc, [ip, #3216]!	; 0xc90

00011478 <chmod@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #143360	; 0x23000
   11480:	ldr	pc, [ip, #3208]!	; 0xc88

00011484 <strncat@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #143360	; 0x23000
   1148c:	ldr	pc, [ip, #3200]!	; 0xc80

00011490 <__xstat64@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #143360	; 0x23000
   11498:	ldr	pc, [ip, #3192]!	; 0xc78

0001149c <fputs@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #143360	; 0x23000
   114a4:	ldr	pc, [ip, #3184]!	; 0xc70

000114a8 <strncmp@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #143360	; 0x23000
   114b0:	ldr	pc, [ip, #3176]!	; 0xc68

000114b4 <abort@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #143360	; 0x23000
   114bc:	ldr	pc, [ip, #3168]!	; 0xc60

000114c0 <close@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #143360	; 0x23000
   114c8:	ldr	pc, [ip, #3160]!	; 0xc58

000114cc <__lxstat64@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #143360	; 0x23000
   114d4:	ldr	pc, [ip, #3152]!	; 0xc50

000114d8 <tcgetattr@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #143360	; 0x23000
   114e0:	ldr	pc, [ip, #3144]!	; 0xc48

000114e4 <ftello64@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #143360	; 0x23000
   114ec:	ldr	pc, [ip, #3136]!	; 0xc40

Disassembly of section .text:

000114f0 <.text>:
   114f0:	movw	ip, #21616	; 0x5470
   114f4:	movt	ip, #3
   114f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114fc:	sub	sp, sp, #284	; 0x11c
   11500:	ldr	r2, [ip]
   11504:	mov	r3, #0
   11508:	str	r1, [sp, #56]	; 0x38
   1150c:	mov	r4, r0
   11510:	movw	r1, #3664	; 0xe50
   11514:	mov	r0, r3
   11518:	movt	r1, #2
   1151c:	str	r3, [sp, #72]	; 0x48
   11520:	str	r3, [sp, #76]	; 0x4c
   11524:	str	r3, [sp, #80]	; 0x50
   11528:	str	r3, [sp, #84]	; 0x54
   1152c:	str	r3, [sp, #88]	; 0x58
   11530:	str	r3, [sp, #92]	; 0x5c
   11534:	str	r3, [sp, #96]	; 0x60
   11538:	str	r2, [sp, #276]	; 0x114
   1153c:	str	ip, [sp, #36]	; 0x24
   11540:	bl	11430 <setlocale@plt>
   11544:	cmp	r0, #0
   11548:	movwne	r3, #28340	; 0x6eb4
   1154c:	movtne	r3, #3
   11550:	movne	r2, #1
   11554:	strne	r2, [r3]
   11558:	cmp	r4, #1
   1155c:	beq	11f38 <ftello64@plt+0xa54>
   11560:	movw	r4, #21636	; 0x5484
   11564:	movt	r4, #3
   11568:	movw	ip, #28936	; 0x7108
   1156c:	movt	ip, #3
   11570:	ldr	r3, [r4]
   11574:	movw	r7, #28112	; 0x6dd0
   11578:	str	ip, [sp, #40]	; 0x28
   1157c:	movw	r5, #34092	; 0x852c
   11580:	movt	r7, #3
   11584:	movt	r5, #3
   11588:	str	r3, [ip]
   1158c:	bl	1e8cc <ftello64@plt+0xd3e8>
   11590:	bl	1f194 <ftello64@plt+0xdcb0>
   11594:	movw	r2, #28408	; 0x6ef8
   11598:	movt	r2, #3
   1159c:	movw	r8, #21644	; 0x548c
   115a0:	movt	r8, #3
   115a4:	movw	r1, #9004	; 0x232c
   115a8:	movt	r1, #1
   115ac:	mov	fp, #0
   115b0:	movw	ip, #21336	; 0x5358
   115b4:	str	fp, [r7]
   115b8:	movt	ip, #3
   115bc:	str	fp, [r5]
   115c0:	str	ip, [sp, #44]	; 0x2c
   115c4:	movw	sl, #28092	; 0x6dbc
   115c8:	str	fp, [r8]
   115cc:	movt	sl, #3
   115d0:	str	fp, [sp, #48]	; 0x30
   115d4:	movw	r9, #28156	; 0x6dfc
   115d8:	movt	r9, #3
   115dc:	mov	r6, fp
   115e0:	str	r0, [r2]
   115e4:	mov	r0, #2
   115e8:	bl	11220 <signal@plt>
   115ec:	movw	r1, #9004	; 0x232c
   115f0:	mov	r0, #15
   115f4:	movt	r1, #1
   115f8:	bl	11220 <signal@plt>
   115fc:	movw	r1, #9004	; 0x232c
   11600:	mov	r0, #6
   11604:	movt	r1, #1
   11608:	bl	11220 <signal@plt>
   1160c:	movw	r1, #9004	; 0x232c
   11610:	mov	r0, #7
   11614:	movt	r1, #1
   11618:	bl	11220 <signal@plt>
   1161c:	movw	r1, #9004	; 0x232c
   11620:	mov	r0, #4
   11624:	movt	r1, #1
   11628:	bl	11220 <signal@plt>
   1162c:	movw	r1, #9004	; 0x232c
   11630:	mov	r0, #11
   11634:	movt	r1, #1
   11638:	bl	11220 <signal@plt>
   1163c:	ldr	r0, [sp, #56]	; 0x38
   11640:	mov	r1, fp
   11644:	str	fp, [r5]
   11648:	str	fp, [sl]
   1164c:	bl	1cf8c <ftello64@plt+0xbaa8>
   11650:	str	fp, [sp, #76]	; 0x4c
   11654:	str	r0, [sp, #100]	; 0x64
   11658:	add	r2, sp, #84	; 0x54
   1165c:	add	r3, sp, #88	; 0x58
   11660:	str	r2, [sp]
   11664:	add	ip, sp, #92	; 0x5c
   11668:	str	r3, [sp, #4]
   1166c:	add	r0, sp, #100	; 0x64
   11670:	str	ip, [sp, #8]
   11674:	add	r3, sp, #96	; 0x60
   11678:	mov	ip, #0
   1167c:	str	r3, [sp, #12]
   11680:	add	r1, sp, #72	; 0x48
   11684:	add	r2, sp, #76	; 0x4c
   11688:	add	r3, sp, #80	; 0x50
   1168c:	str	ip, [sp, #16]
   11690:	mov	fp, ip
   11694:	bl	1d330 <ftello64@plt+0xbe4c>
   11698:	cmp	r0, #0
   1169c:	beq	118c8 <ftello64@plt+0x3e4>
   116a0:	cmp	r0, #104	; 0x68
   116a4:	beq	1184c <ftello64@plt+0x368>
   116a8:	bhi	116d4 <ftello64@plt+0x1f0>
   116ac:	cmp	r0, #79	; 0x4f
   116b0:	beq	11828 <ftello64@plt+0x344>
   116b4:	bls	11804 <ftello64@plt+0x320>
   116b8:	cmp	r0, #98	; 0x62
   116bc:	beq	117ec <ftello64@plt+0x308>
   116c0:	cmp	r0, #100	; 0x64
   116c4:	bne	1180c <ftello64@plt+0x328>
   116c8:	mov	ip, #1
   116cc:	str	ip, [sp, #48]	; 0x30
   116d0:	b	11658 <ftello64@plt+0x174>
   116d4:	cmp	r0, #113	; 0x71
   116d8:	beq	1181c <ftello64@plt+0x338>
   116dc:	bls	11874 <ftello64@plt+0x390>
   116e0:	cmp	r0, #118	; 0x76
   116e4:	beq	11734 <ftello64@plt+0x250>
   116e8:	movw	r1, #65535	; 0xffff
   116ec:	cmp	r0, r1
   116f0:	bne	1180c <ftello64@plt+0x328>
   116f4:	ldr	r0, [sp, #84]	; 0x54
   116f8:	ldrb	r3, [r0]
   116fc:	cmp	r3, #45	; 0x2d
   11700:	beq	11858 <ftello64@plt+0x374>
   11704:	ldr	r3, [r5]
   11708:	cmp	r3, #0
   1170c:	bne	11f28 <ftello64@plt+0xa44>
   11710:	bl	12b48 <ftello64@plt+0x1664>
   11714:	movw	r1, #34092	; 0x852c
   11718:	movt	r1, #3
   1171c:	cmp	r0, #0
   11720:	str	r0, [r1]
   11724:	beq	1183c <ftello64@plt+0x358>
   11728:	ldr	r0, [sp, #84]	; 0x54
   1172c:	bl	111f0 <free@plt>
   11730:	b	11658 <ftello64@plt+0x174>
   11734:	movw	r5, #20792	; 0x5138
   11738:	movt	r5, #3
   1173c:	movw	r2, #3676	; 0xe5c
   11740:	mov	r0, #1
   11744:	movt	r2, #2
   11748:	ldr	r1, [r5]
   1174c:	bl	113dc <__printf_chk@plt>
   11750:	ldr	r1, [r4]
   11754:	mov	r0, #10
   11758:	movw	r6, #3460	; 0xd84
   1175c:	bl	1128c <_IO_putc@plt>
   11760:	mov	r0, #10
   11764:	ldr	r1, [r4]
   11768:	add	r7, r5, #28
   1176c:	bl	1128c <_IO_putc@plt>
   11770:	movt	r6, #2
   11774:	ldr	r1, [r5, #4]!
   11778:	movw	r2, #3756	; 0xeac
   1177c:	str	r6, [sp]
   11780:	movt	r2, #2
   11784:	movw	r3, #3456	; 0xd80
   11788:	mov	r0, #1
   1178c:	movt	r3, #2
   11790:	bl	113dc <__printf_chk@plt>
   11794:	mov	r0, #10
   11798:	ldr	r1, [r4]
   1179c:	bl	1128c <_IO_putc@plt>
   117a0:	cmp	r5, r7
   117a4:	bne	11774 <ftello64@plt+0x290>
   117a8:	bl	1f158 <ftello64@plt+0xdc74>
   117ac:	movw	r0, #3768	; 0xeb8
   117b0:	movt	r0, #2
   117b4:	bl	11304 <puts@plt>
   117b8:	movw	r2, #12292	; 0x3004
   117bc:	movw	r3, #3848	; 0xf08
   117c0:	movt	r2, #2
   117c4:	movt	r3, #2
   117c8:	movw	r1, #3808	; 0xee0
   117cc:	stm	sp, {r2, r3}
   117d0:	mov	r0, #1
   117d4:	movt	r1, #2
   117d8:	mov	r2, #2
   117dc:	mov	r3, #91	; 0x5b
   117e0:	bl	113dc <__printf_chk@plt>
   117e4:	mov	r0, #0
   117e8:	bl	11370 <exit@plt>
   117ec:	cmp	r6, #0
   117f0:	bne	11f18 <ftello64@plt+0xa34>
   117f4:	ldr	r3, [sp, #84]	; 0x54
   117f8:	mov	r6, #1
   117fc:	str	r3, [r9]
   11800:	b	11658 <ftello64@plt+0x174>
   11804:	cmp	r0, #76	; 0x4c
   11808:	beq	1187c <ftello64@plt+0x398>
   1180c:	movw	r1, #3920	; 0xf50
   11810:	mov	r0, #16
   11814:	movt	r1, #2
   11818:	bl	12268 <ftello64@plt+0xd84>
   1181c:	ldr	ip, [sp, #44]	; 0x2c
   11820:	str	fp, [ip]
   11824:	b	11658 <ftello64@plt+0x174>
   11828:	ldr	r0, [sp, #84]	; 0x54
   1182c:	bl	12b48 <ftello64@plt+0x1664>
   11830:	cmp	r0, #0
   11834:	str	r0, [sl]
   11838:	bne	11728 <ftello64@plt+0x244>
   1183c:	movw	r1, #3728	; 0xe90
   11840:	mov	r0, #4
   11844:	movt	r1, #2
   11848:	bl	12268 <ftello64@plt+0xd84>
   1184c:	bl	12110 <ftello64@plt+0xc2c>
   11850:	mov	r0, fp
   11854:	bl	11370 <exit@plt>
   11858:	ldrb	r3, [r0, #1]
   1185c:	cmp	r3, #0
   11860:	bne	11704 <ftello64@plt+0x220>
   11864:	movw	r1, #3860	; 0xf14
   11868:	mov	r0, #16
   1186c:	movt	r1, #2
   11870:	bl	12268 <ftello64@plt+0xd84>
   11874:	cmp	r0, #108	; 0x6c
   11878:	bne	1180c <ftello64@plt+0x328>
   1187c:	ldr	r5, [pc, #1872]	; 11fd4 <ftello64@plt+0xaf0>
   11880:	add	r6, r5, #216	; 0xd8
   11884:	ldr	r0, [r5, #4]!
   11888:	bl	11304 <puts@plt>
   1188c:	cmp	r5, r6
   11890:	bne	11884 <ftello64@plt+0x3a0>
   11894:	ldr	r1, [r4]
   11898:	mov	r0, #10
   1189c:	bl	1128c <_IO_putc@plt>
   118a0:	movw	r0, #3712	; 0xe80
   118a4:	movt	r0, #2
   118a8:	ldr	r4, [pc, #1832]	; 11fd8 <ftello64@plt+0xaf4>
   118ac:	bl	11304 <puts@plt>
   118b0:	add	r5, r4, #28
   118b4:	ldr	r0, [r4, #4]!
   118b8:	bl	11304 <puts@plt>
   118bc:	cmp	r4, r5
   118c0:	bne	118b4 <ftello64@plt+0x3d0>
   118c4:	b	117e4 <ftello64@plt+0x300>
   118c8:	ldr	r0, [sp, #100]	; 0x64
   118cc:	bl	1d0fc <ftello64@plt+0xbc18>
   118d0:	ldr	r6, [r5]
   118d4:	cmp	r6, fp
   118d8:	beq	11f08 <ftello64@plt+0xa24>
   118dc:	mov	r0, r6
   118e0:	movw	ip, #28100	; 0x6dc4
   118e4:	str	ip, [sp, #56]	; 0x38
   118e8:	bl	11388 <strlen@plt>
   118ec:	ldr	ip, [sp, #56]	; 0x38
   118f0:	movt	ip, #3
   118f4:	str	ip, [sp, #56]	; 0x38
   118f8:	add	r0, r0, #1
   118fc:	bl	11310 <malloc@plt>
   11900:	ldr	ip, [sp, #56]	; 0x38
   11904:	cmp	r0, #0
   11908:	str	r0, [ip]
   1190c:	beq	11ef8 <ftello64@plt+0xa14>
   11910:	mov	r1, r6
   11914:	movw	r9, #28092	; 0x6dbc
   11918:	bl	112c8 <strcpy@plt>
   1191c:	ldr	r3, [sl]
   11920:	movt	r9, #3
   11924:	cmp	r3, #0
   11928:	beq	11e64 <ftello64@plt+0x980>
   1192c:	bl	13324 <ftello64@plt+0x1e40>
   11930:	cmp	r0, #0
   11934:	bne	11e98 <ftello64@plt+0x9b4>
   11938:	movw	r3, #27932	; 0x6d1c
   1193c:	movt	r3, #3
   11940:	str	r3, [sp, #44]	; 0x2c
   11944:	ldr	r3, [r3]
   11948:	cmp	r3, #0
   1194c:	ldrne	r1, [sp, #48]	; 0x30
   11950:	beq	11e8c <ftello64@plt+0x9a8>
   11954:	ldrh	r2, [r3, #4]
   11958:	cmp	r1, #0
   1195c:	and	r2, r2, #1
   11960:	eoreq	r2, r2, #1
   11964:	cmp	r2, #0
   11968:	bne	1199c <ftello64@plt+0x4b8>
   1196c:	ldr	r3, [r3, #116]	; 0x74
   11970:	cmp	r3, #0
   11974:	bne	11954 <ftello64@plt+0x470>
   11978:	ldr	ip, [sp, #48]	; 0x30
   1197c:	movw	r3, #3616	; 0xe20
   11980:	movt	r3, #2
   11984:	movw	r1, #3636	; 0xe34
   11988:	cmp	ip, #0
   1198c:	movt	r1, #2
   11990:	mov	r0, #12
   11994:	movne	r1, r3
   11998:	bl	12268 <ftello64@plt+0xd84>
   1199c:	movw	r1, #4384	; 0x1120
   119a0:	ldr	r0, [r5]
   119a4:	movt	r1, #2
   119a8:	movw	r6, #34092	; 0x852c
   119ac:	bl	11460 <fopen64@plt>
   119b0:	movt	r6, #3
   119b4:	cmp	r0, #0
   119b8:	beq	11ebc <ftello64@plt+0x9d8>
   119bc:	bl	11400 <fclose@plt>
   119c0:	ldr	r0, [r6]
   119c4:	bl	199c8 <ftello64@plt+0x84e4>
   119c8:	movw	r3, #28156	; 0x6dfc
   119cc:	movt	r3, #3
   119d0:	ldr	r9, [r3]
   119d4:	cmp	r9, #0
   119d8:	str	r0, [sp, #64]	; 0x40
   119dc:	beq	11e08 <ftello64@plt+0x924>
   119e0:	mov	r0, r9
   119e4:	bl	11388 <strlen@plt>
   119e8:	add	r0, r0, #12
   119ec:	bl	11310 <malloc@plt>
   119f0:	cmp	r0, #0
   119f4:	mov	r6, r0
   119f8:	str	r0, [r7]
   119fc:	beq	11ee8 <ftello64@plt+0xa04>
   11a00:	mov	r1, r9
   11a04:	bl	11244 <stpcpy@plt>
   11a08:	ldrb	r3, [r6]
   11a0c:	cmp	r3, #0
   11a10:	beq	11a28 <ftello64@plt+0x544>
   11a14:	mvn	r3, r6
   11a18:	add	r3, r0, r3
   11a1c:	ldrb	r3, [r6, r3]
   11a20:	cmp	r3, #47	; 0x2f
   11a24:	beq	11a38 <ftello64@plt+0x554>
   11a28:	movw	r3, #4008	; 0xfa8
   11a2c:	movt	r3, #2
   11a30:	ldrh	r3, [r3]
   11a34:	strh	r3, [r0]
   11a38:	ldr	r9, [r7]
   11a3c:	movw	r6, #28112	; 0x6dd0
   11a40:	movt	r6, #3
   11a44:	mov	r0, r9
   11a48:	bl	11388 <strlen@plt>
   11a4c:	movw	r3, #4012	; 0xfac
   11a50:	movt	r3, #2
   11a54:	mov	ip, r0
   11a58:	ldm	r3!, {r0, r1}
   11a5c:	add	r2, r9, ip
   11a60:	ldrb	r3, [r3]
   11a64:	str	r0, [r9, ip]
   11a68:	str	r1, [r2, #4]
   11a6c:	strb	r3, [r2, #8]
   11a70:	ldr	r0, [r7]
   11a74:	bl	112f8 <mkstemp64@plt>
   11a78:	cmn	r0, #1
   11a7c:	beq	11eb0 <ftello64@plt+0x9cc>
   11a80:	movw	r1, #4024	; 0xfb8
   11a84:	movt	r1, #2
   11a88:	bl	11184 <fdopen@plt>
   11a8c:	movw	r3, #28108	; 0x6dcc
   11a90:	movt	r3, #3
   11a94:	cmp	r0, #0
   11a98:	mov	fp, r0
   11a9c:	str	r0, [r8]
   11aa0:	str	r0, [r3]
   11aa4:	beq	11eb0 <ftello64@plt+0x9cc>
   11aa8:	movw	r0, #4028	; 0xfbc
   11aac:	mov	r2, #81	; 0x51
   11ab0:	movt	r0, #2
   11ab4:	add	r1, sp, #104	; 0x68
   11ab8:	bl	1ffb0 <ftello64@plt+0xeacc>
   11abc:	cmp	r0, #0
   11ac0:	beq	11f44 <ftello64@plt+0xa60>
   11ac4:	ldr	ip, [sp, #48]	; 0x30
   11ac8:	cmp	ip, #0
   11acc:	bne	11b0c <ftello64@plt+0x628>
   11ad0:	movw	r0, #4104	; 0x1008
   11ad4:	mov	r2, #81	; 0x51
   11ad8:	movt	r0, #2
   11adc:	add	r1, sp, #192	; 0xc0
   11ae0:	bl	1ffb0 <ftello64@plt+0xeacc>
   11ae4:	cmp	r0, #0
   11ae8:	beq	11f44 <ftello64@plt+0xa60>
   11aec:	add	r1, sp, #192	; 0xc0
   11af0:	add	r0, sp, #104	; 0x68
   11af4:	bl	111b4 <strcmp@plt>
   11af8:	cmp	r0, #0
   11afc:	bne	11ed8 <ftello64@plt+0x9f4>
   11b00:	ldrb	r3, [sp, #104]	; 0x68
   11b04:	cmp	r3, #0
   11b08:	beq	11ec8 <ftello64@plt+0x9e4>
   11b0c:	movw	r1, #4192	; 0x1060
   11b10:	ldr	r0, [r5]
   11b14:	movt	r1, #2
   11b18:	movw	r3, #28104	; 0x6dc8
   11b1c:	str	r3, [sp, #60]	; 0x3c
   11b20:	bl	11460 <fopen64@plt>
   11b24:	ldr	ip, [sp, #60]	; 0x3c
   11b28:	movw	r9, #34092	; 0x852c
   11b2c:	movt	r9, #3
   11b30:	movt	ip, #3
   11b34:	str	ip, [sp, #60]	; 0x3c
   11b38:	cmp	r0, #0
   11b3c:	str	r0, [ip]
   11b40:	beq	11f54 <ftello64@plt+0xa70>
   11b44:	movw	r6, #28928	; 0x7100
   11b48:	movt	r6, #3
   11b4c:	ldrd	r0, [r6]
   11b50:	orrs	r2, r0, r1
   11b54:	bne	11dec <ftello64@plt+0x908>
   11b58:	ldr	r3, [sp, #44]	; 0x2c
   11b5c:	movw	r1, #34064	; 0x8510
   11b60:	movt	r1, #3
   11b64:	ldr	r9, [r3]
   11b68:	ldrd	r2, [r6]
   11b6c:	cmp	r9, #0
   11b70:	strd	r2, [r1]
   11b74:	beq	11c88 <ftello64@plt+0x7a4>
   11b78:	movw	r6, #21636	; 0x5484
   11b7c:	movt	r6, #3
   11b80:	str	r5, [sp, #68]	; 0x44
   11b84:	mov	r5, r9
   11b88:	mov	r9, r6
   11b8c:	ldr	r6, [sp, #48]	; 0x30
   11b90:	b	11bd4 <ftello64@plt+0x6f0>
   11b94:	tst	r2, #1
   11b98:	bne	11c24 <ftello64@plt+0x740>
   11b9c:	ldr	r2, [r5, #80]	; 0x50
   11ba0:	movw	r1, #4308	; 0x10d4
   11ba4:	mov	r0, #1
   11ba8:	movt	r1, #2
   11bac:	bl	113dc <__printf_chk@plt>
   11bb0:	ldr	r0, [r4]
   11bb4:	bl	111d8 <fflush@plt>
   11bb8:	mov	r0, r5
   11bbc:	bl	18a54 <ftello64@plt+0x7570>
   11bc0:	cmp	r0, #0
   11bc4:	bne	11f80 <ftello64@plt+0xa9c>
   11bc8:	ldr	r5, [r5, #116]	; 0x74
   11bcc:	cmp	r5, #0
   11bd0:	beq	11c84 <ftello64@plt+0x7a0>
   11bd4:	cmp	r6, #0
   11bd8:	ldrh	r2, [r5, #4]
   11bdc:	bne	11b94 <ftello64@plt+0x6b0>
   11be0:	tst	r2, #1
   11be4:	bne	11b9c <ftello64@plt+0x6b8>
   11be8:	ldr	r2, [r5, #80]	; 0x50
   11bec:	movw	r1, #4268	; 0x10ac
   11bf0:	mov	r0, #1
   11bf4:	movt	r1, #2
   11bf8:	bl	113dc <__printf_chk@plt>
   11bfc:	ldr	r0, [r4]
   11c00:	bl	111d8 <fflush@plt>
   11c04:	mov	r0, r5
   11c08:	add	r1, sp, #104	; 0x68
   11c0c:	bl	1f778 <ftello64@plt+0xe294>
   11c10:	cmp	r0, #0
   11c14:	beq	11bc8 <ftello64@plt+0x6e4>
   11c18:	movw	r1, #4284	; 0x10bc
   11c1c:	movt	r1, #2
   11c20:	bl	12268 <ftello64@plt+0xd84>
   11c24:	ldr	r2, [r5, #80]	; 0x50
   11c28:	movw	r1, #4196	; 0x1064
   11c2c:	mov	r0, #1
   11c30:	movt	r1, #2
   11c34:	bl	113dc <__printf_chk@plt>
   11c38:	ldr	r0, [r4]
   11c3c:	bl	111d8 <fflush@plt>
   11c40:	mov	r0, r5
   11c44:	add	r1, sp, #104	; 0x68
   11c48:	bl	1fa4c <ftello64@plt+0xe568>
   11c4c:	subs	r2, r0, #0
   11c50:	beq	11c74 <ftello64@plt+0x790>
   11c54:	cmn	r2, #1
   11c58:	bne	11f74 <ftello64@plt+0xa90>
   11c5c:	movw	r1, #4236	; 0x108c
   11c60:	mov	r0, #1
   11c64:	movt	r1, #2
   11c68:	bl	113dc <__printf_chk@plt>
   11c6c:	ldr	r0, [r9]
   11c70:	bl	111d8 <fflush@plt>
   11c74:	ldr	r1, [r4]
   11c78:	mov	r0, #10
   11c7c:	bl	1128c <_IO_putc@plt>
   11c80:	b	11bc8 <ftello64@plt+0x6e4>
   11c84:	ldr	r5, [sp, #68]	; 0x44
   11c88:	ldr	ip, [sp, #60]	; 0x3c
   11c8c:	ldr	r0, [ip]
   11c90:	bl	11400 <fclose@plt>
   11c94:	mov	r0, fp
   11c98:	bl	114e4 <ftello64@plt>
   11c9c:	mvn	r2, #0
   11ca0:	mvn	r3, #0
   11ca4:	cmp	r1, r3
   11ca8:	cmpeq	r0, r2
   11cac:	strd	r0, [sp, #48]	; 0x30
   11cb0:	beq	11f60 <ftello64@plt+0xa7c>
   11cb4:	ldr	r3, [sp, #44]	; 0x2c
   11cb8:	ldr	r4, [r3]
   11cbc:	cmp	r4, #0
   11cc0:	beq	11ce0 <ftello64@plt+0x7fc>
   11cc4:	mov	r0, r4
   11cc8:	bl	16a0c <ftello64@plt+0x5528>
   11ccc:	cmp	r0, #0
   11cd0:	bne	11f6c <ftello64@plt+0xa88>
   11cd4:	ldr	r4, [r4, #116]	; 0x74
   11cd8:	cmp	r4, #0
   11cdc:	bne	11cc4 <ftello64@plt+0x7e0>
   11ce0:	mov	r0, fp
   11ce4:	bl	114e4 <ftello64@plt>
   11ce8:	strd	r0, [sp, #24]
   11cec:	mvn	r0, #0
   11cf0:	ldrd	r2, [sp, #24]
   11cf4:	mvn	r1, #0
   11cf8:	cmp	r3, r1
   11cfc:	cmpeq	r2, r0
   11d00:	beq	11f60 <ftello64@plt+0xa7c>
   11d04:	ldrd	r2, [sp, #48]	; 0x30
   11d08:	movw	r1, #34088	; 0x8528
   11d0c:	movw	ip, #34072	; 0x8518
   11d10:	movt	r1, #3
   11d14:	movt	ip, #3
   11d18:	movw	lr, #27924	; 0x6d14
   11d1c:	movt	lr, #3
   11d20:	ldr	r4, [r1]
   11d24:	ldrh	ip, [ip]
   11d28:	strd	r2, [sp]
   11d2c:	ldr	lr, [lr]
   11d30:	ldrd	r0, [sp, #48]	; 0x30
   11d34:	ldrd	r2, [sp, #24]
   11d38:	str	ip, [sp, #8]
   11d3c:	subs	r2, r2, r0
   11d40:	sbc	r3, r3, r1
   11d44:	str	lr, [sp, #12]
   11d48:	mov	r0, r4
   11d4c:	mov	r1, #0
   11d50:	bl	179ec <ftello64@plt+0x6508>
   11d54:	subs	r3, r0, #0
   11d58:	bne	11f6c <ftello64@plt+0xa88>
   11d5c:	mov	r0, fp
   11d60:	str	r3, [r8]
   11d64:	bl	11400 <fclose@plt>
   11d68:	subs	r4, r0, #0
   11d6c:	bne	11f60 <ftello64@plt+0xa7c>
   11d70:	ldr	r1, [r7]
   11d74:	movw	r8, #28092	; 0x6dbc
   11d78:	ldr	r0, [sl]
   11d7c:	movw	r6, #28112	; 0x6dd0
   11d80:	bl	19ca0 <ftello64@plt+0x87bc>
   11d84:	movt	r8, #3
   11d88:	movt	r6, #3
   11d8c:	subs	r7, r0, #0
   11d90:	bne	11f90 <ftello64@plt+0xaac>
   11d94:	ldr	r0, [r6]
   11d98:	bl	111f0 <free@plt>
   11d9c:	ldr	r1, [sp, #64]	; 0x40
   11da0:	ldr	r0, [r5]
   11da4:	str	r7, [r6]
   11da8:	bl	19a18 <ftello64@plt+0x8534>
   11dac:	ldr	ip, [sp, #56]	; 0x38
   11db0:	ldr	r0, [ip]
   11db4:	bl	111f0 <free@plt>
   11db8:	ldr	r0, [r8]
   11dbc:	bl	111f0 <free@plt>
   11dc0:	ldr	r0, [r5]
   11dc4:	bl	111f0 <free@plt>
   11dc8:	ldr	ip, [sp, #36]	; 0x24
   11dcc:	ldr	r2, [sp, #276]	; 0x114
   11dd0:	mov	r0, r7
   11dd4:	str	r7, [r5]
   11dd8:	ldr	r3, [ip]
   11ddc:	cmp	r2, r3
   11de0:	bne	11f8c <ftello64@plt+0xaa8>
   11de4:	add	sp, sp, #284	; 0x11c
   11de8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11dec:	bl	1b914 <ftello64@plt+0xa430>
   11df0:	cmp	r0, #0
   11df4:	beq	11b58 <ftello64@plt+0x674>
   11df8:	cmp	r0, #10
   11dfc:	ldreq	r1, [r7]
   11e00:	ldrne	r1, [r9]
   11e04:	b	11998 <ftello64@plt+0x4b4>
   11e08:	ldr	r9, [r6]
   11e0c:	mov	r0, r9
   11e10:	bl	11388 <strlen@plt>
   11e14:	add	r0, r0, #12
   11e18:	bl	11310 <malloc@plt>
   11e1c:	cmp	r0, #0
   11e20:	mov	r6, r0
   11e24:	str	r0, [r7]
   11e28:	beq	11ee8 <ftello64@plt+0xa04>
   11e2c:	mov	r1, r9
   11e30:	bl	11244 <stpcpy@plt>
   11e34:	rsb	r0, r6, r0
   11e38:	add	r2, r6, r0
   11e3c:	b	11e50 <ftello64@plt+0x96c>
   11e40:	ldrb	r3, [r2, #-1]!
   11e44:	cmp	r3, #47	; 0x2f
   11e48:	beq	11e58 <ftello64@plt+0x974>
   11e4c:	sub	r0, r0, #1
   11e50:	cmp	r0, #0
   11e54:	bgt	11e40 <ftello64@plt+0x95c>
   11e58:	mov	r2, #0
   11e5c:	strb	r2, [r6, r0]
   11e60:	b	11a38 <ftello64@plt+0x554>
   11e64:	mov	r0, r6
   11e68:	bl	11388 <strlen@plt>
   11e6c:	add	r0, r0, #1
   11e70:	bl	11310 <malloc@plt>
   11e74:	cmp	r0, #0
   11e78:	str	r0, [r9]
   11e7c:	beq	11ea0 <ftello64@plt+0x9bc>
   11e80:	mov	r1, r6
   11e84:	bl	112c8 <strcpy@plt>
   11e88:	b	1192c <ftello64@plt+0x448>
   11e8c:	ldr	r1, [r5]
   11e90:	mov	r0, #13
   11e94:	bl	12268 <ftello64@plt+0xd84>
   11e98:	ldr	r1, [r5]
   11e9c:	bl	12268 <ftello64@plt+0xd84>
   11ea0:	movw	r1, #3972	; 0xf84
   11ea4:	mov	r0, #4
   11ea8:	movt	r1, #2
   11eac:	bl	12268 <ftello64@plt+0xd84>
   11eb0:	ldr	r1, [r6]
   11eb4:	mov	r0, #10
   11eb8:	bl	12268 <ftello64@plt+0xd84>
   11ebc:	ldr	r1, [r6]
   11ec0:	mov	r0, #15
   11ec4:	bl	12268 <ftello64@plt+0xd84>
   11ec8:	movw	r1, #4156	; 0x103c
   11ecc:	mov	r0, #16
   11ed0:	movt	r1, #2
   11ed4:	bl	12268 <ftello64@plt+0xd84>
   11ed8:	movw	r1, #4124	; 0x101c
   11edc:	mov	r0, #16
   11ee0:	movt	r1, #2
   11ee4:	bl	12268 <ftello64@plt+0xd84>
   11ee8:	movw	r1, #3980	; 0xf8c
   11eec:	mov	r0, #4
   11ef0:	movt	r1, #2
   11ef4:	bl	12268 <ftello64@plt+0xd84>
   11ef8:	movw	r1, #3964	; 0xf7c
   11efc:	mov	r0, #4
   11f00:	movt	r1, #2
   11f04:	bl	12268 <ftello64@plt+0xd84>
   11f08:	movw	r1, #3936	; 0xf60
   11f0c:	mov	r0, #16
   11f10:	movt	r1, #2
   11f14:	bl	12268 <ftello64@plt+0xd84>
   11f18:	movw	r1, #3688	; 0xe68
   11f1c:	mov	r0, #16
   11f20:	movt	r1, #2
   11f24:	bl	12268 <ftello64@plt+0xd84>
   11f28:	movw	r1, #3888	; 0xf30
   11f2c:	mov	r0, #16
   11f30:	movt	r1, #2
   11f34:	bl	12268 <ftello64@plt+0xd84>
   11f38:	bl	12110 <ftello64@plt+0xc2c>
   11f3c:	mov	r0, #0
   11f40:	bl	11370 <exit@plt>
   11f44:	movw	r1, #4048	; 0xfd0
   11f48:	mov	r0, #16
   11f4c:	movt	r1, #2
   11f50:	bl	12268 <ftello64@plt+0xd84>
   11f54:	ldr	r1, [r9]
   11f58:	mov	r0, #13
   11f5c:	bl	12268 <ftello64@plt+0xd84>
   11f60:	ldr	r1, [r7]
   11f64:	mov	r0, #10
   11f68:	bl	12268 <ftello64@plt+0xd84>
   11f6c:	ldr	r1, [r7]
   11f70:	bl	12268 <ftello64@plt+0xd84>
   11f74:	movw	r1, #4212	; 0x1074
   11f78:	movt	r1, #2
   11f7c:	bl	12268 <ftello64@plt+0xd84>
   11f80:	movw	r1, #4324	; 0x10e4
   11f84:	movt	r1, #2
   11f88:	bl	12268 <ftello64@plt+0xd84>
   11f8c:	bl	11250 <__stack_chk_fail@plt>
   11f90:	ldr	ip, [r6]
   11f94:	movw	r2, #3540	; 0xdd4
   11f98:	ldr	r1, [sp, #40]	; 0x28
   11f9c:	movt	r2, #2
   11fa0:	movw	r3, #3564	; 0xdec
   11fa4:	movt	r3, #2
   11fa8:	ldr	r0, [r1]
   11fac:	mov	r1, #1
   11fb0:	str	ip, [sp]
   11fb4:	bl	113e8 <__fprintf_chk@plt>
   11fb8:	ldr	r0, [r6]
   11fbc:	bl	111f0 <free@plt>
   11fc0:	movw	r1, #4348	; 0x10fc
   11fc4:	mov	r0, r7
   11fc8:	movt	r1, #2
   11fcc:	str	r4, [r6]
   11fd0:	bl	12268 <ftello64@plt+0xd84>
   11fd4:	andeq	r5, r3, r4, asr r1
   11fd8:	andeq	r0, r2, r0, ror #26
   11fdc:	mov	fp, #0
   11fe0:	mov	lr, #0
   11fe4:	pop	{r1}		; (ldr r1, [sp], #4)
   11fe8:	mov	r2, sp
   11fec:	push	{r2}		; (str r2, [sp, #-4]!)
   11ff0:	push	{r0}		; (str r0, [sp, #-4]!)
   11ff4:	ldr	ip, [pc, #16]	; 1200c <ftello64@plt+0xb28>
   11ff8:	push	{ip}		; (str ip, [sp, #-4]!)
   11ffc:	ldr	r0, [pc, #12]	; 12010 <ftello64@plt+0xb2c>
   12000:	ldr	r3, [pc, #12]	; 12014 <ftello64@plt+0xb30>
   12004:	bl	1131c <__libc_start_main@plt>
   12008:	bl	114b4 <abort@plt>
   1200c:	andeq	r0, r2, r0, lsr #26
   12010:	strdeq	r1, [r1], -r0
   12014:			; <UNDEFINED> instruction: 0x00020cbc
   12018:	ldr	r3, [pc, #20]	; 12034 <ftello64@plt+0xb50>
   1201c:	ldr	r2, [pc, #20]	; 12038 <ftello64@plt+0xb54>
   12020:	add	r3, pc, r3
   12024:	ldr	r2, [r3, r2]
   12028:	cmp	r2, #0
   1202c:	bxeq	lr
   12030:	b	11340 <__gmon_start__@plt>
   12034:	ldrdeq	r2, [r2], -r8
   12038:	andeq	r0, r0, r0, lsr r1
   1203c:	push	{r3, lr}
   12040:	movw	r0, #21616	; 0x5470
   12044:	ldr	r3, [pc, #36]	; 12070 <ftello64@plt+0xb8c>
   12048:	movt	r0, #3
   1204c:	rsb	r3, r0, r3
   12050:	cmp	r3, #6
   12054:	popls	{r3, pc}
   12058:	movw	r3, #0
   1205c:	movt	r3, #0
   12060:	cmp	r3, #0
   12064:	popeq	{r3, pc}
   12068:	blx	r3
   1206c:	pop	{r3, pc}
   12070:	andeq	r5, r3, r3, ror r4
   12074:	push	{r3, lr}
   12078:	movw	r0, #21616	; 0x5470
   1207c:	movw	r3, #21616	; 0x5470
   12080:	movt	r0, #3
   12084:	movt	r3, #3
   12088:	rsb	r3, r0, r3
   1208c:	asr	r3, r3, #2
   12090:	add	r3, r3, r3, lsr #31
   12094:	asrs	r1, r3, #1
   12098:	popeq	{r3, pc}
   1209c:	movw	r2, #0
   120a0:	movt	r2, #0
   120a4:	cmp	r2, #0
   120a8:	popeq	{r3, pc}
   120ac:	blx	r2
   120b0:	pop	{r3, pc}
   120b4:	push	{r4, lr}
   120b8:	movw	r4, #21640	; 0x5488
   120bc:	movt	r4, #3
   120c0:	ldrb	r3, [r4]
   120c4:	cmp	r3, #0
   120c8:	popne	{r4, pc}
   120cc:	bl	1203c <ftello64@plt+0xb58>
   120d0:	mov	r3, #1
   120d4:	strb	r3, [r4]
   120d8:	pop	{r4, pc}
   120dc:	movw	r0, #20220	; 0x4efc
   120e0:	movt	r0, #3
   120e4:	push	{r3, lr}
   120e8:	ldr	r3, [r0]
   120ec:	cmp	r3, #0
   120f0:	beq	12108 <ftello64@plt+0xc24>
   120f4:	movw	r3, #0
   120f8:	movt	r3, #0
   120fc:	cmp	r3, #0
   12100:	beq	12108 <ftello64@plt+0xc24>
   12104:	blx	r3
   12108:	pop	{r3, lr}
   1210c:	b	12074 <ftello64@plt+0xb90>
   12110:	push	{r4, r5, r6, lr}
   12114:	movw	r5, #21636	; 0x5484
   12118:	ldr	r4, [pc, #56]	; 12158 <ftello64@plt+0xc74>
   1211c:	movt	r5, #3
   12120:	add	r6, r4, #48	; 0x30
   12124:	ldr	r1, [r4, #4]!
   12128:	movw	r2, #3456	; 0xd80
   1212c:	movw	r3, #3460	; 0xd84
   12130:	movt	r2, #2
   12134:	movt	r3, #2
   12138:	mov	r0, #1
   1213c:	bl	113dc <__printf_chk@plt>
   12140:	mov	r0, #10
   12144:	ldr	r1, [r5]
   12148:	bl	1128c <_IO_putc@plt>
   1214c:	cmp	r4, r6
   12150:	bne	12124 <ftello64@plt+0xc40>
   12154:	pop	{r4, r5, r6, pc}
   12158:	andeq	r0, r2, r0, lsr sp
   1215c:	mov	r0, #0
   12160:	bx	lr
   12164:	push	{r3, r4, r5, lr}
   12168:	movw	r3, #21336	; 0x5358
   1216c:	movt	r3, #3
   12170:	mov	r5, r1
   12174:	ldr	r3, [r3]
   12178:	cmp	r3, #0
   1217c:	popeq	{r3, r4, r5, pc}
   12180:	movw	r4, #28936	; 0x7108
   12184:	movt	r4, #3
   12188:	ldr	r1, [r4]
   1218c:	bl	1149c <fputs@plt>
   12190:	cmp	r5, #0
   12194:	bne	121b4 <ftello64@plt+0xcd0>
   12198:	movw	r3, #27944	; 0x6d28
   1219c:	movt	r3, #3
   121a0:	mov	r2, #1
   121a4:	ldr	r0, [r4]
   121a8:	str	r2, [r3]
   121ac:	pop	{r3, r4, r5, lr}
   121b0:	b	111d8 <fflush@plt>
   121b4:	ldr	r1, [r4]
   121b8:	mov	r0, #10
   121bc:	bl	11448 <fputc@plt>
   121c0:	movw	r3, #27944	; 0x6d28
   121c4:	movt	r3, #3
   121c8:	mov	r2, #0
   121cc:	ldr	r0, [r4]
   121d0:	str	r2, [r3]
   121d4:	pop	{r3, r4, r5, lr}
   121d8:	b	111d8 <fflush@plt>
   121dc:	movw	r2, #21336	; 0x5358
   121e0:	movt	r2, #3
   121e4:	push	{r4, r5, r6, r7, lr}
   121e8:	mov	r7, r0
   121ec:	ldr	r2, [r2]
   121f0:	sub	sp, sp, #12
   121f4:	mov	r6, r1
   121f8:	cmp	r2, #0
   121fc:	beq	12250 <ftello64@plt+0xd6c>
   12200:	movw	r5, #27944	; 0x6d28
   12204:	movt	r5, #3
   12208:	movw	r4, #28936	; 0x7108
   1220c:	movt	r4, #3
   12210:	ldr	r3, [r5]
   12214:	cmp	r3, #0
   12218:	bne	12258 <ftello64@plt+0xd74>
   1221c:	mov	r3, r7
   12220:	ldr	r0, [r4]
   12224:	str	r6, [sp]
   12228:	mov	r1, #1
   1222c:	movw	r2, #3476	; 0xd94
   12230:	movt	r2, #2
   12234:	bl	113e8 <__fprintf_chk@plt>
   12238:	mov	r3, #0
   1223c:	ldr	r0, [r4]
   12240:	str	r3, [r5]
   12244:	add	sp, sp, #12
   12248:	pop	{r4, r5, r6, r7, lr}
   1224c:	b	111d8 <fflush@plt>
   12250:	add	sp, sp, #12
   12254:	pop	{r4, r5, r6, r7, pc}
   12258:	ldr	r1, [r4]
   1225c:	mov	r0, #10
   12260:	bl	11448 <fputc@plt>
   12264:	b	1221c <ftello64@plt+0xd38>
   12268:	push	{r4, r5, r6, r7, lr}
   1226c:	lsl	r6, r0, #1
   12270:	add	r3, r6, r0
   12274:	movw	r5, #21360	; 0x5370
   12278:	movt	r5, #3
   1227c:	sub	sp, sp, #12
   12280:	add	r3, r5, r3, lsl #2
   12284:	mov	r4, r0
   12288:	mov	r7, r1
   1228c:	ldr	r3, [r3, #8]
   12290:	tst	r3, #16
   12294:	bne	1231c <ftello64@plt+0xe38>
   12298:	add	r6, r6, r4
   1229c:	movw	r3, #28936	; 0x7108
   122a0:	movt	r3, #3
   122a4:	str	r7, [sp]
   122a8:	add	r5, r5, r6, lsl #2
   122ac:	movw	r2, #3500	; 0xdac
   122b0:	ldr	r0, [r3]
   122b4:	movt	r2, #2
   122b8:	ldr	r3, [r5, #4]
   122bc:	mov	r1, #1
   122c0:	bl	113e8 <__fprintf_chk@plt>
   122c4:	movw	r3, #21644	; 0x548c
   122c8:	movt	r3, #3
   122cc:	ldr	r0, [r3]
   122d0:	cmp	r0, #0
   122d4:	beq	122dc <ftello64@plt+0xdf8>
   122d8:	bl	11400 <fclose@plt>
   122dc:	movw	r5, #28112	; 0x6dd0
   122e0:	movt	r5, #3
   122e4:	ldr	r0, [r5]
   122e8:	cmp	r0, #0
   122ec:	beq	122fc <ftello64@plt+0xe18>
   122f0:	bl	199c4 <ftello64@plt+0x84e0>
   122f4:	ldr	r0, [r5]
   122f8:	bl	111f0 <free@plt>
   122fc:	movw	r3, #34092	; 0x852c
   12300:	movt	r3, #3
   12304:	ldr	r0, [r3]
   12308:	cmp	r0, #0
   1230c:	beq	12314 <ftello64@plt+0xe30>
   12310:	bl	111f0 <free@plt>
   12314:	mov	r0, r4
   12318:	bl	11370 <exit@plt>
   1231c:	movw	r0, #3484	; 0xd9c
   12320:	movt	r0, #2
   12324:	bl	11280 <perror@plt>
   12328:	b	12298 <ftello64@plt+0xdb4>
   1232c:	push	{r3, lr}
   12330:	bl	1ff38 <ftello64@plt+0xea54>
   12334:	movw	r3, #28936	; 0x7108
   12338:	movt	r3, #3
   1233c:	mov	r0, #10
   12340:	ldr	r1, [r3]
   12344:	bl	1128c <_IO_putc@plt>
   12348:	movw	r1, #3528	; 0xdc8
   1234c:	mov	r0, #9
   12350:	movt	r1, #2
   12354:	bl	12268 <ftello64@plt+0xd84>
   12358:	push	{r4, r5, r6, lr}
   1235c:	mov	r5, r0
   12360:	sub	sp, sp, #8
   12364:	mov	r0, r1
   12368:	mov	r4, r1
   1236c:	mov	r1, r5
   12370:	bl	19ca0 <ftello64@plt+0x87bc>
   12374:	subs	r6, r0, #0
   12378:	bne	123a4 <ftello64@plt+0xec0>
   1237c:	movw	r3, #28088	; 0x6db8
   12380:	movt	r3, #3
   12384:	ldr	r1, [r3]
   12388:	cmp	r1, #0
   1238c:	beq	12398 <ftello64@plt+0xeb4>
   12390:	mov	r0, r4
   12394:	bl	19a18 <ftello64@plt+0x8534>
   12398:	mov	r0, #0
   1239c:	add	sp, sp, #8
   123a0:	pop	{r4, r5, r6, pc}
   123a4:	movw	r3, #28936	; 0x7108
   123a8:	movt	r3, #3
   123ac:	movw	r4, #28112	; 0x6dd0
   123b0:	movt	r4, #3
   123b4:	mov	r1, #1
   123b8:	str	r5, [sp]
   123bc:	movw	r2, #3540	; 0xdd4
   123c0:	ldr	r0, [r3]
   123c4:	movt	r2, #2
   123c8:	movw	r3, #3564	; 0xdec
   123cc:	movt	r3, #2
   123d0:	bl	113e8 <__fprintf_chk@plt>
   123d4:	ldr	r0, [r4]
   123d8:	bl	111f0 <free@plt>
   123dc:	movw	r1, #3588	; 0xe04
   123e0:	mov	r0, r6
   123e4:	movt	r1, #2
   123e8:	mov	r3, #0
   123ec:	str	r3, [r4]
   123f0:	bl	12268 <ftello64@plt+0xd84>
   123f4:	push	{lr}		; (str lr, [sp, #-4]!)
   123f8:	movw	r2, #28936	; 0x7108
   123fc:	sub	sp, sp, #12
   12400:	movt	r2, #3
   12404:	mov	r3, r0
   12408:	str	r1, [sp]
   1240c:	mov	r1, #1
   12410:	ldr	r0, [r2]
   12414:	movw	r2, #3540	; 0xdd4
   12418:	movt	r2, #2
   1241c:	bl	113e8 <__fprintf_chk@plt>
   12420:	add	sp, sp, #12
   12424:	pop	{pc}		; (ldr pc, [sp], #4)
   12428:	push	{r4, lr}
   1242c:	mov	r3, r0
   12430:	ldr	r0, [r1]
   12434:	sub	sp, sp, #16
   12438:	movw	r4, #21616	; 0x5470
   1243c:	movt	r4, #3
   12440:	str	r0, [sp]
   12444:	add	r0, sp, #8
   12448:	ldrb	r2, [sp]
   1244c:	ldr	r1, [r4]
   12450:	cmp	r2, #80	; 0x50
   12454:	strbeq	r2, [sp]
   12458:	ldrb	r2, [sp, #1]
   1245c:	str	r1, [sp, #12]
   12460:	mov	r1, #1
   12464:	cmp	r2, #75	; 0x4b
   12468:	strbeq	r2, [sp, #1]
   1246c:	mov	r2, #4
   12470:	bl	112e0 <fread@plt>
   12474:	cmp	r0, #4
   12478:	beq	12498 <ftello64@plt+0xfb4>
   1247c:	mov	r0, #0
   12480:	ldr	r2, [sp, #12]
   12484:	ldr	r3, [r4]
   12488:	cmp	r2, r3
   1248c:	bne	124e0 <ftello64@plt+0xffc>
   12490:	add	sp, sp, #16
   12494:	pop	{r4, pc}
   12498:	ldrb	r2, [sp]
   1249c:	ldrb	r3, [sp, #8]
   124a0:	cmp	r2, r3
   124a4:	bne	1247c <ftello64@plt+0xf98>
   124a8:	ldrb	r2, [sp, #1]
   124ac:	ldrb	r3, [sp, #9]
   124b0:	cmp	r2, r3
   124b4:	bne	1247c <ftello64@plt+0xf98>
   124b8:	ldrb	r2, [sp, #2]
   124bc:	ldrb	r3, [sp, #10]
   124c0:	cmp	r2, r3
   124c4:	bne	1247c <ftello64@plt+0xf98>
   124c8:	ldrb	r0, [sp, #3]
   124cc:	ldrb	r3, [sp, #11]
   124d0:	subs	r3, r0, r3
   124d4:	rsbs	r0, r3, #0
   124d8:	adcs	r0, r0, r3
   124dc:	b	12480 <ftello64@plt+0xf9c>
   124e0:	bl	11250 <__stack_chk_fail@plt>
   124e4:	ldr	r3, [r0]
   124e8:	ldr	r2, [r1]
   124ec:	ldr	r0, [r3, #92]	; 0x5c
   124f0:	ldr	ip, [r3, #76]	; 0x4c
   124f4:	ldr	r1, [r2, #92]	; 0x5c
   124f8:	cmp	r0, #0
   124fc:	ldr	r3, [r2, #76]	; 0x4c
   12500:	moveq	r0, ip
   12504:	cmp	r1, #0
   12508:	moveq	r1, r3
   1250c:	b	1e92c <ftello64@plt+0xd448>
   12510:	ldr	r2, [r0]
   12514:	ldr	r3, [r1]
   12518:	ldr	r0, [r2, #76]	; 0x4c
   1251c:	ldr	r1, [r3, #76]	; 0x4c
   12520:	b	1e92c <ftello64@plt+0xd448>
   12524:	push	{r4, r5, r6, lr}
   12528:	mov	r4, r0
   1252c:	bl	11238 <_IO_getc@plt>
   12530:	cmn	r0, #1
   12534:	mov	r3, r0
   12538:	movwne	r6, #21648	; 0x5490
   1253c:	movtne	r6, #3
   12540:	bne	1255c <ftello64@plt+0x1078>
   12544:	b	125f4 <ftello64@plt+0x1110>
   12548:	mov	r0, r4
   1254c:	bl	11238 <_IO_getc@plt>
   12550:	cmn	r0, #1
   12554:	mov	r3, r0
   12558:	beq	125f4 <ftello64@plt+0x1110>
   1255c:	cmp	r3, #80	; 0x50
   12560:	bne	12548 <ftello64@plt+0x1064>
   12564:	mov	r0, r4
   12568:	strb	r3, [r6]
   1256c:	bl	11238 <_IO_getc@plt>
   12570:	movw	r5, #21648	; 0x5490
   12574:	movt	r5, #3
   12578:	cmn	r0, #1
   1257c:	mov	r3, r0
   12580:	beq	125f4 <ftello64@plt+0x1110>
   12584:	cmp	r0, #75	; 0x4b
   12588:	beq	12598 <ftello64@plt+0x10b4>
   1258c:	mov	r1, r4
   12590:	bl	113a0 <ungetc@plt>
   12594:	b	12548 <ftello64@plt+0x1064>
   12598:	mov	r0, r4
   1259c:	strb	r3, [r6, #1]
   125a0:	bl	11238 <_IO_getc@plt>
   125a4:	cmn	r0, #1
   125a8:	mov	r3, r0
   125ac:	beq	125f4 <ftello64@plt+0x1110>
   125b0:	cmp	r0, #80	; 0x50
   125b4:	beq	12604 <ftello64@plt+0x1120>
   125b8:	cmp	r0, #15
   125bc:	bgt	1255c <ftello64@plt+0x1078>
   125c0:	mov	r0, r4
   125c4:	strb	r3, [r6, #2]
   125c8:	bl	11238 <_IO_getc@plt>
   125cc:	cmn	r0, #1
   125d0:	mov	r3, r0
   125d4:	beq	125f4 <ftello64@plt+0x1110>
   125d8:	cmp	r0, #80	; 0x50
   125dc:	beq	12604 <ftello64@plt+0x1120>
   125e0:	cmp	r0, #15
   125e4:	bgt	1255c <ftello64@plt+0x1078>
   125e8:	strb	r0, [r5, #3]
   125ec:	mov	r0, #1
   125f0:	pop	{r4, r5, r6, pc}
   125f4:	mov	r0, r4
   125f8:	bl	11208 <ferror@plt>
   125fc:	mov	r0, #0
   12600:	pop	{r4, r5, r6, pc}
   12604:	mov	r0, #80	; 0x50
   12608:	mov	r1, r4
   1260c:	bl	113a0 <ungetc@plt>
   12610:	mov	r3, #80	; 0x50
   12614:	b	1255c <ftello64@plt+0x1078>
   12618:	ldr	ip, [r2]
   1261c:	push	{r3, r4, r5, r6, r7, lr}
   12620:	cmp	ip, #0
   12624:	mov	r4, r3
   12628:	mov	r7, r2
   1262c:	mov	r6, r0
   12630:	mov	r5, r1
   12634:	ldr	r3, [sp, #24]
   12638:	beq	126c4 <ftello64@plt+0x11e0>
   1263c:	ldr	r1, [r3]
   12640:	ldr	r0, [r4]
   12644:	sub	r2, r1, #9
   12648:	cmp	r0, r2
   1264c:	bhi	1269c <ftello64@plt+0x11b8>
   12650:	add	r2, ip, r0
   12654:	lsr	r1, r6, #16
   12658:	lsr	r3, r5, #16
   1265c:	strb	r6, [ip, r0]
   12660:	strb	r5, [r2, #4]
   12664:	lsr	r0, r1, #8
   12668:	strb	r1, [r2, #2]
   1266c:	ubfx	r6, r6, #8, #8
   12670:	strb	r0, [r2, #3]
   12674:	lsr	r1, r3, #8
   12678:	strb	r6, [r2, #1]
   1267c:	ubfx	r5, r5, #8, #8
   12680:	strb	r3, [r2, #6]
   12684:	strb	r5, [r2, #5]
   12688:	strb	r1, [r2, #7]
   1268c:	ldr	r3, [r4]
   12690:	add	r3, r3, #8
   12694:	str	r3, [r4]
   12698:	pop	{r3, r4, r5, r6, r7, pc}
   1269c:	add	r1, r1, #1024	; 0x400
   126a0:	mov	r0, ip
   126a4:	str	r1, [r3]
   126a8:	bl	11274 <realloc@plt>
   126ac:	cmp	r0, #0
   126b0:	str	r0, [r7]
   126b4:	beq	126dc <ftello64@plt+0x11f8>
   126b8:	mov	ip, r0
   126bc:	ldr	r0, [r4]
   126c0:	b	12650 <ftello64@plt+0x116c>
   126c4:	mov	r0, #1024	; 0x400
   126c8:	str	r0, [r3]
   126cc:	bl	11310 <malloc@plt>
   126d0:	cmp	r0, #0
   126d4:	str	r0, [r7]
   126d8:	bne	126b8 <ftello64@plt+0x11d4>
   126dc:	mov	r0, #4
   126e0:	movw	r1, #9468	; 0x24fc
   126e4:	movt	r1, #2
   126e8:	bl	12268 <ftello64@plt+0xd84>
   126ec:	ldr	ip, [r7]
   126f0:	ldr	r0, [r4]
   126f4:	b	12650 <ftello64@plt+0x116c>
   126f8:	movw	r2, #21648	; 0x5490
   126fc:	movt	r2, #3
   12700:	push	{lr}		; (str lr, [sp, #-4]!)
   12704:	sub	sp, sp, #20
   12708:	ldr	r1, [r2]
   1270c:	movw	r3, #21616	; 0x5470
   12710:	ldr	r0, [r0]
   12714:	movt	r3, #3
   12718:	uxtb	r2, r1
   1271c:	str	r1, [sp]
   12720:	ldrb	r1, [sp, #1]
   12724:	cmp	r2, #80	; 0x50
   12728:	str	r0, [sp, #8]
   1272c:	strbeq	r2, [sp]
   12730:	cmp	r1, #75	; 0x4b
   12734:	ldrb	r0, [sp, #9]
   12738:	strbeq	r1, [sp, #1]
   1273c:	ldrb	r1, [sp, #8]
   12740:	ldr	ip, [r3]
   12744:	cmp	r1, #80	; 0x50
   12748:	strbeq	r1, [sp, #8]
   1274c:	cmp	r0, #75	; 0x4b
   12750:	strbeq	r0, [sp, #9]
   12754:	cmp	r2, r1
   12758:	str	ip, [sp, #12]
   1275c:	bne	127ac <ftello64@plt+0x12c8>
   12760:	ldrb	r1, [sp, #1]
   12764:	ldrb	r2, [sp, #9]
   12768:	cmp	r1, r2
   1276c:	bne	127ac <ftello64@plt+0x12c8>
   12770:	ldrb	r1, [sp, #2]
   12774:	ldrb	r2, [sp, #10]
   12778:	cmp	r1, r2
   1277c:	bne	127ac <ftello64@plt+0x12c8>
   12780:	ldrb	r0, [sp, #3]
   12784:	ldrb	r2, [sp, #11]
   12788:	subs	r2, r0, r2
   1278c:	rsbs	r0, r2, #0
   12790:	adcs	r0, r0, r2
   12794:	ldr	r2, [sp, #12]
   12798:	ldr	r3, [r3]
   1279c:	cmp	r2, r3
   127a0:	bne	127b4 <ftello64@plt+0x12d0>
   127a4:	add	sp, sp, #20
   127a8:	pop	{pc}		; (ldr pc, [sp], #4)
   127ac:	mov	r0, #0
   127b0:	b	12794 <ftello64@plt+0x12b0>
   127b4:	bl	11250 <__stack_chk_fail@plt>
   127b8:	ldr	ip, [r0, #64]	; 0x40
   127bc:	mov	r1, r0
   127c0:	push	{r4, r5, r6, r7, r8, r9}
   127c4:	mov	r0, #0
   127c8:	movw	r6, #28168	; 0x6e08
   127cc:	cmp	ip, r0
   127d0:	movt	r6, #3
   127d4:	ldrh	r4, [r1, #34]	; 0x22
   127d8:	str	r0, [r6]
   127dc:	beq	128fc <ftello64@plt+0x1418>
   127e0:	sub	r4, r4, #4
   127e4:	add	r4, ip, r4
   127e8:	cmp	ip, r4
   127ec:	bcc	12804 <ftello64@plt+0x1320>
   127f0:	b	128f4 <ftello64@plt+0x1410>
   127f4:	add	r3, r3, #4
   127f8:	add	ip, ip, r3
   127fc:	cmp	r4, ip
   12800:	bls	128fc <ftello64@plt+0x1418>
   12804:	ldrb	r0, [ip, #1]
   12808:	ldrb	r3, [ip]
   1280c:	ldrb	r2, [ip, #3]
   12810:	orr	r0, r3, r0, lsl #8
   12814:	ldrb	r3, [ip, #2]
   12818:	cmp	r0, #1
   1281c:	orr	r3, r3, r2, lsl #8
   12820:	bne	127f4 <ftello64@plt+0x1310>
   12824:	ldrd	r2, [r1, #24]
   12828:	mvn	r4, #0
   1282c:	mov	r5, #0
   12830:	mov	r0, #1
   12834:	cmp	r3, r5
   12838:	cmpeq	r2, r4
   1283c:	str	r0, [r6]
   12840:	addne	r6, ip, #4
   12844:	bne	12890 <ftello64@plt+0x13ac>
   12848:	ldrb	r7, [ip, #11]
   1284c:	add	r6, ip, #12
   12850:	ldrb	r0, [ip, #10]
   12854:	mov	r2, #0
   12858:	ldrb	r5, [ip, #9]
   1285c:	ldrb	r4, [ip, #8]
   12860:	orr	r7, r0, r7, lsl #8
   12864:	ldrb	r9, [ip, #7]
   12868:	ldrb	r0, [ip, #5]
   1286c:	orr	r5, r4, r5, lsl #8
   12870:	ldrb	r8, [ip, #6]
   12874:	orr	r3, r5, r7, lsl #16
   12878:	ldrb	r4, [ip, #4]
   1287c:	orr	ip, r8, r9, lsl #8
   12880:	orr	r0, r4, r0, lsl #8
   12884:	orr	r0, r0, ip, lsl #16
   12888:	orr	r2, r2, r0
   1288c:	strd	r2, [r1, #24]
   12890:	ldrd	r2, [r1, #16]
   12894:	mvn	r4, #0
   12898:	mov	r5, #0
   1289c:	cmp	r3, r5
   128a0:	cmpeq	r2, r4
   128a4:	movne	r0, #1
   128a8:	bne	128f4 <ftello64@plt+0x1410>
   128ac:	ldrb	r8, [r6, #7]
   128b0:	mov	r0, #1
   128b4:	ldrb	ip, [r6, #6]
   128b8:	mov	r2, #0
   128bc:	ldrb	r7, [r6, #5]
   128c0:	ldrb	r5, [r6, #4]
   128c4:	orr	r8, ip, r8, lsl #8
   128c8:	ldrb	r9, [r6, #3]
   128cc:	ldrb	r4, [r6, #2]
   128d0:	orr	r7, r5, r7, lsl #8
   128d4:	ldrb	ip, [r6, #1]
   128d8:	orr	r3, r7, r8, lsl #16
   128dc:	ldrb	r5, [r6]
   128e0:	orr	r4, r4, r9, lsl #8
   128e4:	orr	ip, r5, ip, lsl #8
   128e8:	orr	ip, ip, r4, lsl #16
   128ec:	orr	r2, r2, ip
   128f0:	strd	r2, [r1, #16]
   128f4:	pop	{r4, r5, r6, r7, r8, r9}
   128f8:	bx	lr
   128fc:	mov	r0, #0
   12900:	pop	{r4, r5, r6, r7, r8, r9}
   12904:	bx	lr
   12908:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1290c:	mov	r5, r0
   12910:	ldr	r4, [r0, #64]	; 0x40
   12914:	sub	sp, sp, #16
   12918:	ldrh	r0, [r0, #34]	; 0x22
   1291c:	cmp	r4, #0
   12920:	beq	129a8 <ftello64@plt+0x14c4>
   12924:	sub	r0, r0, #4
   12928:	add	r0, r4, r0
   1292c:	cmp	r4, r0
   12930:	bcs	129a8 <ftello64@plt+0x14c4>
   12934:	ldrb	r2, [r4, #1]
   12938:	movw	ip, #28789	; 0x7075
   1293c:	b	12954 <ftello64@plt+0x1470>
   12940:	add	r3, r3, #4
   12944:	add	r4, r4, r3
   12948:	cmp	r4, r0
   1294c:	bcs	129a8 <ftello64@plt+0x14c4>
   12950:	ldrb	r2, [r4, #1]
   12954:	ldrb	r3, [r4]
   12958:	ldrb	r1, [r4, #3]
   1295c:	orr	r2, r3, r2, lsl #8
   12960:	ldrb	r3, [r4, #2]
   12964:	sxth	r2, r2
   12968:	orr	r3, r3, r1, lsl #8
   1296c:	cmp	r2, ip
   12970:	bne	12940 <ftello64@plt+0x145c>
   12974:	mov	r3, #0
   12978:	str	r3, [r5, #88]	; 0x58
   1297c:	ldrb	r3, [r4, #4]
   12980:	ldrb	r9, [r4, #2]
   12984:	cmp	r3, #1
   12988:	ldrb	sl, [r4, #3]
   1298c:	bls	129b8 <ftello64@plt+0x14d4>
   12990:	ldr	r1, [r5, #84]	; 0x54
   12994:	movw	r0, #9488	; 0x2510
   12998:	movt	r0, #2
   1299c:	add	sp, sp, #16
   129a0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   129a4:	b	123f4 <ftello64@plt+0xf10>
   129a8:	mov	r3, #0
   129ac:	str	r3, [r5, #88]	; 0x58
   129b0:	add	sp, sp, #16
   129b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   129b8:	ldrb	r8, [r4, #8]
   129bc:	ldrb	r3, [r4, #7]
   129c0:	ldrb	r2, [r4, #6]
   129c4:	ldr	r7, [r5, #76]	; 0x4c
   129c8:	orr	r8, r3, r8, lsl #8
   129cc:	ldrb	r3, [r4, #5]
   129d0:	mov	r0, r7
   129d4:	orr	r3, r3, r2, lsl #8
   129d8:	orr	r8, r3, r8, lsl #16
   129dc:	bl	11388 <strlen@plt>
   129e0:	add	r0, r0, #1
   129e4:	bl	11310 <malloc@plt>
   129e8:	subs	r6, r0, #0
   129ec:	beq	12b20 <ftello64@plt+0x163c>
   129f0:	mov	r1, r7
   129f4:	mov	r0, r6
   129f8:	bl	11244 <stpcpy@plt>
   129fc:	mov	r1, r6
   12a00:	rsb	r2, r6, r0
   12a04:	mov	r0, #0
   12a08:	bl	1f1a0 <ftello64@plt+0xdcbc>
   12a0c:	mov	r7, r0
   12a10:	mov	r0, r6
   12a14:	bl	111f0 <free@plt>
   12a18:	cmp	r8, r7
   12a1c:	beq	12ac0 <ftello64@plt+0x15dc>
   12a20:	movw	r3, #21316	; 0x5344
   12a24:	movt	r3, #3
   12a28:	ldr	r3, [r3]
   12a2c:	cmp	r3, #1
   12a30:	beq	12b38 <ftello64@plt+0x1654>
   12a34:	cmp	r3, #0
   12a38:	bne	129b0 <ftello64@plt+0x14cc>
   12a3c:	ldr	r2, [r5, #84]	; 0x54
   12a40:	movw	r4, #28940	; 0x710c
   12a44:	movt	r4, #3
   12a48:	mov	r1, #1
   12a4c:	movw	r3, #9604	; 0x2584
   12a50:	movt	r3, #2
   12a54:	str	r2, [sp]
   12a58:	mov	r0, r4
   12a5c:	movw	r2, #5105	; 0x13f1
   12a60:	bl	113c4 <__sprintf_chk@plt>
   12a64:	mov	r0, r4
   12a68:	bl	11388 <strlen@plt>
   12a6c:	mov	r2, #72	; 0x48
   12a70:	movw	r1, #9640	; 0x25a8
   12a74:	movt	r1, #2
   12a78:	add	r3, r4, r0
   12a7c:	mov	r0, r3
   12a80:	bl	11214 <memcpy@plt>
   12a84:	mov	r2, #74	; 0x4a
   12a88:	movw	r1, #9712	; 0x25f0
   12a8c:	movt	r1, #2
   12a90:	add	r0, r0, #71	; 0x47
   12a94:	bl	11214 <memcpy@plt>
   12a98:	mov	r0, r4
   12a9c:	movw	r1, #12292	; 0x3004
   12aa0:	movt	r1, #2
   12aa4:	bl	123f4 <ftello64@plt+0xf10>
   12aa8:	movw	r1, #9788	; 0x263c
   12aac:	mov	r0, #3
   12ab0:	movt	r1, #2
   12ab4:	add	sp, sp, #16
   12ab8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   12abc:	b	12268 <ftello64@plt+0xd84>
   12ac0:	orr	r6, r9, sl, lsl #8
   12ac4:	sub	r6, r6, #5
   12ac8:	uxth	r6, r6
   12acc:	cmp	r6, #0
   12ad0:	beq	12b00 <ftello64@plt+0x161c>
   12ad4:	add	r0, r6, #1
   12ad8:	bl	11310 <malloc@plt>
   12adc:	subs	r7, r0, #0
   12ae0:	beq	129b0 <ftello64@plt+0x14cc>
   12ae4:	add	r1, r4, #9
   12ae8:	mov	r2, r6
   12aec:	bl	113d0 <strncpy@plt>
   12af0:	mov	r3, #0
   12af4:	strb	r3, [r7, r6]
   12af8:	str	r7, [r5, #88]	; 0x58
   12afc:	b	129b0 <ftello64@plt+0x14cc>
   12b00:	ldrh	r0, [r5, #32]
   12b04:	add	r0, r0, #1
   12b08:	bl	11310 <malloc@plt>
   12b0c:	subs	r7, r0, #0
   12b10:	beq	129b0 <ftello64@plt+0x14cc>
   12b14:	ldr	r1, [r5, #60]	; 0x3c
   12b18:	bl	112c8 <strcpy@plt>
   12b1c:	b	12af8 <ftello64@plt+0x1614>
   12b20:	movw	r1, #9536	; 0x2540
   12b24:	mov	r0, #4
   12b28:	movt	r1, #2
   12b2c:	bl	12268 <ftello64@plt+0xd84>
   12b30:	ldr	r7, [r5, #76]	; 0x4c
   12b34:	b	129f0 <ftello64@plt+0x150c>
   12b38:	movw	r0, #9552	; 0x2550
   12b3c:	ldr	r1, [r5, #84]	; 0x54
   12b40:	movt	r0, #2
   12b44:	b	1299c <ftello64@plt+0x14b8>
   12b48:	push	{r4, r5, r6, lr}
   12b4c:	mov	r6, r0
   12b50:	bl	11388 <strlen@plt>
   12b54:	mov	r4, r0
   12b58:	add	r0, r0, #5
   12b5c:	bl	11310 <malloc@plt>
   12b60:	subs	r5, r0, #0
   12b64:	beq	12bb0 <ftello64@plt+0x16cc>
   12b68:	mov	r1, r6
   12b6c:	add	r2, r4, #1
   12b70:	bl	11214 <memcpy@plt>
   12b74:	movw	r3, #28360	; 0x6ec8
   12b78:	movt	r3, #3
   12b7c:	ldr	r3, [r3]
   12b80:	cmp	r3, #0
   12b84:	bne	12bb0 <ftello64@plt+0x16cc>
   12b88:	mov	r1, #47	; 0x2f
   12b8c:	mov	r0, r5
   12b90:	bl	1143c <strrchr@plt>
   12b94:	mov	r1, #46	; 0x2e
   12b98:	cmp	r0, #0
   12b9c:	addne	r0, r0, #1
   12ba0:	moveq	r0, r5
   12ba4:	bl	1143c <strrchr@plt>
   12ba8:	cmp	r0, #0
   12bac:	beq	12bb8 <ftello64@plt+0x16d4>
   12bb0:	mov	r0, r5
   12bb4:	pop	{r4, r5, r6, pc}
   12bb8:	movw	r3, #9808	; 0x2650
   12bbc:	movt	r3, #2
   12bc0:	add	r2, r5, r4
   12bc4:	ldr	r0, [r3]
   12bc8:	ldrb	r3, [r3, #4]
   12bcc:	str	r0, [r5, r4]
   12bd0:	strb	r3, [r2, #4]
   12bd4:	b	12bb0 <ftello64@plt+0x16cc>
   12bd8:	cmp	r1, #0
   12bdc:	push	{r4}		; (str r4, [sp, #-4]!)
   12be0:	beq	12c34 <ftello64@plt+0x1750>
   12be4:	sub	r2, r2, #4
   12be8:	add	r2, r1, r2
   12bec:	cmp	r1, r2
   12bf0:	bcc	12c08 <ftello64@plt+0x1724>
   12bf4:	b	12c34 <ftello64@plt+0x1750>
   12bf8:	add	r3, r3, #4
   12bfc:	add	r1, r1, r3
   12c00:	cmp	r1, r2
   12c04:	bcs	12c34 <ftello64@plt+0x1750>
   12c08:	ldrb	r4, [r1, #1]
   12c0c:	ldrb	r3, [r1]
   12c10:	ldrb	ip, [r1, #3]
   12c14:	orr	r4, r3, r4, lsl #8
   12c18:	ldrb	r3, [r1, #2]
   12c1c:	cmp	r4, r0
   12c20:	orr	r3, r3, ip, lsl #8
   12c24:	bne	12bf8 <ftello64@plt+0x1714>
   12c28:	mov	r0, r1
   12c2c:	pop	{r4}		; (ldr r4, [sp], #4)
   12c30:	bx	lr
   12c34:	mov	r0, #0
   12c38:	pop	{r4}		; (ldr r4, [sp], #4)
   12c3c:	bx	lr
   12c40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c44:	subs	r5, r0, #0
   12c48:	sub	sp, sp, #12
   12c4c:	mov	r4, r1
   12c50:	mov	r6, r2
   12c54:	str	r3, [sp, #4]
   12c58:	beq	12da0 <ftello64@plt+0x18bc>
   12c5c:	movw	r0, #65535	; 0xffff
   12c60:	bl	11310 <malloc@plt>
   12c64:	subs	r8, r0, #0
   12c68:	beq	12e04 <ftello64@plt+0x1920>
   12c6c:	add	sl, r5, r4
   12c70:	cmp	r5, sl
   12c74:	bcs	12df8 <ftello64@plt+0x1914>
   12c78:	ldr	r3, [sp, #4]
   12c7c:	mov	fp, #0
   12c80:	sub	r4, r3, #4
   12c84:	add	r4, r6, r4
   12c88:	ldrb	r0, [r5, #1]
   12c8c:	cmp	r6, #0
   12c90:	ldrb	r7, [r5, #3]
   12c94:	ldrb	r1, [r5]
   12c98:	ldrb	r2, [r5, #2]
   12c9c:	orr	r1, r1, r0, lsl #8
   12ca0:	orr	r7, r2, r7, lsl #8
   12ca4:	beq	12d10 <ftello64@plt+0x182c>
   12ca8:	cmp	r6, r4
   12cac:	bcs	12d10 <ftello64@plt+0x182c>
   12cb0:	ldrb	lr, [r6, #1]
   12cb4:	sxth	r0, r1
   12cb8:	ldrb	r2, [r6]
   12cbc:	ldrb	ip, [r6, #3]
   12cc0:	orr	lr, r2, lr, lsl #8
   12cc4:	ldrb	r2, [r6, #2]
   12cc8:	cmp	lr, r1
   12ccc:	orr	r2, r2, ip, lsl #8
   12cd0:	movne	ip, r6
   12cd4:	bne	12d00 <ftello64@plt+0x181c>
   12cd8:	b	12d98 <ftello64@plt+0x18b4>
   12cdc:	ldrb	r1, [ip, #1]
   12ce0:	ldrb	r2, [ip]
   12ce4:	ldrb	lr, [ip, #3]
   12ce8:	orr	r1, r2, r1, lsl #8
   12cec:	ldrb	r2, [ip, #2]
   12cf0:	sxth	r1, r1
   12cf4:	orr	r2, r2, lr, lsl #8
   12cf8:	cmp	r0, r1
   12cfc:	beq	12d98 <ftello64@plt+0x18b4>
   12d00:	add	r2, r2, #4
   12d04:	add	ip, ip, r2
   12d08:	cmp	ip, r4
   12d0c:	bcc	12cdc <ftello64@plt+0x17f8>
   12d10:	add	r9, r7, #4
   12d14:	add	r0, r8, fp
   12d18:	mov	r1, r5
   12d1c:	add	fp, fp, #4
   12d20:	mov	r2, r9
   12d24:	bl	11214 <memcpy@plt>
   12d28:	uxtah	fp, r7, fp
   12d2c:	uxth	fp, fp
   12d30:	add	r5, r5, r9
   12d34:	cmp	r5, sl
   12d38:	bcc	12c88 <ftello64@plt+0x17a4>
   12d3c:	mov	r0, fp
   12d40:	mov	r1, r6
   12d44:	ldr	r2, [sp, #4]
   12d48:	add	r0, r8, r0
   12d4c:	bl	11214 <memcpy@plt>
   12d50:	ldr	r3, [sp, #4]
   12d54:	add	r4, fp, r3
   12d58:	uxth	r4, r4
   12d5c:	mov	r0, r4
   12d60:	bl	11310 <malloc@plt>
   12d64:	subs	r5, r0, #0
   12d68:	beq	12e18 <ftello64@plt+0x1934>
   12d6c:	mov	r1, r8
   12d70:	mov	r2, r4
   12d74:	mov	r0, r5
   12d78:	bl	11214 <memcpy@plt>
   12d7c:	mov	r0, r8
   12d80:	bl	111f0 <free@plt>
   12d84:	ldr	r3, [sp, #48]	; 0x30
   12d88:	mov	r0, r5
   12d8c:	str	r4, [r3]
   12d90:	add	sp, sp, #12
   12d94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d98:	add	r9, r7, #4
   12d9c:	b	12d30 <ftello64@plt+0x184c>
   12da0:	cmp	r3, #0
   12da4:	cmpne	r2, #0
   12da8:	beq	12de8 <ftello64@plt+0x1904>
   12dac:	ldr	r0, [sp, #4]
   12db0:	bl	11310 <malloc@plt>
   12db4:	subs	r5, r0, #0
   12db8:	beq	12e2c <ftello64@plt+0x1948>
   12dbc:	mov	r1, r6
   12dc0:	mov	r0, r5
   12dc4:	ldr	r2, [sp, #4]
   12dc8:	bl	11214 <memcpy@plt>
   12dcc:	ldr	r3, [sp, #4]
   12dd0:	mov	r0, r5
   12dd4:	uxth	r9, r3
   12dd8:	ldr	r3, [sp, #48]	; 0x30
   12ddc:	str	r9, [r3]
   12de0:	add	sp, sp, #12
   12de4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12de8:	ldr	r3, [sp, #48]	; 0x30
   12dec:	mov	r0, r5
   12df0:	str	r5, [r3]
   12df4:	b	12d90 <ftello64@plt+0x18ac>
   12df8:	mov	r0, #0
   12dfc:	mov	fp, r0
   12e00:	b	12d40 <ftello64@plt+0x185c>
   12e04:	movw	r1, #9816	; 0x2658
   12e08:	mov	r0, #4
   12e0c:	movt	r1, #2
   12e10:	bl	12268 <ftello64@plt+0xd84>
   12e14:	b	12c6c <ftello64@plt+0x1788>
   12e18:	movw	r1, #9816	; 0x2658
   12e1c:	mov	r0, #4
   12e20:	movt	r1, #2
   12e24:	bl	12268 <ftello64@plt+0xd84>
   12e28:	b	12d6c <ftello64@plt+0x1888>
   12e2c:	movw	r1, #9816	; 0x2658
   12e30:	mov	r0, #4
   12e34:	movt	r1, #2
   12e38:	bl	12268 <ftello64@plt+0xd84>
   12e3c:	b	12dbc <ftello64@plt+0x18d8>
   12e40:	push	{r4, r5, r6, r7, r8, lr}
   12e44:	movw	r7, #21616	; 0x5470
   12e48:	movt	r7, #3
   12e4c:	sub	sp, sp, #16
   12e50:	mov	ip, #2
   12e54:	mov	r2, #0
   12e58:	ldr	r1, [r7]
   12e5c:	mov	r3, #0
   12e60:	str	ip, [sp]
   12e64:	mov	r6, r0
   12e68:	str	r1, [sp, #12]
   12e6c:	bl	1140c <fseeko64@plt>
   12e70:	subs	r8, r0, #0
   12e74:	bne	12efc <ftello64@plt+0x1a18>
   12e78:	mov	r0, r6
   12e7c:	bl	114e4 <ftello64@plt>
   12e80:	mov	r4, r0
   12e84:	mov	r5, r1
   12e88:	cmp	r4, #0
   12e8c:	sbcs	r3, r5, #0
   12e90:	blt	12efc <ftello64@plt+0x1a18>
   12e94:	str	r8, [sp]
   12e98:	mov	r0, r6
   12e9c:	mov	r2, r4
   12ea0:	mov	r3, r1
   12ea4:	bl	1140c <fseeko64@plt>
   12ea8:	cmp	r0, #0
   12eac:	bne	12efc <ftello64@plt+0x1a18>
   12eb0:	mov	r1, #1
   12eb4:	mov	r3, r6
   12eb8:	mov	r2, r1
   12ebc:	add	r0, sp, #8
   12ec0:	bl	112e0 <fread@plt>
   12ec4:	mov	r0, r6
   12ec8:	bl	1137c <feof@plt>
   12ecc:	cmp	r0, #0
   12ed0:	beq	12efc <ftello64@plt+0x1a18>
   12ed4:	mov	r0, r6
   12ed8:	bl	1125c <rewind@plt>
   12edc:	ldr	r2, [sp, #12]
   12ee0:	ldr	r3, [r7]
   12ee4:	mov	r0, r4
   12ee8:	mov	r1, r5
   12eec:	cmp	r2, r3
   12ef0:	bne	12f08 <ftello64@plt+0x1a24>
   12ef4:	add	sp, sp, #16
   12ef8:	pop	{r4, r5, r6, r7, r8, pc}
   12efc:	mvn	r4, #0
   12f00:	mvn	r5, #0
   12f04:	b	12ed4 <ftello64@plt+0x19f0>
   12f08:	bl	11250 <__stack_chk_fail@plt>
   12f0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f10:	movw	r4, #28104	; 0x6dc8
   12f14:	movt	r4, #3
   12f18:	movw	r6, #21616	; 0x5470
   12f1c:	movt	r6, #3
   12f20:	sub	sp, sp, #60	; 0x3c
   12f24:	ldr	ip, [r4]
   12f28:	mov	r9, r1
   12f2c:	ldr	r1, [r6]
   12f30:	mov	r7, r0
   12f34:	ldrd	r2, [r9, #48]	; 0x30
   12f38:	mov	r5, #0
   12f3c:	mov	r0, ip
   12f40:	str	r5, [sp]
   12f44:	str	r1, [sp, #52]	; 0x34
   12f48:	bl	1140c <fseeko64@plt>
   12f4c:	subs	r8, r0, #0
   12f50:	beq	12f9c <ftello64@plt+0x1ab8>
   12f54:	ldr	r0, [r4]
   12f58:	mov	r8, #11
   12f5c:	bl	11400 <fclose@plt>
   12f60:	str	r5, [r4]
   12f64:	bl	113ac <__errno_location@plt>
   12f68:	ldr	r0, [r0]
   12f6c:	bl	11328 <strerror@plt>
   12f70:	mov	r1, r0
   12f74:	movw	r0, #9836	; 0x266c
   12f78:	movt	r0, #2
   12f7c:	bl	123f4 <ftello64@plt+0xf10>
   12f80:	ldr	r2, [sp, #52]	; 0x34
   12f84:	mov	r0, r8
   12f88:	ldr	r3, [r6]
   12f8c:	cmp	r2, r3
   12f90:	bne	13320 <ftello64@plt+0x1e3c>
   12f94:	add	sp, sp, #60	; 0x3c
   12f98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f9c:	mov	ip, #4
   12fa0:	ldr	r3, [r4]
   12fa4:	mov	r2, ip
   12fa8:	mov	r1, #1
   12fac:	add	r0, sp, #24
   12fb0:	strb	ip, [sp, #23]
   12fb4:	mov	lr, #75	; 0x4b
   12fb8:	mov	ip, #80	; 0x50
   12fbc:	strb	lr, [sp, #21]
   12fc0:	strb	ip, [sp, #20]
   12fc4:	mov	ip, #3
   12fc8:	strb	ip, [sp, #22]
   12fcc:	bl	112e0 <fread@plt>
   12fd0:	cmp	r0, #4
   12fd4:	mov	r5, r0
   12fd8:	beq	13004 <ftello64@plt+0x1b20>
   12fdc:	ldr	r0, [r4]
   12fe0:	mov	r8, #3
   12fe4:	bl	11400 <fclose@plt>
   12fe8:	ldr	r1, [r9, #76]	; 0x4c
   12fec:	movw	r0, #10028	; 0x272c
   12ff0:	movt	r0, #2
   12ff4:	mov	r3, #0
   12ff8:	str	r3, [r4]
   12ffc:	bl	123f4 <ftello64@plt+0xf10>
   13000:	b	12f80 <ftello64@plt+0x1a9c>
   13004:	ldrb	r2, [sp, #20]
   13008:	ldrb	r3, [sp, #24]
   1300c:	cmp	r2, r3
   13010:	bne	12fdc <ftello64@plt+0x1af8>
   13014:	ldrb	r2, [sp, #21]
   13018:	ldrb	r3, [sp, #25]
   1301c:	cmp	r2, r3
   13020:	bne	12fdc <ftello64@plt+0x1af8>
   13024:	ldrb	r2, [sp, #22]
   13028:	ldrb	r3, [sp, #26]
   1302c:	cmp	r2, r3
   13030:	bne	12fdc <ftello64@plt+0x1af8>
   13034:	ldrb	r2, [sp, #23]
   13038:	ldrb	r3, [sp, #27]
   1303c:	cmp	r2, r3
   13040:	bne	12fdc <ftello64@plt+0x1af8>
   13044:	add	r0, sp, #24
   13048:	mov	r1, #26
   1304c:	mov	r2, #1
   13050:	ldr	r3, [r4]
   13054:	bl	112e0 <fread@plt>
   13058:	cmp	r0, #1
   1305c:	beq	130a0 <ftello64@plt+0x1bbc>
   13060:	ldr	r0, [r4]
   13064:	bl	11208 <ferror@plt>
   13068:	mov	r5, r0
   1306c:	bl	113ac <__errno_location@plt>
   13070:	ldr	r0, [r0]
   13074:	bl	11328 <strerror@plt>
   13078:	mov	r1, r0
   1307c:	movw	r0, #9860	; 0x2684
   13080:	movt	r0, #2
   13084:	bl	123f4 <ftello64@plt+0xf10>
   13088:	ldr	r0, [r4]
   1308c:	bl	11400 <fclose@plt>
   13090:	cmp	r5, #0
   13094:	bne	131dc <ftello64@plt+0x1cf8>
   13098:	mov	r8, #2
   1309c:	b	12f80 <ftello64@plt+0x1a9c>
   130a0:	mov	r0, #120	; 0x78
   130a4:	bl	11310 <malloc@plt>
   130a8:	subs	sl, r0, #0
   130ac:	beq	13200 <ftello64@plt+0x1d1c>
   130b0:	ldrb	r0, [sp, #37]	; 0x25
   130b4:	ldrb	r3, [sp, #36]	; 0x24
   130b8:	ldrb	r1, [sp, #35]	; 0x23
   130bc:	ldrb	lr, [sp, #31]
   130c0:	orr	r0, r3, r0, lsl #8
   130c4:	ldrb	ip, [sp, #30]
   130c8:	ldrb	r3, [sp, #34]	; 0x22
   130cc:	ldrb	fp, [sp, #33]	; 0x21
   130d0:	orr	lr, ip, lr, lsl #8
   130d4:	ldrb	r2, [sp, #32]
   130d8:	orr	r3, r3, r1, lsl #8
   130dc:	ldrb	ip, [sp, #25]
   130e0:	orr	r0, r3, r0, lsl #16
   130e4:	ldrb	r5, [sp, #47]	; 0x2f
   130e8:	orr	fp, r2, fp, lsl #8
   130ec:	ldrb	r3, [sp, #24]
   130f0:	ldrb	r2, [sp, #46]	; 0x2e
   130f4:	orr	fp, lr, fp, lsl #16
   130f8:	ldrb	r1, [sp, #27]
   130fc:	orr	ip, r3, ip, lsl #8
   13100:	ldrb	r3, [sp, #26]
   13104:	orr	r5, r2, r5, lsl #8
   13108:	ldrb	r2, [sp, #29]
   1310c:	orr	r1, r3, r1, lsl #8
   13110:	ldrb	r3, [sp, #28]
   13114:	ldrb	lr, [sp, #49]	; 0x31
   13118:	orr	r2, r3, r2, lsl #8
   1311c:	ldrb	r3, [sp, #48]	; 0x30
   13120:	str	fp, [sl, #8]
   13124:	orr	r3, r3, lr, lsl #8
   13128:	str	r0, [sl, #12]
   1312c:	strh	r3, [sl, #34]	; 0x22
   13130:	add	r0, r5, #1
   13134:	str	r8, [sl, #64]	; 0x40
   13138:	str	r8, [sl, #60]	; 0x3c
   1313c:	str	r8, [sl, #80]	; 0x50
   13140:	str	r8, [sl, #84]	; 0x54
   13144:	str	r8, [sl, #88]	; 0x58
   13148:	str	r8, [sl, #92]	; 0x5c
   1314c:	str	r8, [sl, #96]	; 0x60
   13150:	strh	r5, [sl, #32]
   13154:	strh	ip, [sl, #2]
   13158:	strh	r1, [sl, #46]	; 0x2e
   1315c:	strh	r2, [sl, #6]
   13160:	str	r3, [sp, #12]
   13164:	bl	11310 <malloc@plt>
   13168:	ldr	r3, [sp, #12]
   1316c:	cmp	r0, #0
   13170:	mov	fp, r0
   13174:	str	r0, [sl, #76]	; 0x4c
   13178:	beq	131f8 <ftello64@plt+0x1d14>
   1317c:	cmp	r3, #0
   13180:	bne	131e4 <ftello64@plt+0x1d00>
   13184:	ldr	r3, [r4]
   13188:	mov	r0, fp
   1318c:	mov	r1, r5
   13190:	mov	r2, #1
   13194:	bl	112e0 <fread@plt>
   13198:	movw	r3, #28104	; 0x6dc8
   1319c:	movt	r3, #3
   131a0:	cmp	r0, #1
   131a4:	bne	131cc <ftello64@plt+0x1ce8>
   131a8:	ldrh	r1, [sl, #34]	; 0x22
   131ac:	cmp	r1, #0
   131b0:	beq	13224 <ftello64@plt+0x1d40>
   131b4:	mov	r2, r0
   131b8:	ldr	r3, [r3]
   131bc:	ldr	r0, [sl, #64]	; 0x40
   131c0:	bl	112e0 <fread@plt>
   131c4:	cmp	r0, #1
   131c8:	beq	13224 <ftello64@plt+0x1d40>
   131cc:	ldr	r0, [r4]
   131d0:	bl	11208 <ferror@plt>
   131d4:	cmp	r0, #0
   131d8:	beq	13098 <ftello64@plt+0x1bb4>
   131dc:	mov	r8, #11
   131e0:	b	12f80 <ftello64@plt+0x1a9c>
   131e4:	mov	r0, r3
   131e8:	bl	11310 <malloc@plt>
   131ec:	cmp	r0, #0
   131f0:	str	r0, [sl, #64]	; 0x40
   131f4:	bne	13184 <ftello64@plt+0x1ca0>
   131f8:	mov	r8, #4
   131fc:	b	12f80 <ftello64@plt+0x1a9c>
   13200:	movw	r0, #9884	; 0x269c
   13204:	movw	r1, #12292	; 0x3004
   13208:	movt	r0, #2
   1320c:	movt	r1, #2
   13210:	bl	123f4 <ftello64@plt+0xf10>
   13214:	ldr	r0, [r4]
   13218:	mov	r8, r5
   1321c:	bl	11400 <fclose@plt>
   13220:	b	12f80 <ftello64@plt+0x1a9c>
   13224:	ldrh	r2, [r9, #32]
   13228:	movw	r3, #21316	; 0x5344
   1322c:	ldr	r1, [sl, #76]	; 0x4c
   13230:	movt	r3, #3
   13234:	mov	r0, #0
   13238:	strb	r0, [r1, r2]
   1323c:	ldr	r3, [r3]
   13240:	cmp	r3, #3
   13244:	beq	13250 <ftello64@plt+0x1d6c>
   13248:	mov	r0, sl
   1324c:	bl	12908 <ftello64@plt+0x1424>
   13250:	ldrh	r0, [sl, #32]
   13254:	add	r0, r0, #1
   13258:	bl	11310 <malloc@plt>
   1325c:	cmp	r0, #0
   13260:	str	r0, [sl, #60]	; 0x3c
   13264:	beq	131f8 <ftello64@plt+0x1d14>
   13268:	ldr	r1, [sl, #76]	; 0x4c
   1326c:	bl	112c8 <strcpy@plt>
   13270:	mov	r0, sl
   13274:	bl	127b8 <ftello64@plt+0x12d4>
   13278:	ldrh	r2, [r9, #2]
   1327c:	ldrh	r1, [sl, #2]
   13280:	movw	r3, #28168	; 0x6e08
   13284:	movt	r3, #3
   13288:	cmp	r1, r2
   1328c:	str	r0, [r3]
   13290:	beq	132c8 <ftello64@plt+0x1de4>
   13294:	str	r1, [sp]
   13298:	movw	r0, #28940	; 0x710c
   1329c:	str	r2, [sp, #4]
   132a0:	mov	r1, #1
   132a4:	movt	r0, #3
   132a8:	movw	r3, #9900	; 0x26ac
   132ac:	movw	r2, #5105	; 0x13f1
   132b0:	movt	r3, #2
   132b4:	bl	113c4 <__sprintf_chk@plt>
   132b8:	movw	r0, #28940	; 0x710c
   132bc:	ldr	r1, [r9, #76]	; 0x4c
   132c0:	movt	r0, #3
   132c4:	bl	123f4 <ftello64@plt+0xf10>
   132c8:	ldrh	r2, [sl, #46]	; 0x2e
   132cc:	ldrh	r3, [r9, #4]
   132d0:	cmp	r2, r3
   132d4:	beq	132e8 <ftello64@plt+0x1e04>
   132d8:	movw	r0, #9952	; 0x26e0
   132dc:	ldr	r1, [r9, #76]	; 0x4c
   132e0:	movt	r0, #2
   132e4:	bl	123f4 <ftello64@plt+0xf10>
   132e8:	ldr	r2, [sl, #12]
   132ec:	ldr	r3, [r9, #12]
   132f0:	cmp	r2, r3
   132f4:	beq	13308 <ftello64@plt+0x1e24>
   132f8:	movw	r0, #9992	; 0x2708
   132fc:	ldr	r1, [r9, #76]	; 0x4c
   13300:	movt	r0, #2
   13304:	bl	123f4 <ftello64@plt+0xf10>
   13308:	ldrd	r4, [r9, #24]
   1330c:	ldrd	r2, [r9, #16]
   13310:	strd	r4, [sl, #24]
   13314:	strd	r2, [sl, #16]
   13318:	str	sl, [r7]
   1331c:	b	12f80 <ftello64@plt+0x1a9c>
   13320:	bl	11250 <__stack_chk_fail@plt>
   13324:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13328:	movw	r4, #34092	; 0x852c
   1332c:	movt	r4, #3
   13330:	movw	fp, #21616	; 0x5470
   13334:	movt	fp, #3
   13338:	sub	sp, sp, #252	; 0xfc
   1333c:	ldr	r0, [r4]
   13340:	movw	r5, #28928	; 0x7100
   13344:	ldr	r3, [fp]
   13348:	movt	r5, #3
   1334c:	str	r4, [sp, #28]
   13350:	movw	r7, #27932	; 0x6d1c
   13354:	movw	r8, #34088	; 0x8528
   13358:	movt	r7, #3
   1335c:	movt	r8, #3
   13360:	movw	r9, #34072	; 0x8518
   13364:	movw	r4, #27928	; 0x6d18
   13368:	movt	r9, #3
   1336c:	movt	r4, #3
   13370:	cmp	r0, #0
   13374:	mov	r1, #0
   13378:	str	r3, [sp, #244]	; 0xf4
   1337c:	mov	r2, #0
   13380:	mov	r3, #0
   13384:	str	r5, [sp, #24]
   13388:	str	r7, [sp, #32]
   1338c:	str	r8, [sp, #20]
   13390:	strd	r2, [r5]
   13394:	str	r1, [r7]
   13398:	str	r1, [r8]
   1339c:	strh	r1, [r9]
   133a0:	str	r1, [r4]
   133a4:	beq	133c8 <ftello64@plt+0x1ee4>
   133a8:	ldrb	r3, [r0]
   133ac:	cmp	r3, r1
   133b0:	beq	133c8 <ftello64@plt+0x1ee4>
   133b4:	cmp	r3, #45	; 0x2d
   133b8:	bne	13448 <ftello64@plt+0x1f64>
   133bc:	ldrb	r3, [r0, #1]
   133c0:	cmp	r3, r1
   133c4:	bne	13448 <ftello64@plt+0x1f64>
   133c8:	movw	r3, #28188	; 0x6e1c
   133cc:	movt	r3, #3
   133d0:	ldr	r0, [r3]
   133d4:	cmp	r0, #0
   133d8:	bne	1342c <ftello64@plt+0x1f48>
   133dc:	movw	r3, #28368	; 0x6ed0
   133e0:	movt	r3, #3
   133e4:	ldr	r4, [r3]
   133e8:	cmp	r4, #2
   133ec:	beq	13430 <ftello64@plt+0x1f4c>
   133f0:	movw	r2, #28100	; 0x6dc4
   133f4:	movw	r3, #28092	; 0x6dbc
   133f8:	movt	r2, #3
   133fc:	movt	r3, #3
   13400:	ldr	r0, [r2]
   13404:	ldr	r1, [r3]
   13408:	bl	111b4 <strcmp@plt>
   1340c:	cmp	r0, #0
   13410:	beq	13430 <ftello64@plt+0x1f4c>
   13414:	cmp	r4, #1
   13418:	beq	139c8 <ftello64@plt+0x24e4>
   1341c:	ldr	r9, [sp, #28]
   13420:	mov	r0, #18
   13424:	ldr	r1, [r9]
   13428:	bl	12268 <ftello64@plt+0xd84>
   1342c:	mov	r0, #0
   13430:	ldr	r2, [sp, #244]	; 0xf4
   13434:	ldr	r3, [fp]
   13438:	cmp	r2, r3
   1343c:	bne	13ac8 <ftello64@plt+0x25e4>
   13440:	add	sp, sp, #252	; 0xfc
   13444:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13448:	movw	r1, #4192	; 0x1060
   1344c:	movt	r1, #2
   13450:	bl	11460 <fopen64@plt>
   13454:	cmp	r0, #0
   13458:	beq	133c8 <ftello64@plt+0x1ee4>
   1345c:	mov	r3, #1
   13460:	movw	ip, #28100	; 0x6dc4
   13464:	str	r3, [r4]
   13468:	movt	ip, #3
   1346c:	str	ip, [sp, #36]	; 0x24
   13470:	bl	11400 <fclose@plt>
   13474:	ldr	r4, [sp, #36]	; 0x24
   13478:	movw	r1, #4192	; 0x1060
   1347c:	movt	r1, #2
   13480:	movw	sl, #28104	; 0x6dc8
   13484:	movt	sl, #3
   13488:	ldr	r0, [r4]
   1348c:	bl	11460 <fopen64@plt>
   13490:	cmp	r0, #0
   13494:	str	r0, [sl]
   13498:	beq	136dc <ftello64@plt+0x21f8>
   1349c:	mov	r1, #2
   134a0:	mov	r2, #0
   134a4:	mvn	r3, #0
   134a8:	movt	r2, #65534	; 0xfffe
   134ac:	str	r1, [sp]
   134b0:	bl	1140c <fseeko64@plt>
   134b4:	cmp	r0, #0
   134b8:	beq	13648 <ftello64@plt+0x2164>
   134bc:	mov	r5, #0
   134c0:	ldr	r0, [sl]
   134c4:	mov	r2, #0
   134c8:	mov	r3, #0
   134cc:	str	r5, [sp]
   134d0:	movw	r6, #28104	; 0x6dc8
   134d4:	bl	1140c <fseeko64@plt>
   134d8:	movt	r6, #3
   134dc:	cmp	r0, r5
   134e0:	bne	13700 <ftello64@plt+0x221c>
   134e4:	ldr	r4, [sl]
   134e8:	movw	r5, #21648	; 0x5490
   134ec:	movt	r5, #3
   134f0:	mov	r0, r4
   134f4:	bl	1137c <feof@plt>
   134f8:	cmp	r0, #0
   134fc:	bne	13670 <ftello64@plt+0x218c>
   13500:	mov	r0, r4
   13504:	bl	12524 <ftello64@plt+0x1040>
   13508:	cmp	r0, #0
   1350c:	beq	13670 <ftello64@plt+0x218c>
   13510:	ldrb	r3, [r5]
   13514:	movw	r6, #21648	; 0x5490
   13518:	movt	r6, #3
   1351c:	cmp	r3, #80	; 0x50
   13520:	bne	134f0 <ftello64@plt+0x200c>
   13524:	ldrb	r3, [r6, #1]
   13528:	cmp	r3, #75	; 0x4b
   1352c:	bne	134f0 <ftello64@plt+0x200c>
   13530:	ldrb	r3, [r6, #2]
   13534:	cmp	r3, #5
   13538:	bne	134f0 <ftello64@plt+0x200c>
   1353c:	ldrb	r3, [r6, #3]
   13540:	cmp	r3, #6
   13544:	bne	134f0 <ftello64@plt+0x200c>
   13548:	ldr	r0, [sl]
   1354c:	mov	r7, r6
   13550:	bl	114e4 <ftello64@plt>
   13554:	mov	r4, r0
   13558:	mov	r5, r1
   1355c:	b	135b0 <ftello64@plt+0x20cc>
   13560:	mov	r0, r8
   13564:	bl	12524 <ftello64@plt+0x1040>
   13568:	cmp	r0, #0
   1356c:	beq	135c4 <ftello64@plt+0x20e0>
   13570:	ldrb	r3, [r6]
   13574:	cmp	r3, #80	; 0x50
   13578:	bne	135b4 <ftello64@plt+0x20d0>
   1357c:	ldrb	r3, [r7, #1]
   13580:	cmp	r3, #75	; 0x4b
   13584:	bne	135b4 <ftello64@plt+0x20d0>
   13588:	ldrb	r3, [r7, #2]
   1358c:	cmp	r3, #5
   13590:	bne	135b4 <ftello64@plt+0x20d0>
   13594:	ldrb	r3, [r7, #3]
   13598:	cmp	r3, #6
   1359c:	bne	135b4 <ftello64@plt+0x20d0>
   135a0:	ldr	r0, [sl]
   135a4:	bl	114e4 <ftello64@plt>
   135a8:	mov	r4, r0
   135ac:	mov	r5, r1
   135b0:	ldr	r8, [sl]
   135b4:	mov	r0, r8
   135b8:	bl	1137c <feof@plt>
   135bc:	cmp	r0, #0
   135c0:	beq	13560 <ftello64@plt+0x207c>
   135c4:	ldr	r0, [sl]
   135c8:	mov	r8, #0
   135cc:	mov	r2, r4
   135d0:	mov	r3, r5
   135d4:	str	r8, [sp]
   135d8:	movw	r7, #28104	; 0x6dc8
   135dc:	bl	1140c <fseeko64@plt>
   135e0:	movt	r7, #3
   135e4:	subs	ip, r0, #0
   135e8:	beq	13734 <ftello64@plt+0x2250>
   135ec:	ldr	r0, [r7]
   135f0:	mov	r4, #11
   135f4:	bl	11400 <fclose@plt>
   135f8:	ldr	r9, [sp, #36]	; 0x24
   135fc:	movw	r0, #10180	; 0x27c4
   13600:	movt	r0, #2
   13604:	str	r8, [r7]
   13608:	ldr	r1, [r9]
   1360c:	bl	123f4 <ftello64@plt+0xf10>
   13610:	movw	r3, #28368	; 0x6ed0
   13614:	movt	r3, #3
   13618:	ldr	r3, [r3]
   1361c:	cmp	r3, #2
   13620:	beq	13668 <ftello64@plt+0x2184>
   13624:	ldr	r7, [sp, #20]
   13628:	ldr	r5, [r7]
   1362c:	cmp	r5, #0
   13630:	beq	13668 <ftello64@plt+0x2184>
   13634:	lsl	r6, r5, #2
   13638:	cmp	r5, r6, lsr #2
   1363c:	beq	13908 <ftello64@plt+0x2424>
   13640:	mov	r0, #4
   13644:	b	13430 <ftello64@plt+0x1f4c>
   13648:	ldr	r0, [sl]
   1364c:	bl	114e4 <ftello64@plt>
   13650:	mvn	r2, #0
   13654:	mvn	r3, #0
   13658:	cmp	r1, r3
   1365c:	cmpeq	r0, r2
   13660:	bne	134e4 <ftello64@plt+0x2000>
   13664:	b	134bc <ftello64@plt+0x1fd8>
   13668:	mov	r0, r4
   1366c:	b	13430 <ftello64@plt+0x1f4c>
   13670:	movw	r5, #28368	; 0x6ed0
   13674:	movt	r5, #3
   13678:	ldr	r0, [sl]
   1367c:	bl	11400 <fclose@plt>
   13680:	ldr	r3, [r5]
   13684:	mov	r2, #0
   13688:	str	r2, [sl]
   1368c:	cmp	r3, #1
   13690:	beq	138ac <ftello64@plt+0x23c8>
   13694:	movw	r0, #10380	; 0x288c
   13698:	movw	r1, #12292	; 0x3004
   1369c:	movt	r0, #2
   136a0:	movt	r1, #2
   136a4:	bl	123f4 <ftello64@plt+0xf10>
   136a8:	movw	r0, #10436	; 0x28c4
   136ac:	movw	r1, #12292	; 0x3004
   136b0:	movt	r0, #2
   136b4:	movt	r1, #2
   136b8:	mov	r4, #3
   136bc:	bl	123f4 <ftello64@plt+0xf10>
   136c0:	movw	r0, #10492	; 0x28fc
   136c4:	movw	r1, #12292	; 0x3004
   136c8:	movt	r0, #2
   136cc:	movt	r1, #2
   136d0:	bl	123f4 <ftello64@plt+0xf10>
   136d4:	ldr	r3, [r5]
   136d8:	b	1361c <ftello64@plt+0x2138>
   136dc:	ldr	r1, [r4]
   136e0:	movw	r0, #10148	; 0x27a4
   136e4:	movt	r0, #2
   136e8:	mov	r4, #18
   136ec:	bl	123f4 <ftello64@plt+0xf10>
   136f0:	movw	r3, #28368	; 0x6ed0
   136f4:	movt	r3, #3
   136f8:	ldr	r3, [r3]
   136fc:	b	1361c <ftello64@plt+0x2138>
   13700:	ldr	r0, [r6]
   13704:	mov	r4, #11
   13708:	bl	11400 <fclose@plt>
   1370c:	ldr	r7, [sp, #36]	; 0x24
   13710:	movw	r0, #10180	; 0x27c4
   13714:	movt	r0, #2
   13718:	str	r5, [r6]
   1371c:	ldr	r1, [r7]
   13720:	bl	123f4 <ftello64@plt+0xf10>
   13724:	movw	r3, #28368	; 0x6ed0
   13728:	movt	r3, #3
   1372c:	ldr	r3, [r3]
   13730:	b	1361c <ftello64@plt+0x2138>
   13734:	ldr	r3, [r7]
   13738:	mov	r1, #1
   1373c:	mov	r2, #18
   13740:	add	r0, sp, #192	; 0xc0
   13744:	str	ip, [sp, #12]
   13748:	bl	112e0 <fread@plt>
   1374c:	ldrb	r2, [sp, #193]	; 0xc1
   13750:	movw	r8, #28084	; 0x6db4
   13754:	ldrb	r3, [sp, #192]	; 0xc0
   13758:	movt	r8, #3
   1375c:	str	r8, [sp, #80]	; 0x50
   13760:	movw	r8, #28080	; 0x6db0
   13764:	movt	r8, #3
   13768:	orr	r3, r3, r2, lsl #8
   1376c:	str	r8, [sp, #68]	; 0x44
   13770:	add	r2, r3, #1
   13774:	str	r3, [r8]
   13778:	ldrb	r8, [sp, #194]	; 0xc2
   1377c:	ldrb	r0, [sp, #209]	; 0xd1
   13780:	ldrb	r1, [sp, #208]	; 0xd0
   13784:	str	r8, [sp, #88]	; 0x58
   13788:	ldrb	r8, [sp, #195]	; 0xc3
   1378c:	orr	r1, r1, r0, lsl #8
   13790:	strh	r1, [r9]
   13794:	cmp	r1, #0
   13798:	ldr	r9, [sp, #80]	; 0x50
   1379c:	str	r8, [sp, #92]	; 0x5c
   137a0:	ldrb	r8, [sp, #204]	; 0xcc
   137a4:	str	r2, [r9]
   137a8:	movw	r9, #34072	; 0x8518
   137ac:	movt	r9, #3
   137b0:	str	r8, [sp, #40]	; 0x28
   137b4:	ldrb	r8, [sp, #205]	; 0xcd
   137b8:	str	r8, [sp, #56]	; 0x38
   137bc:	ldrb	r8, [sp, #206]	; 0xce
   137c0:	str	r8, [sp, #48]	; 0x30
   137c4:	ldrb	r8, [sp, #207]	; 0xcf
   137c8:	str	r8, [sp, #96]	; 0x60
   137cc:	ldrb	r8, [sp, #198]	; 0xc6
   137d0:	str	r8, [sp, #64]	; 0x40
   137d4:	ldrb	r8, [sp, #199]	; 0xc7
   137d8:	str	r8, [sp, #72]	; 0x48
   137dc:	ldrb	r8, [sp, #200]	; 0xc8
   137e0:	str	r8, [sp, #100]	; 0x64
   137e4:	ldrb	r8, [sp, #201]	; 0xc9
   137e8:	str	r8, [sp, #136]	; 0x88
   137ec:	ldrb	r8, [sp, #202]	; 0xca
   137f0:	str	r8, [sp, #104]	; 0x68
   137f4:	ldrb	r8, [sp, #203]	; 0xcb
   137f8:	str	r8, [sp, #140]	; 0x8c
   137fc:	bne	139e0 <ftello64@plt+0x24fc>
   13800:	ldr	ip, [sp, #72]	; 0x48
   13804:	ldr	r9, [sp, #64]	; 0x40
   13808:	orr	r3, r9, ip, lsl #8
   1380c:	mov	r9, #0
   13810:	uxth	r8, r3
   13814:	strd	r8, [sp, #72]	; 0x48
   13818:	orrs	r9, r8, r9
   1381c:	beq	13a80 <ftello64@plt+0x259c>
   13820:	ldr	ip, [sp, #80]	; 0x50
   13824:	ldr	r7, [ip]
   13828:	cmp	r7, #1
   1382c:	beq	14584 <ftello64@plt+0x30a0>
   13830:	ldr	r8, [sp, #36]	; 0x24
   13834:	ldr	r0, [r8]
   13838:	bl	11388 <strlen@plt>
   1383c:	movw	r3, #28360	; 0x6ec8
   13840:	movt	r3, #3
   13844:	ldr	r3, [r3]
   13848:	cmp	r3, #0
   1384c:	bne	13a58 <ftello64@plt+0x2574>
   13850:	ldr	r9, [sp, #28]
   13854:	cmp	r0, #3
   13858:	ldr	r2, [r9]
   1385c:	ble	13874 <ftello64@plt+0x2390>
   13860:	sub	r3, r0, #4
   13864:	add	r8, r2, r3
   13868:	ldrb	r3, [r2, r3]
   1386c:	cmp	r3, #46	; 0x2e
   13870:	beq	13acc <ftello64@plt+0x25e8>
   13874:	movw	r0, #10592	; 0x2960
   13878:	movw	r1, #12292	; 0x3004
   1387c:	movt	r0, #2
   13880:	movt	r1, #2
   13884:	bl	123f4 <ftello64@plt+0xf10>
   13888:	ldr	r0, [sl]
   1388c:	bl	11400 <fclose@plt>
   13890:	movw	r3, #28368	; 0x6ed0
   13894:	movt	r3, #3
   13898:	mov	r2, #0
   1389c:	mov	r4, #16
   138a0:	str	r2, [sl]
   138a4:	ldr	r3, [r3]
   138a8:	b	1361c <ftello64@plt+0x2138>
   138ac:	movw	r0, #10212	; 0x27e4
   138b0:	movw	r1, #12292	; 0x3004
   138b4:	movt	r0, #2
   138b8:	movt	r1, #2
   138bc:	bl	123f4 <ftello64@plt+0xf10>
   138c0:	movw	r0, #10248	; 0x2808
   138c4:	movw	r1, #12292	; 0x3004
   138c8:	movt	r0, #2
   138cc:	movt	r1, #2
   138d0:	mov	r4, #3
   138d4:	bl	123f4 <ftello64@plt+0xf10>
   138d8:	movw	r0, #10300	; 0x283c
   138dc:	movw	r1, #12292	; 0x3004
   138e0:	movt	r0, #2
   138e4:	movt	r1, #2
   138e8:	bl	123f4 <ftello64@plt+0xf10>
   138ec:	movw	r0, #10348	; 0x286c
   138f0:	movw	r1, #12292	; 0x3004
   138f4:	movt	r0, #2
   138f8:	movt	r1, #2
   138fc:	bl	123f4 <ftello64@plt+0xf10>
   13900:	ldr	r3, [r5]
   13904:	b	1361c <ftello64@plt+0x2138>
   13908:	mov	r0, r6
   1390c:	bl	11310 <malloc@plt>
   13910:	movw	r3, #34052	; 0x8504
   13914:	movt	r3, #3
   13918:	cmp	r0, #0
   1391c:	str	r0, [r3]
   13920:	beq	13640 <ftello64@plt+0x215c>
   13924:	ldr	r8, [sp, #32]
   13928:	ldr	r3, [r8]
   1392c:	cmp	r3, #0
   13930:	movne	r2, r0
   13934:	beq	13948 <ftello64@plt+0x2464>
   13938:	str	r3, [r2], #4
   1393c:	ldr	r3, [r3, #116]	; 0x74
   13940:	cmp	r3, #0
   13944:	bne	13938 <ftello64@plt+0x2454>
   13948:	movw	r3, #9488	; 0x2510
   1394c:	mov	r1, r5
   13950:	movt	r3, #1
   13954:	mov	r2, #4
   13958:	bl	1146c <qsort@plt>
   1395c:	ldr	r9, [sp, #20]
   13960:	ldr	r3, [r9]
   13964:	cmp	r5, r3
   13968:	bne	13640 <ftello64@plt+0x215c>
   1396c:	mov	r0, r6
   13970:	bl	11310 <malloc@plt>
   13974:	movw	r3, #34056	; 0x8508
   13978:	movt	r3, #3
   1397c:	cmp	r0, #0
   13980:	str	r0, [r3]
   13984:	beq	13640 <ftello64@plt+0x215c>
   13988:	ldr	ip, [sp, #32]
   1398c:	ldr	r3, [ip]
   13990:	cmp	r3, #0
   13994:	movne	r2, r0
   13998:	beq	139ac <ftello64@plt+0x24c8>
   1399c:	str	r3, [r2], #4
   139a0:	ldr	r3, [r3, #116]	; 0x74
   139a4:	cmp	r3, #0
   139a8:	bne	1399c <ftello64@plt+0x24b8>
   139ac:	mov	r1, r5
   139b0:	movw	r3, #9444	; 0x24e4
   139b4:	mov	r2, #4
   139b8:	movt	r3, #1
   139bc:	bl	1146c <qsort@plt>
   139c0:	mov	r0, r4
   139c4:	b	13430 <ftello64@plt+0x1f4c>
   139c8:	movw	r0, #10052	; 0x2744
   139cc:	movw	r1, #10080	; 0x2760
   139d0:	movt	r0, #2
   139d4:	movt	r1, #2
   139d8:	bl	123f4 <ftello64@plt+0xf10>
   139dc:	b	1341c <ftello64@plt+0x1f38>
   139e0:	add	r0, r1, #1
   139e4:	str	r1, [sp, #16]
   139e8:	bl	11310 <malloc@plt>
   139ec:	movw	r8, #27924	; 0x6d14
   139f0:	movt	r8, #3
   139f4:	ldr	r1, [sp, #16]
   139f8:	ldr	ip, [sp, #12]
   139fc:	cmp	r0, #0
   13a00:	str	r0, [r8]
   13a04:	beq	13ab4 <ftello64@plt+0x25d0>
   13a08:	ldr	r3, [r7]
   13a0c:	mov	r2, #1
   13a10:	str	ip, [sp, #12]
   13a14:	bl	112e0 <fread@plt>
   13a18:	ldr	ip, [sp, #12]
   13a1c:	cmp	r0, #1
   13a20:	beq	13aa4 <ftello64@plt+0x25c0>
   13a24:	ldr	r0, [r8]
   13a28:	bl	111f0 <free@plt>
   13a2c:	ldr	ip, [sp, #12]
   13a30:	ldr	r0, [r7]
   13a34:	str	ip, [r8]
   13a38:	bl	11208 <ferror@plt>
   13a3c:	movw	r3, #28368	; 0x6ed0
   13a40:	movt	r3, #3
   13a44:	ldr	r3, [r3]
   13a48:	cmp	r0, #0
   13a4c:	movne	r4, #11
   13a50:	moveq	r4, #2
   13a54:	b	1361c <ftello64@plt+0x2138>
   13a58:	movw	r0, #10548	; 0x2934
   13a5c:	movw	r1, #12292	; 0x3004
   13a60:	movt	r0, #2
   13a64:	movt	r1, #2
   13a68:	bl	123f4 <ftello64@plt+0xf10>
   13a6c:	movw	r3, #28368	; 0x6ed0
   13a70:	movt	r3, #3
   13a74:	mov	r4, #3
   13a78:	ldr	r3, [r3]
   13a7c:	b	1361c <ftello64@plt+0x2138>
   13a80:	ldr	r0, [sl]
   13a84:	bl	11400 <fclose@plt>
   13a88:	movw	r3, #28368	; 0x6ed0
   13a8c:	movt	r3, #3
   13a90:	mov	r2, #0
   13a94:	mov	r4, r2
   13a98:	str	r2, [sl]
   13a9c:	ldr	r3, [r3]
   13aa0:	b	1361c <ftello64@plt+0x2138>
   13aa4:	ldrh	r3, [r9]
   13aa8:	ldr	r2, [r8]
   13aac:	strb	ip, [r2, r3]
   13ab0:	b	13800 <ftello64@plt+0x231c>
   13ab4:	movw	r3, #28368	; 0x6ed0
   13ab8:	movt	r3, #3
   13abc:	mov	r4, #4
   13ac0:	ldr	r3, [r3]
   13ac4:	b	1361c <ftello64@plt+0x2138>
   13ac8:	bl	11250 <__stack_chk_fail@plt>
   13acc:	bl	11334 <__ctype_toupper_loc@plt>
   13ad0:	ldrb	r2, [r8, #1]
   13ad4:	ldr	r3, [r0]
   13ad8:	ldr	r2, [r3, r2, lsl #2]
   13adc:	cmp	r2, #90	; 0x5a
   13ae0:	bne	13874 <ftello64@plt+0x2390>
   13ae4:	ldrb	r2, [r8, #2]
   13ae8:	ldr	r2, [r3, r2, lsl #2]
   13aec:	cmp	r2, #73	; 0x49
   13af0:	bne	13874 <ftello64@plt+0x2390>
   13af4:	ldrb	r2, [r8, #3]
   13af8:	ldr	r3, [r3, r2, lsl #2]
   13afc:	cmp	r3, #80	; 0x50
   13b00:	bne	13874 <ftello64@plt+0x2390>
   13b04:	movw	r3, #28172	; 0x6e0c
   13b08:	movt	r3, #3
   13b0c:	ldr	r3, [r3]
   13b10:	cmp	r3, #0
   13b14:	bne	13b38 <ftello64@plt+0x2654>
   13b18:	ldr	ip, [sp, #36]	; 0x24
   13b1c:	movw	r3, #28092	; 0x6dbc
   13b20:	movt	r3, #3
   13b24:	ldr	r0, [ip]
   13b28:	ldr	r1, [r3]
   13b2c:	bl	111b4 <strcmp@plt>
   13b30:	subs	r8, r0, #0
   13b34:	beq	1459c <ftello64@plt+0x30b8>
   13b38:	ldr	ip, [sp, #96]	; 0x60
   13b3c:	movw	r8, #28368	; 0x6ed0
   13b40:	ldr	r9, [sp, #48]	; 0x30
   13b44:	movt	r8, #3
   13b48:	str	r8, [sp, #64]	; 0x40
   13b4c:	orr	r1, r9, ip, lsl #8
   13b50:	ldr	ip, [sp, #64]	; 0x40
   13b54:	ldr	r9, [sp, #56]	; 0x38
   13b58:	ldr	r8, [sp, #40]	; 0x28
   13b5c:	ldr	r2, [ip]
   13b60:	orr	r3, r8, r9, lsl #8
   13b64:	mov	r9, #0
   13b68:	orr	r3, r3, r1, lsl #16
   13b6c:	cmp	r2, #1
   13b70:	mov	r8, r3
   13b74:	strd	r8, [sp, #48]	; 0x30
   13b78:	beq	13ce8 <ftello64@plt+0x2804>
   13b7c:	movw	r3, #28360	; 0x6ec8
   13b80:	movt	r3, #3
   13b84:	ldr	r3, [r3]
   13b88:	cmp	r3, #0
   13b8c:	beq	13c60 <ftello64@plt+0x277c>
   13b90:	ldr	r8, [sp, #140]	; 0x8c
   13b94:	mvn	r0, #0
   13b98:	ldr	ip, [sp, #136]	; 0x88
   13b9c:	mov	r1, #0
   13ba0:	ldr	r7, [sp, #104]	; 0x68
   13ba4:	ldr	r9, [sp, #100]	; 0x64
   13ba8:	orr	r2, r7, r8, lsl #8
   13bac:	orr	r3, r9, ip, lsl #8
   13bb0:	ldrd	r8, [sp, #48]	; 0x30
   13bb4:	orr	r2, r3, r2, lsl #16
   13bb8:	mov	r3, #0
   13bbc:	cmp	r3, r1
   13bc0:	cmpeq	r2, r0
   13bc4:	moveq	ip, #0
   13bc8:	movne	ip, #1
   13bcc:	cmp	r9, r1
   13bd0:	cmpeq	r8, r0
   13bd4:	ldr	r0, [sl]
   13bd8:	moveq	r9, #0
   13bdc:	andne	r9, ip, #1
   13be0:	cmp	r9, #0
   13be4:	beq	146c0 <ftello64@plt+0x31dc>
   13be8:	subs	r2, r4, r2
   13bec:	sbc	r3, r5, r3
   13bf0:	mov	r7, #0
   13bf4:	subs	r2, r2, #80	; 0x50
   13bf8:	str	r7, [sp]
   13bfc:	sbc	r3, r3, #0
   13c00:	movw	r8, #28104	; 0x6dc8
   13c04:	bl	1140c <fseeko64@plt>
   13c08:	movt	r8, #3
   13c0c:	cmp	r0, r7
   13c10:	beq	145d0 <ftello64@plt+0x30ec>
   13c14:	ldr	r0, [r8]
   13c18:	movw	r5, #28368	; 0x6ed0
   13c1c:	bl	11400 <fclose@plt>
   13c20:	ldr	r9, [sp, #64]	; 0x40
   13c24:	str	r7, [r8]
   13c28:	movt	r5, #3
   13c2c:	ldr	r3, [r9]
   13c30:	cmp	r3, #1
   13c34:	beq	13d14 <ftello64@plt+0x2830>
   13c38:	bl	113ac <__errno_location@plt>
   13c3c:	mov	r4, #3
   13c40:	ldr	r0, [r0]
   13c44:	bl	11328 <strerror@plt>
   13c48:	mov	r1, r0
   13c4c:	movw	r0, #9836	; 0x266c
   13c50:	movt	r0, #2
   13c54:	bl	123f4 <ftello64@plt+0xf10>
   13c58:	ldr	r3, [r5]
   13c5c:	b	1361c <ftello64@plt+0x2138>
   13c60:	subs	r8, r4, #24
   13c64:	mov	r4, #0
   13c68:	sbc	r9, r5, #0
   13c6c:	mov	r5, #0
   13c70:	strd	r8, [sp, #40]	; 0x28
   13c74:	strd	r4, [sp, #56]	; 0x38
   13c78:	ldr	r0, [sl]
   13c7c:	mov	r4, #0
   13c80:	ldrd	r2, [sp, #40]	; 0x28
   13c84:	movw	r5, #28104	; 0x6dc8
   13c88:	str	r4, [sp]
   13c8c:	movt	r5, #3
   13c90:	bl	1140c <fseeko64@plt>
   13c94:	subs	r7, r0, #0
   13c98:	beq	13dbc <ftello64@plt+0x28d8>
   13c9c:	ldr	r0, [r5]
   13ca0:	movw	r6, #28368	; 0x6ed0
   13ca4:	bl	11400 <fclose@plt>
   13ca8:	ldr	r7, [sp, #64]	; 0x40
   13cac:	str	r4, [r5]
   13cb0:	movt	r6, #3
   13cb4:	ldr	r3, [r7]
   13cb8:	cmp	r3, #1
   13cbc:	beq	13d80 <ftello64@plt+0x289c>
   13cc0:	bl	113ac <__errno_location@plt>
   13cc4:	mov	r4, #3
   13cc8:	ldr	r0, [r0]
   13ccc:	bl	11328 <strerror@plt>
   13cd0:	mov	r1, r0
   13cd4:	movw	r0, #9836	; 0x266c
   13cd8:	movt	r0, #2
   13cdc:	bl	123f4 <ftello64@plt+0xf10>
   13ce0:	ldr	r3, [r6]
   13ce4:	b	1361c <ftello64@plt+0x2138>
   13ce8:	ldr	r9, [sp, #36]	; 0x24
   13cec:	movw	r3, #28092	; 0x6dbc
   13cf0:	movt	r3, #3
   13cf4:	ldr	r0, [r9]
   13cf8:	ldr	r1, [r3]
   13cfc:	bl	111b4 <strcmp@plt>
   13d00:	subs	r8, r0, #0
   13d04:	beq	13d50 <ftello64@plt+0x286c>
   13d08:	cmp	r7, #1
   13d0c:	bne	13b7c <ftello64@plt+0x2698>
   13d10:	b	13b90 <ftello64@plt+0x26ac>
   13d14:	bl	113ac <__errno_location@plt>
   13d18:	mov	r4, #3
   13d1c:	ldr	r0, [r0]
   13d20:	bl	11328 <strerror@plt>
   13d24:	mov	r1, r0
   13d28:	movw	r0, #10728	; 0x29e8
   13d2c:	movt	r0, #2
   13d30:	bl	123f4 <ftello64@plt+0xf10>
   13d34:	movw	r0, #10368	; 0x2880
   13d38:	movw	r1, #12292	; 0x3004
   13d3c:	movt	r0, #2
   13d40:	movt	r1, #2
   13d44:	bl	123f4 <ftello64@plt+0xf10>
   13d48:	ldr	r3, [r5]
   13d4c:	b	1361c <ftello64@plt+0x2138>
   13d50:	ldr	r0, [sl]
   13d54:	mov	r4, #16
   13d58:	bl	11400 <fclose@plt>
   13d5c:	movw	r0, #10688	; 0x29c0
   13d60:	movw	r1, #12292	; 0x3004
   13d64:	movt	r0, #2
   13d68:	movt	r1, #2
   13d6c:	str	r8, [sl]
   13d70:	bl	123f4 <ftello64@plt+0xf10>
   13d74:	ldr	ip, [sp, #64]	; 0x40
   13d78:	ldr	r3, [ip]
   13d7c:	b	1361c <ftello64@plt+0x2138>
   13d80:	bl	113ac <__errno_location@plt>
   13d84:	mov	r4, #3
   13d88:	ldr	r0, [r0]
   13d8c:	bl	11328 <strerror@plt>
   13d90:	mov	r1, r0
   13d94:	movw	r0, #11124	; 0x2b74
   13d98:	movt	r0, #2
   13d9c:	bl	123f4 <ftello64@plt+0xf10>
   13da0:	movw	r0, #10368	; 0x2880
   13da4:	movw	r1, #12292	; 0x3004
   13da8:	movt	r0, #2
   13dac:	movt	r1, #2
   13db0:	bl	123f4 <ftello64@plt+0xf10>
   13db4:	ldr	r3, [r6]
   13db8:	b	1361c <ftello64@plt+0x2138>
   13dbc:	ldr	r3, [r5]
   13dc0:	mov	r1, #1
   13dc4:	mov	r2, #4
   13dc8:	add	r0, sp, #152	; 0x98
   13dcc:	mov	ip, #80	; 0x50
   13dd0:	strb	ip, [sp, #148]	; 0x94
   13dd4:	mov	ip, #75	; 0x4b
   13dd8:	strb	ip, [sp, #149]	; 0x95
   13ddc:	mov	ip, #6
   13de0:	strb	ip, [sp, #150]	; 0x96
   13de4:	mov	ip, #7
   13de8:	strb	ip, [sp, #151]	; 0x97
   13dec:	bl	112e0 <fread@plt>
   13df0:	cmp	r0, #4
   13df4:	beq	14210 <ftello64@plt+0x2d2c>
   13df8:	ldr	r7, [sp, #92]	; 0x5c
   13dfc:	ldr	r5, [sp, #88]	; 0x58
   13e00:	orr	r4, r5, r7, lsl #8
   13e04:	ldr	r5, [sp, #68]	; 0x44
   13e08:	mov	r2, #0
   13e0c:	ldrd	r0, [sp, #48]	; 0x30
   13e10:	ldrd	r8, [sp, #56]	; 0x38
   13e14:	ldr	r3, [r5]
   13e18:	adds	r8, r8, r0
   13e1c:	ldr	r5, [sp, #24]
   13e20:	adc	r9, r9, r1
   13e24:	movw	r1, #34080	; 0x8520
   13e28:	cmp	r3, r4
   13e2c:	movt	r1, #3
   13e30:	mov	r3, #0
   13e34:	strd	r8, [sp, #104]	; 0x68
   13e38:	strd	r8, [r1]
   13e3c:	strd	r2, [r5]
   13e40:	beq	13e54 <ftello64@plt+0x2970>
   13e44:	ldr	r0, [sl]
   13e48:	bl	11400 <fclose@plt>
   13e4c:	mov	r3, #0
   13e50:	str	r3, [sl]
   13e54:	ldr	r7, [sp, #80]	; 0x50
   13e58:	ldr	r8, [sp, #68]	; 0x44
   13e5c:	ldr	r3, [r7]
   13e60:	str	r4, [r8]
   13e64:	cmp	r4, r3
   13e68:	bcs	13fb4 <ftello64@plt+0x2ad0>
   13e6c:	str	r6, [sp, #96]	; 0x60
   13e70:	mov	r1, r4
   13e74:	ldr	r6, [sp, #64]	; 0x40
   13e78:	mov	r7, #1
   13e7c:	mov	r9, #0
   13e80:	movw	ip, #28100	; 0x6dc4
   13e84:	str	r9, [sp, #100]	; 0x64
   13e88:	movt	ip, #3
   13e8c:	str	r9, [sp, #88]	; 0x58
   13e90:	str	ip, [sp, #136]	; 0x88
   13e94:	str	fp, [sp, #40]	; 0x28
   13e98:	sub	r3, r3, #1
   13e9c:	cmp	r3, r1
   13ea0:	beq	140cc <ftello64@plt+0x2be8>
   13ea4:	ldr	r4, [sp, #36]	; 0x24
   13ea8:	ldr	r0, [r4]
   13eac:	bl	1a358 <ftello64@plt+0x8e74>
   13eb0:	str	r0, [sp, #48]	; 0x30
   13eb4:	ldr	r0, [sl]
   13eb8:	cmp	r0, #0
   13ebc:	beq	14054 <ftello64@plt+0x2b70>
   13ec0:	ldr	r4, [sp, #88]	; 0x58
   13ec4:	cmp	r4, #0
   13ec8:	beq	13f7c <ftello64@plt+0x2a98>
   13ecc:	movw	r5, #28072	; 0x6da8
   13ed0:	movt	r5, #3
   13ed4:	str	r5, [sp, #92]	; 0x5c
   13ed8:	bl	12524 <ftello64@plt+0x1040>
   13edc:	cmp	r0, #0
   13ee0:	beq	13f28 <ftello64@plt+0x2a44>
   13ee4:	ldr	r0, [sl]
   13ee8:	bl	114e4 <ftello64@plt>
   13eec:	ldr	r4, [sp, #96]	; 0x60
   13ef0:	ldr	r5, [sp, #92]	; 0x5c
   13ef4:	ldrb	r3, [r4]
   13ef8:	ldrb	ip, [r4, #1]
   13efc:	cmp	r3, #80	; 0x50
   13f00:	ldrb	r2, [r4, #3]
   13f04:	ldrb	r3, [r4, #2]
   13f08:	strd	r0, [r5]
   13f0c:	bne	143a8 <ftello64@plt+0x2ec4>
   13f10:	cmp	ip, #75	; 0x4b
   13f14:	bne	143a8 <ftello64@plt+0x2ec4>
   13f18:	cmp	r3, #5
   13f1c:	bne	142b0 <ftello64@plt+0x2dcc>
   13f20:	cmp	r2, #6
   13f24:	bne	143a8 <ftello64@plt+0x2ec4>
   13f28:	ldr	r0, [sl]
   13f2c:	mov	r7, #0
   13f30:	bl	11400 <fclose@plt>
   13f34:	ldr	r0, [sp, #48]	; 0x30
   13f38:	str	r7, [sl]
   13f3c:	bl	111f0 <free@plt>
   13f40:	movw	r0, #12288	; 0x3000
   13f44:	movt	r0, #2
   13f48:	bl	126f8 <ftello64@plt+0x1214>
   13f4c:	cmp	r0, r7
   13f50:	beq	13fb0 <ftello64@plt+0x2acc>
   13f54:	ldr	r9, [sp, #68]	; 0x44
   13f58:	ldr	ip, [sp, #80]	; 0x50
   13f5c:	ldr	r2, [r9]
   13f60:	ldr	r3, [ip]
   13f64:	add	r2, r2, #1
   13f68:	str	r2, [r9]
   13f6c:	cmp	r3, r2
   13f70:	bls	13fb0 <ftello64@plt+0x2acc>
   13f74:	mov	r1, r2
   13f78:	b	13e98 <ftello64@plt+0x29b4>
   13f7c:	cmp	r7, #0
   13f80:	beq	13ecc <ftello64@plt+0x29e8>
   13f84:	ldr	r7, [sp, #88]	; 0x58
   13f88:	ldrd	r2, [sp, #104]	; 0x68
   13f8c:	str	r7, [sp]
   13f90:	bl	1140c <fseeko64@plt>
   13f94:	cmp	r0, #0
   13f98:	bne	141dc <ftello64@plt+0x2cf8>
   13f9c:	movw	r8, #27932	; 0x6d1c
   13fa0:	ldr	r0, [sl]
   13fa4:	movt	r8, #3
   13fa8:	str	r8, [sp, #84]	; 0x54
   13fac:	b	13ecc <ftello64@plt+0x29e8>
   13fb0:	ldr	fp, [sp, #40]	; 0x28
   13fb4:	ldr	r9, [sp, #20]
   13fb8:	mov	r3, #0
   13fbc:	movw	r4, #34088	; 0x8528
   13fc0:	movt	r4, #3
   13fc4:	ldr	r2, [r9]
   13fc8:	ldrd	r8, [sp, #72]	; 0x48
   13fcc:	cmp	r3, r9
   13fd0:	cmpeq	r2, r8
   13fd4:	beq	14100 <ftello64@plt+0x2c1c>
   13fd8:	mov	r1, r9
   13fdc:	mov	r2, #0
   13fe0:	mov	r0, r8
   13fe4:	movw	r3, #11828	; 0x2e34
   13fe8:	movt	r3, #2
   13fec:	bl	1e97c <ftello64@plt+0xd498>
   13ff0:	mov	r1, #0
   13ff4:	mov	r2, r1
   13ff8:	movw	r3, #11828	; 0x2e34
   13ffc:	movt	r3, #2
   14000:	mov	r5, r0
   14004:	ldr	r0, [r4]
   14008:	bl	1e97c <ftello64@plt+0xd498>
   1400c:	str	r5, [sp]
   14010:	mov	r1, #1
   14014:	movw	r2, #5105	; 0x13f1
   14018:	movw	r3, #12296	; 0x3008
   1401c:	movt	r3, #2
   14020:	mov	r4, #3
   14024:	str	r0, [sp, #4]
   14028:	movw	r0, #28940	; 0x710c
   1402c:	movt	r0, #3
   14030:	bl	113c4 <__sprintf_chk@plt>
   14034:	movw	r0, #28940	; 0x710c
   14038:	movw	r1, #12292	; 0x3004
   1403c:	movt	r0, #3
   14040:	movt	r1, #2
   14044:	bl	123f4 <ftello64@plt+0xf10>
   14048:	ldr	r5, [sp, #64]	; 0x40
   1404c:	ldr	r3, [r5]
   14050:	b	1361c <ftello64@plt+0x2138>
   14054:	ldr	r9, [sp, #48]	; 0x30
   14058:	movw	r5, #28080	; 0x6db0
   1405c:	ldr	fp, [sp, #80]	; 0x50
   14060:	movt	r5, #3
   14064:	movw	r1, #4192	; 0x1060
   14068:	mov	r0, r9
   1406c:	movt	r1, #2
   14070:	bl	11460 <fopen64@plt>
   14074:	cmp	r0, #0
   14078:	str	r0, [sl]
   1407c:	bne	141d4 <ftello64@plt+0x2cf0>
   14080:	ldr	r8, [sp, #68]	; 0x44
   14084:	ldr	r0, [r8]
   14088:	movw	r8, #28080	; 0x6db0
   1408c:	bl	1a484 <ftello64@plt+0x8fa0>
   14090:	movt	r8, #3
   14094:	cmp	r0, #9
   14098:	beq	141ac <ftello64@plt+0x2cc8>
   1409c:	cmp	r0, #3
   140a0:	beq	14168 <ftello64@plt+0x2c84>
   140a4:	ldr	r3, [fp]
   140a8:	ldr	r1, [r5]
   140ac:	sub	r3, r3, #1
   140b0:	cmp	r3, r1
   140b4:	beq	14134 <ftello64@plt+0x2c50>
   140b8:	ldr	ip, [sp, #28]
   140bc:	ldr	r0, [ip]
   140c0:	bl	1a358 <ftello64@plt+0x8e74>
   140c4:	mov	r9, r0
   140c8:	b	14064 <ftello64@plt+0x2b80>
   140cc:	ldr	r5, [sp, #36]	; 0x24
   140d0:	ldr	r4, [r5]
   140d4:	mov	r0, r4
   140d8:	bl	11388 <strlen@plt>
   140dc:	add	r0, r0, #1
   140e0:	bl	11310 <malloc@plt>
   140e4:	subs	r8, r0, #0
   140e8:	str	r8, [sp, #48]	; 0x30
   140ec:	beq	14110 <ftello64@plt+0x2c2c>
   140f0:	ldr	ip, [sp, #136]	; 0x88
   140f4:	ldr	r1, [ip]
   140f8:	bl	112c8 <strcpy@plt>
   140fc:	b	13eb4 <ftello64@plt+0x29d0>
   14100:	ldr	r4, [sp, #64]	; 0x40
   14104:	ldr	r3, [r4]
   14108:	mov	r4, #0
   1410c:	b	1361c <ftello64@plt+0x2138>
   14110:	mov	r1, r4
   14114:	movw	r0, #10828	; 0x2a4c
   14118:	movt	r0, #2
   1411c:	ldr	fp, [sp, #40]	; 0x28
   14120:	bl	123f4 <ftello64@plt+0xf10>
   14124:	ldr	r9, [sp, #64]	; 0x40
   14128:	mov	r4, #4
   1412c:	ldr	r3, [r9]
   14130:	b	1361c <ftello64@plt+0x2138>
   14134:	ldr	r8, [sp, #36]	; 0x24
   14138:	ldr	r4, [r8]
   1413c:	mov	r0, r4
   14140:	bl	11388 <strlen@plt>
   14144:	add	r8, r0, #1
   14148:	mov	r0, r8
   1414c:	bl	11310 <malloc@plt>
   14150:	subs	r9, r0, #0
   14154:	beq	14110 <ftello64@plt+0x2c2c>
   14158:	mov	r1, r4
   1415c:	mov	r2, r8
   14160:	bl	11214 <memcpy@plt>
   14164:	b	14064 <ftello64@plt+0x2b80>
   14168:	ldr	r2, [r8]
   1416c:	mov	r1, #1
   14170:	movw	r0, #28940	; 0x710c
   14174:	movw	r3, #11760	; 0x2df0
   14178:	movt	r0, #3
   1417c:	movt	r3, #2
   14180:	str	r2, [sp]
   14184:	movw	r2, #5105	; 0x13f1
   14188:	bl	113c4 <__sprintf_chk@plt>
   1418c:	movw	r0, #28940	; 0x710c
   14190:	movw	r1, #12292	; 0x3004
   14194:	movt	r0, #3
   14198:	movt	r1, #2
   1419c:	mov	ip, #1
   141a0:	str	ip, [sp, #88]	; 0x58
   141a4:	bl	123f4 <ftello64@plt+0xf10>
   141a8:	b	13f54 <ftello64@plt+0x2a70>
   141ac:	mov	r1, r9
   141b0:	mov	r4, r0
   141b4:	movw	r0, #11736	; 0x2dd8
   141b8:	movt	r0, #2
   141bc:	str	r9, [sp, #48]	; 0x30
   141c0:	ldr	fp, [sp, #40]	; 0x28
   141c4:	bl	123f4 <ftello64@plt+0xf10>
   141c8:	ldr	r9, [sp, #64]	; 0x40
   141cc:	ldr	r3, [r9]
   141d0:	b	1361c <ftello64@plt+0x2138>
   141d4:	str	r9, [sp, #48]	; 0x30
   141d8:	b	13ec0 <ftello64@plt+0x29dc>
   141dc:	ldr	r0, [sl]
   141e0:	mov	r4, #11
   141e4:	ldr	fp, [sp, #40]	; 0x28
   141e8:	bl	11400 <fclose@plt>
   141ec:	ldr	r9, [sp, #88]	; 0x58
   141f0:	movw	r0, #10180	; 0x27c4
   141f4:	ldr	r1, [sp, #48]	; 0x30
   141f8:	movt	r0, #2
   141fc:	str	r9, [sl]
   14200:	bl	123f4 <ftello64@plt+0xf10>
   14204:	ldr	ip, [sp, #64]	; 0x40
   14208:	ldr	r3, [ip]
   1420c:	b	1361c <ftello64@plt+0x2138>
   14210:	ldrb	r2, [sp, #148]	; 0x94
   14214:	ldrb	r3, [sp, #152]	; 0x98
   14218:	cmp	r2, r3
   1421c:	bne	13df8 <ftello64@plt+0x2914>
   14220:	ldrb	r2, [sp, #149]	; 0x95
   14224:	ldrb	r3, [sp, #153]	; 0x99
   14228:	cmp	r2, r3
   1422c:	bne	13df8 <ftello64@plt+0x2914>
   14230:	ldrb	r2, [sp, #150]	; 0x96
   14234:	ldrb	r3, [sp, #154]	; 0x9a
   14238:	cmp	r2, r3
   1423c:	bne	13df8 <ftello64@plt+0x2914>
   14240:	ldrb	r2, [sp, #151]	; 0x97
   14244:	ldrb	r3, [sp, #155]	; 0x9b
   14248:	cmp	r2, r3
   1424c:	bne	13df8 <ftello64@plt+0x2914>
   14250:	ldr	r0, [r5]
   14254:	bl	114e4 <ftello64@plt>
   14258:	mov	r2, #1
   1425c:	ldr	r3, [r5]
   14260:	strd	r0, [sp, #40]	; 0x28
   14264:	add	r0, sp, #192	; 0xc0
   14268:	mov	r1, #16
   1426c:	bl	112e0 <fread@plt>
   14270:	cmp	r0, #1
   14274:	beq	14458 <ftello64@plt+0x2f74>
   14278:	ldr	r0, [r5]
   1427c:	mov	r4, #11
   14280:	bl	11400 <fclose@plt>
   14284:	str	r7, [r5]
   14288:	bl	113ac <__errno_location@plt>
   1428c:	ldr	r0, [r0]
   14290:	bl	11328 <strerror@plt>
   14294:	mov	r1, r0
   14298:	movw	r0, #10828	; 0x2a4c
   1429c:	movt	r0, #2
   142a0:	bl	123f4 <ftello64@plt+0xf10>
   142a4:	ldr	r8, [sp, #64]	; 0x40
   142a8:	ldr	r3, [r8]
   142ac:	b	1361c <ftello64@plt+0x2138>
   142b0:	cmp	r3, #6
   142b4:	beq	13f20 <ftello64@plt+0x2a3c>
   142b8:	cmp	r3, #1
   142bc:	bne	143a8 <ftello64@plt+0x2ec4>
   142c0:	cmp	r2, #2
   142c4:	bne	143a8 <ftello64@plt+0x2ec4>
   142c8:	movw	r3, #28372	; 0x6ed4
   142cc:	movt	r3, #3
   142d0:	ldr	r3, [r3]
   142d4:	cmp	r3, #0
   142d8:	beq	14330 <ftello64@plt+0x2e4c>
   142dc:	ldr	r4, [r6]
   142e0:	cmp	r4, #1
   142e4:	bne	14330 <ftello64@plt+0x2e4c>
   142e8:	ldr	r8, [sp, #68]	; 0x44
   142ec:	subs	r0, r0, #4
   142f0:	movw	ip, #28936	; 0x7108
   142f4:	movt	ip, #3
   142f8:	sbc	r1, r1, #0
   142fc:	mov	r2, #0
   14300:	movw	r3, #11828	; 0x2e34
   14304:	movt	r3, #2
   14308:	ldr	r5, [ip]
   1430c:	ldr	r7, [r8]
   14310:	bl	1e97c <ftello64@plt+0xd498>
   14314:	movw	r2, #11984	; 0x2ed0
   14318:	mov	r1, r4
   1431c:	movt	r2, #2
   14320:	mov	r3, r7
   14324:	str	r0, [sp]
   14328:	mov	r0, r5
   1432c:	bl	113e8 <__fprintf_chk@plt>
   14330:	add	r0, sp, #192	; 0xc0
   14334:	mov	r1, #42	; 0x2a
   14338:	mov	r2, #1
   1433c:	ldr	r3, [sl]
   14340:	bl	112e0 <fread@plt>
   14344:	movw	r4, #28104	; 0x6dc8
   14348:	movt	r4, #3
   1434c:	cmp	r0, #1
   14350:	mov	r9, r0
   14354:	beq	14b44 <ftello64@plt+0x3660>
   14358:	bl	113ac <__errno_location@plt>
   1435c:	movw	r5, #28368	; 0x6ed0
   14360:	movt	r5, #3
   14364:	ldr	r0, [r0]
   14368:	bl	11328 <strerror@plt>
   1436c:	mov	r1, r0
   14370:	movw	r0, #12040	; 0x2f08
   14374:	movt	r0, #2
   14378:	bl	123f4 <ftello64@plt+0xf10>
   1437c:	ldr	r3, [r6]
   14380:	cmp	r3, #1
   14384:	beq	14854 <ftello64@plt+0x3370>
   14388:	ldr	r0, [r4]
   1438c:	ldr	fp, [sp, #40]	; 0x28
   14390:	bl	11208 <ferror@plt>
   14394:	ldr	r3, [r5]
   14398:	cmp	r0, #0
   1439c:	bne	14a2c <ftello64@plt+0x3548>
   143a0:	mov	r4, #2
   143a4:	b	1361c <ftello64@plt+0x2138>
   143a8:	ldr	r3, [r6]
   143ac:	movw	r5, #28368	; 0x6ed0
   143b0:	movt	r5, #3
   143b4:	cmp	r3, #1
   143b8:	beq	14a34 <ftello64@plt+0x3550>
   143bc:	ldr	r7, [sp, #68]	; 0x44
   143c0:	subs	r0, r0, #4
   143c4:	sbc	r1, r1, #0
   143c8:	mov	r2, #0
   143cc:	movw	r3, #11828	; 0x2e34
   143d0:	movt	r3, #2
   143d4:	ldr	r4, [r7]
   143d8:	ldr	fp, [sp, #40]	; 0x28
   143dc:	bl	1e97c <ftello64@plt+0xd498>
   143e0:	movw	r2, #5105	; 0x13f1
   143e4:	mov	r1, #1
   143e8:	str	r4, [sp]
   143ec:	movw	r3, #11880	; 0x2e68
   143f0:	movt	r3, #2
   143f4:	mov	r4, #3
   143f8:	str	r0, [sp, #4]
   143fc:	movw	r0, #28940	; 0x710c
   14400:	movt	r0, #3
   14404:	bl	113c4 <__sprintf_chk@plt>
   14408:	movw	r0, #28940	; 0x710c
   1440c:	movw	r1, #12292	; 0x3004
   14410:	movt	r0, #3
   14414:	movt	r1, #2
   14418:	bl	123f4 <ftello64@plt+0xf10>
   1441c:	ldr	r1, [sp, #48]	; 0x30
   14420:	movw	r0, #11920	; 0x2e90
   14424:	movt	r0, #2
   14428:	bl	123f4 <ftello64@plt+0xf10>
   1442c:	movw	r0, #11952	; 0x2eb0
   14430:	movw	r1, #12292	; 0x3004
   14434:	movt	r0, #2
   14438:	movt	r1, #2
   1443c:	bl	123f4 <ftello64@plt+0xf10>
   14440:	ldr	r0, [sl]
   14444:	bl	11400 <fclose@plt>
   14448:	mov	r2, #0
   1444c:	ldr	r3, [r5]
   14450:	str	r2, [sl]
   14454:	b	1361c <ftello64@plt+0x2138>
   14458:	movw	r1, #10848	; 0x2a60
   1445c:	ldr	r0, [r5]
   14460:	movt	r1, #2
   14464:	bl	12428 <ftello64@plt+0xf44>
   14468:	subs	r8, r0, #0
   1446c:	beq	14904 <ftello64@plt+0x3420>
   14470:	ldrb	lr, [sp, #203]	; 0xcb
   14474:	ldrb	r3, [sp, #202]	; 0xca
   14478:	ldrb	ip, [sp, #201]	; 0xc9
   1447c:	ldrb	r1, [sp, #199]	; 0xc7
   14480:	orr	lr, r3, lr, lsl #8
   14484:	ldrb	r2, [sp, #200]	; 0xc8
   14488:	ldrb	r3, [sp, #198]	; 0xc6
   1448c:	orr	ip, r2, ip, lsl #8
   14490:	ldrb	r0, [sp, #207]	; 0xcf
   14494:	ldrb	r2, [sp, #197]	; 0xc5
   14498:	orr	r9, ip, lr, lsl #16
   1449c:	orr	r3, r3, r1, lsl #8
   144a0:	ldrb	ip, [sp, #196]	; 0xc4
   144a4:	ldrb	r1, [sp, #206]	; 0xce
   144a8:	orr	r2, ip, r2, lsl #8
   144ac:	ldrb	lr, [sp, #204]	; 0xcc
   144b0:	orr	r4, r1, r0, lsl #8
   144b4:	ldrb	r0, [sp, #195]	; 0xc3
   144b8:	ldrb	r1, [sp, #205]	; 0xcd
   144bc:	orr	ip, r2, r3, lsl #16
   144c0:	ldrb	r3, [sp, #194]	; 0xc2
   144c4:	orr	r2, r7, ip
   144c8:	orr	r3, r3, r0, lsl #8
   144cc:	orr	r1, lr, r1, lsl #8
   144d0:	str	r3, [sp, #48]	; 0x30
   144d4:	orr	r1, r1, r4, lsl #16
   144d8:	ldrb	lr, [sp, #193]	; 0xc1
   144dc:	mov	r3, r9
   144e0:	ldr	r4, [sp, #80]	; 0x50
   144e4:	ldr	ip, [sp, #48]	; 0x30
   144e8:	ldrb	r0, [sp, #192]	; 0xc0
   144ec:	ldrd	r8, [sp, #56]	; 0x38
   144f0:	orr	r0, r0, lr, lsl #8
   144f4:	str	r1, [r4]
   144f8:	adds	r8, r8, r2
   144fc:	sub	r1, r1, #1
   14500:	orr	r4, r0, ip, lsl #16
   14504:	ldr	ip, [sp, #68]	; 0x44
   14508:	adc	r9, r9, r3
   1450c:	cmp	r4, r1
   14510:	str	r1, [ip]
   14514:	beq	148a0 <ftello64@plt+0x33bc>
   14518:	ldr	r0, [r5]
   1451c:	bl	11400 <fclose@plt>
   14520:	ldr	ip, [sp, #36]	; 0x24
   14524:	mov	r1, r4
   14528:	str	r7, [r5]
   1452c:	ldr	r0, [ip]
   14530:	bl	1a358 <ftello64@plt+0x8e74>
   14534:	mov	r5, r0
   14538:	movw	r1, #4192	; 0x1060
   1453c:	mov	r0, r5
   14540:	movt	r1, #2
   14544:	bl	11460 <fopen64@plt>
   14548:	cmp	r0, #0
   1454c:	str	r0, [sl]
   14550:	bne	14894 <ftello64@plt+0x33b0>
   14554:	mov	r0, r4
   14558:	bl	1a484 <ftello64@plt+0x8fa0>
   1455c:	cmp	r0, #0
   14560:	bne	14884 <ftello64@plt+0x33a0>
   14564:	mov	r0, r5
   14568:	bl	111f0 <free@plt>
   1456c:	ldr	r5, [sp, #36]	; 0x24
   14570:	mov	r1, r4
   14574:	ldr	r0, [r5]
   14578:	bl	1a358 <ftello64@plt+0x8e74>
   1457c:	mov	r5, r0
   14580:	b	14538 <ftello64@plt+0x3054>
   14584:	movw	r3, #27984	; 0x6d50
   14588:	movt	r3, #3
   1458c:	ldr	r3, [r3]
   14590:	cmp	r3, #0
   14594:	beq	13b38 <ftello64@plt+0x2654>
   14598:	b	13b04 <ftello64@plt+0x2620>
   1459c:	ldr	r0, [sl]
   145a0:	mov	r4, #16
   145a4:	bl	11400 <fclose@plt>
   145a8:	movw	r0, #10636	; 0x298c
   145ac:	movw	r1, #12292	; 0x3004
   145b0:	movt	r0, #2
   145b4:	movt	r1, #2
   145b8:	str	r8, [sl]
   145bc:	bl	123f4 <ftello64@plt+0xf10>
   145c0:	movw	r3, #28368	; 0x6ed0
   145c4:	movt	r3, #3
   145c8:	ldr	r3, [r3]
   145cc:	b	1361c <ftello64@plt+0x2138>
   145d0:	ldr	r7, [r8]
   145d4:	movw	r8, #21648	; 0x5490
   145d8:	movt	r8, #3
   145dc:	mov	r0, r7
   145e0:	bl	1137c <feof@plt>
   145e4:	cmp	r0, #0
   145e8:	bne	14780 <ftello64@plt+0x329c>
   145ec:	mov	r0, r7
   145f0:	bl	12524 <ftello64@plt+0x1040>
   145f4:	cmp	r0, #0
   145f8:	beq	14780 <ftello64@plt+0x329c>
   145fc:	ldrb	r3, [r6]
   14600:	cmp	r3, #80	; 0x50
   14604:	bne	145dc <ftello64@plt+0x30f8>
   14608:	ldrb	r3, [r8, #1]
   1460c:	cmp	r3, #75	; 0x4b
   14610:	bne	145dc <ftello64@plt+0x30f8>
   14614:	ldrb	r3, [r8, #2]
   14618:	cmp	r3, #1
   1461c:	bne	145dc <ftello64@plt+0x30f8>
   14620:	ldrb	r3, [r8, #3]
   14624:	cmp	r3, #2
   14628:	bne	145dc <ftello64@plt+0x30f8>
   1462c:	subs	r8, r4, #24
   14630:	ldr	r0, [sl]
   14634:	sbc	r9, r5, #0
   14638:	strd	r8, [sp, #40]	; 0x28
   1463c:	bl	114e4 <ftello64@plt>
   14640:	ldrd	r4, [sp, #48]	; 0x30
   14644:	subs	r0, r0, r4
   14648:	sbc	r1, r1, r5
   1464c:	subs	r8, r0, #4
   14650:	sbc	r9, r1, #0
   14654:	strd	r8, [sp, #56]	; 0x38
   14658:	movw	r3, #21336	; 0x5358
   1465c:	movt	r3, #3
   14660:	ldr	r3, [r3]
   14664:	cmp	r3, #0
   14668:	beq	13c78 <ftello64@plt+0x2794>
   1466c:	ldrd	r8, [sp, #56]	; 0x38
   14670:	orrs	r9, r8, r9
   14674:	beq	14728 <ftello64@plt+0x3244>
   14678:	mov	r2, #0
   1467c:	ldrd	r0, [sp, #56]	; 0x38
   14680:	mov	r3, r2
   14684:	bl	1e97c <ftello64@plt+0xd498>
   14688:	movw	r3, #11024	; 0x2b10
   1468c:	mov	r1, #1
   14690:	movt	r3, #2
   14694:	movw	r2, #5105	; 0x13f1
   14698:	str	r0, [sp]
   1469c:	movw	r0, #28940	; 0x710c
   146a0:	movt	r0, #3
   146a4:	bl	113c4 <__sprintf_chk@plt>
   146a8:	movw	r0, #28940	; 0x710c
   146ac:	movw	r1, #12292	; 0x3004
   146b0:	movt	r0, #3
   146b4:	movt	r1, #2
   146b8:	bl	121dc <ftello64@plt+0xcf8>
   146bc:	b	13c78 <ftello64@plt+0x2794>
   146c0:	subs	r2, r4, #24
   146c4:	str	r9, [sp]
   146c8:	sbc	r3, r5, #0
   146cc:	strd	r2, [sp, #40]	; 0x28
   146d0:	bl	1140c <fseeko64@plt>
   146d4:	movw	r7, #28104	; 0x6dc8
   146d8:	movt	r7, #3
   146dc:	subs	r8, r0, #0
   146e0:	beq	147b8 <ftello64@plt+0x32d4>
   146e4:	ldr	r0, [r7]
   146e8:	movw	r5, #28368	; 0x6ed0
   146ec:	bl	11400 <fclose@plt>
   146f0:	ldr	r4, [sp, #64]	; 0x40
   146f4:	str	r9, [r7]
   146f8:	movt	r5, #3
   146fc:	ldr	r3, [r4]
   14700:	cmp	r3, #1
   14704:	bne	13c38 <ftello64@plt+0x2754>
   14708:	bl	113ac <__errno_location@plt>
   1470c:	mov	r4, #3
   14710:	ldr	r0, [r0]
   14714:	bl	11328 <strerror@plt>
   14718:	mov	r1, r0
   1471c:	movw	r0, #10780	; 0x2a1c
   14720:	movt	r0, #2
   14724:	b	13d30 <ftello64@plt+0x284c>
   14728:	movw	lr, #11084	; 0x2b4c
   1472c:	movt	lr, #2
   14730:	movw	ip, #28940	; 0x710c
   14734:	add	r5, lr, #32
   14738:	movt	ip, #3
   1473c:	mov	r4, lr
   14740:	add	ip, ip, #16
   14744:	ldm	r4!, {r0, r1, r2, r3}
   14748:	add	lr, lr, #16
   1474c:	cmp	r4, r5
   14750:	str	r0, [ip, #-16]
   14754:	str	r1, [ip, #-12]
   14758:	str	r2, [ip, #-8]
   1475c:	str	r3, [ip, #-4]
   14760:	bne	1473c <ftello64@plt+0x3258>
   14764:	ldm	lr!, {r0, r1}
   14768:	mov	r4, #0
   1476c:	mov	r5, #0
   14770:	strd	r4, [sp, #56]	; 0x38
   14774:	str	r0, [ip]
   14778:	str	r1, [ip, #4]
   1477c:	b	146a8 <ftello64@plt+0x31c4>
   14780:	movw	r0, #12332	; 0x302c
   14784:	movw	r1, #12292	; 0x3004
   14788:	movt	r0, #2
   1478c:	movt	r1, #2
   14790:	bl	123f4 <ftello64@plt+0xf10>
   14794:	movw	r0, #10368	; 0x2880
   14798:	movw	r1, #12292	; 0x3004
   1479c:	movt	r0, #2
   147a0:	movt	r1, #2
   147a4:	mov	r4, #3
   147a8:	bl	123f4 <ftello64@plt+0xf10>
   147ac:	ldr	r9, [sp, #64]	; 0x40
   147b0:	ldr	r3, [r9]
   147b4:	b	1361c <ftello64@plt+0x2138>
   147b8:	movw	r1, #10820	; 0x2a44
   147bc:	ldr	r0, [r7]
   147c0:	movt	r1, #2
   147c4:	bl	12428 <ftello64@plt+0xf44>
   147c8:	cmp	r0, #0
   147cc:	bne	147f4 <ftello64@plt+0x3310>
   147d0:	movw	r3, #21336	; 0x5358
   147d4:	movt	r3, #3
   147d8:	ldr	r3, [r3]
   147dc:	cmp	r3, #0
   147e0:	bne	14728 <ftello64@plt+0x3244>
   147e4:	mov	r4, #0
   147e8:	mov	r5, #0
   147ec:	strd	r4, [sp, #56]	; 0x38
   147f0:	b	13c78 <ftello64@plt+0x2794>
   147f4:	ldr	r0, [r7]
   147f8:	bl	114e4 <ftello64@plt>
   147fc:	mov	r2, #1
   14800:	ldr	r3, [r7]
   14804:	strd	r0, [sp, #56]	; 0x38
   14808:	add	r0, sp, #192	; 0xc0
   1480c:	mov	r1, #16
   14810:	bl	112e0 <fread@plt>
   14814:	cmp	r0, #1
   14818:	beq	15068 <ftello64@plt+0x3b84>
   1481c:	ldr	r0, [r7]
   14820:	mov	r4, #11
   14824:	bl	11400 <fclose@plt>
   14828:	str	r8, [r7]
   1482c:	bl	113ac <__errno_location@plt>
   14830:	ldr	r0, [r0]
   14834:	bl	11328 <strerror@plt>
   14838:	mov	r1, r0
   1483c:	movw	r0, #10828	; 0x2a4c
   14840:	movt	r0, #2
   14844:	bl	123f4 <ftello64@plt+0xf10>
   14848:	ldr	r5, [sp, #64]	; 0x40
   1484c:	ldr	r3, [r5]
   14850:	b	1361c <ftello64@plt+0x2138>
   14854:	movw	r0, #12068	; 0x2f24
   14858:	movw	r1, #12292	; 0x3004
   1485c:	movt	r0, #2
   14860:	movt	r1, #2
   14864:	bl	123f4 <ftello64@plt+0xf10>
   14868:	movw	r0, #12116	; 0x2f54
   1486c:	movw	r1, #12292	; 0x3004
   14870:	movt	r0, #2
   14874:	movt	r1, #2
   14878:	bl	123f4 <ftello64@plt+0xf10>
   1487c:	ldr	r0, [sl]
   14880:	b	13ed8 <ftello64@plt+0x29f4>
   14884:	ldr	r4, [sp, #64]	; 0x40
   14888:	ldr	r3, [r4]
   1488c:	mov	r4, #9
   14890:	b	1361c <ftello64@plt+0x2138>
   14894:	mov	r0, r5
   14898:	bl	111f0 <free@plt>
   1489c:	ldr	ip, [sp, #68]	; 0x44
   148a0:	mov	r7, #0
   148a4:	ldr	r0, [sl]
   148a8:	str	r7, [sp]
   148ac:	mov	r2, r8
   148b0:	mov	r3, r9
   148b4:	str	r4, [ip]
   148b8:	bl	1140c <fseeko64@plt>
   148bc:	movw	r5, #28104	; 0x6dc8
   148c0:	movt	r5, #3
   148c4:	cmp	r0, r7
   148c8:	beq	14934 <ftello64@plt+0x3450>
   148cc:	ldr	r0, [r5]
   148d0:	mov	r4, #3
   148d4:	bl	11400 <fclose@plt>
   148d8:	str	r7, [r5]
   148dc:	bl	113ac <__errno_location@plt>
   148e0:	ldr	r0, [r0]
   148e4:	bl	11328 <strerror@plt>
   148e8:	mov	r1, r0
   148ec:	movw	r0, #9836	; 0x266c
   148f0:	movt	r0, #2
   148f4:	bl	123f4 <ftello64@plt+0xf10>
   148f8:	ldr	r5, [sp, #64]	; 0x40
   148fc:	ldr	r3, [r5]
   14900:	b	1361c <ftello64@plt+0x2138>
   14904:	ldr	r0, [r5]
   14908:	mov	r4, #11
   1490c:	bl	11400 <fclose@plt>
   14910:	ldr	r9, [sp, #36]	; 0x24
   14914:	movw	r0, #10856	; 0x2a68
   14918:	movt	r0, #2
   1491c:	str	r8, [r5]
   14920:	ldr	r1, [r9]
   14924:	bl	123f4 <ftello64@plt+0xf10>
   14928:	ldr	ip, [sp, #64]	; 0x40
   1492c:	ldr	r3, [ip]
   14930:	b	1361c <ftello64@plt+0x2138>
   14934:	movw	r1, #10936	; 0x2ab8
   14938:	ldr	r0, [r5]
   1493c:	movt	r1, #2
   14940:	bl	12428 <ftello64@plt+0xf44>
   14944:	subs	r4, r0, #0
   14948:	bne	14df8 <ftello64@plt+0x3914>
   1494c:	ldrd	r2, [sp, #40]	; 0x28
   14950:	ldr	r0, [r5]
   14954:	subs	r2, r2, #84	; 0x54
   14958:	str	r4, [sp]
   1495c:	sbc	r3, r3, #0
   14960:	bl	1140c <fseeko64@plt>
   14964:	cmp	r0, #0
   14968:	ldr	r0, [r5]
   1496c:	beq	14d4c <ftello64@plt+0x3868>
   14970:	bl	11400 <fclose@plt>
   14974:	ldr	r7, [sp, #64]	; 0x40
   14978:	movw	r6, #28368	; 0x6ed0
   1497c:	str	r4, [r5]
   14980:	movt	r6, #3
   14984:	ldr	r3, [r7]
   14988:	cmp	r3, #1
   1498c:	bne	13cc0 <ftello64@plt+0x27dc>
   14990:	bl	113ac <__errno_location@plt>
   14994:	mov	r4, #3
   14998:	ldr	r0, [r0]
   1499c:	bl	11328 <strerror@plt>
   149a0:	mov	r1, r0
   149a4:	movw	r0, #11176	; 0x2ba8
   149a8:	movt	r0, #2
   149ac:	b	13d9c <ftello64@plt+0x28b8>
   149b0:	add	r0, r4, #1
   149b4:	bl	11310 <malloc@plt>
   149b8:	cmp	r0, #0
   149bc:	mov	r9, r0
   149c0:	str	r0, [r7, #76]	; 0x4c
   149c4:	beq	15910 <ftello64@plt+0x442c>
   149c8:	cmp	r8, #0
   149cc:	bne	158e8 <ftello64@plt+0x4404>
   149d0:	cmp	r5, #0
   149d4:	bne	157dc <ftello64@plt+0x42f8>
   149d8:	mov	r2, #1
   149dc:	ldr	r3, [sl]
   149e0:	mov	r0, r9
   149e4:	mov	r1, r4
   149e8:	bl	112e0 <fread@plt>
   149ec:	movw	r3, #28104	; 0x6dc8
   149f0:	movt	r3, #3
   149f4:	cmp	r0, #1
   149f8:	mov	r2, r0
   149fc:	beq	1526c <ftello64@plt+0x3d88>
   14a00:	ldr	r3, [r6]
   14a04:	movw	r4, #28368	; 0x6ed0
   14a08:	movt	r4, #3
   14a0c:	cmp	r3, #1
   14a10:	beq	1524c <ftello64@plt+0x3d68>
   14a14:	ldr	r0, [sl]
   14a18:	ldr	fp, [sp, #40]	; 0x28
   14a1c:	bl	11208 <ferror@plt>
   14a20:	ldr	r3, [r4]
   14a24:	cmp	r0, #0
   14a28:	beq	143a0 <ftello64@plt+0x2ebc>
   14a2c:	mov	r4, #11
   14a30:	b	1361c <ftello64@plt+0x2138>
   14a34:	movw	r4, #11784	; 0x2e08
   14a38:	movw	ip, #28940	; 0x710c
   14a3c:	movt	r4, #2
   14a40:	movt	ip, #3
   14a44:	mov	lr, r4
   14a48:	ldr	r7, [pc, #3932]	; 159ac <ftello64@plt+0x44c8>
   14a4c:	ldm	lr!, {r0, r1, r2, r3}
   14a50:	add	r4, r4, #16
   14a54:	add	ip, ip, #16
   14a58:	cmp	lr, r7
   14a5c:	str	r0, [ip, #-16]
   14a60:	str	r1, [ip, #-12]
   14a64:	str	r2, [ip, #-8]
   14a68:	str	r3, [ip, #-4]
   14a6c:	bne	14a44 <ftello64@plt+0x3560>
   14a70:	ldr	r0, [r4]
   14a74:	ldr	r4, [pc, #3892]	; 159b0 <ftello64@plt+0x44cc>
   14a78:	str	r0, [ip]
   14a7c:	ldrb	ip, [r4, #1]!
   14a80:	mov	r1, #1
   14a84:	mov	r2, #40	; 0x28
   14a88:	movw	r3, #11820	; 0x2e2c
   14a8c:	add	r0, sp, #152	; 0x98
   14a90:	movt	r3, #2
   14a94:	str	ip, [sp]
   14a98:	ldr	r8, [pc, #3860]	; 159b4 <ftello64@plt+0x44d0>
   14a9c:	bl	113c4 <__sprintf_chk@plt>
   14aa0:	movw	r0, #28940	; 0x710c
   14aa4:	add	r1, sp, #152	; 0x98
   14aa8:	movt	r0, #3
   14aac:	movw	r2, #5105	; 0x13f1
   14ab0:	bl	113b8 <__strcat_chk@plt>
   14ab4:	cmp	r4, r8
   14ab8:	bne	14a7c <ftello64@plt+0x3598>
   14abc:	ldr	r9, [sp, #92]	; 0x5c
   14ac0:	mov	r2, #0
   14ac4:	ldr	ip, [sp, #68]	; 0x44
   14ac8:	movw	r3, #11828	; 0x2e34
   14acc:	movt	r3, #2
   14ad0:	ldrd	r0, [r9]
   14ad4:	ldr	r4, [ip]
   14ad8:	subs	r0, r0, #4
   14adc:	sbc	r1, r1, #0
   14ae0:	bl	1e97c <ftello64@plt+0xd498>
   14ae4:	mov	r1, #1
   14ae8:	str	r4, [sp]
   14aec:	mov	r2, #40	; 0x28
   14af0:	movw	r3, #11832	; 0x2e38
   14af4:	movt	r3, #2
   14af8:	str	r0, [sp, #4]
   14afc:	add	r0, sp, #152	; 0x98
   14b00:	bl	113c4 <__sprintf_chk@plt>
   14b04:	add	r1, sp, #152	; 0x98
   14b08:	movw	r2, #5105	; 0x13f1
   14b0c:	movw	r0, #28940	; 0x710c
   14b10:	movt	r0, #3
   14b14:	bl	113b8 <__strcat_chk@plt>
   14b18:	movw	r0, #28940	; 0x710c
   14b1c:	movw	r1, #12292	; 0x3004
   14b20:	movt	r0, #3
   14b24:	movt	r1, #2
   14b28:	bl	123f4 <ftello64@plt+0xf10>
   14b2c:	movw	r0, #11852	; 0x2e4c
   14b30:	movw	r1, #12292	; 0x3004
   14b34:	movt	r0, #2
   14b38:	movt	r1, #2
   14b3c:	bl	123f4 <ftello64@plt+0xf10>
   14b40:	b	1487c <ftello64@plt+0x3398>
   14b44:	mov	r0, #120	; 0x78
   14b48:	bl	11310 <malloc@plt>
   14b4c:	subs	r7, r0, #0
   14b50:	beq	15224 <ftello64@plt+0x3d40>
   14b54:	ldrb	lr, [sp, #203]	; 0xcb
   14b58:	mov	r3, #0
   14b5c:	ldrb	r2, [sp, #202]	; 0xca
   14b60:	ldrb	r5, [sp, #207]	; 0xcf
   14b64:	ldrb	r1, [sp, #201]	; 0xc9
   14b68:	orr	lr, r2, lr, lsl #8
   14b6c:	ldrb	r0, [sp, #206]	; 0xce
   14b70:	ldrb	r4, [sp, #211]	; 0xd3
   14b74:	ldrb	r2, [sp, #200]	; 0xc8
   14b78:	orr	r5, r0, r5, lsl #8
   14b7c:	ldrb	r0, [sp, #210]	; 0xd2
   14b80:	ldrb	ip, [sp, #215]	; 0xd7
   14b84:	orr	r2, r2, r1, lsl #8
   14b88:	ldrb	r1, [sp, #205]	; 0xcd
   14b8c:	orr	r2, r2, lr, lsl #16
   14b90:	orr	r4, r0, r4, lsl #8
   14b94:	str	r2, [r7, #8]
   14b98:	ldrb	r0, [sp, #214]	; 0xd6
   14b9c:	ldrb	r2, [sp, #204]	; 0xcc
   14ba0:	orr	ip, r0, ip, lsl #8
   14ba4:	ldrb	lr, [sp, #209]	; 0xd1
   14ba8:	orr	r2, r2, r1, lsl #8
   14bac:	ldrb	r0, [sp, #213]	; 0xd5
   14bb0:	ldrb	r1, [sp, #208]	; 0xd0
   14bb4:	orr	r5, r2, r5, lsl #16
   14bb8:	ldrb	r2, [sp, #212]	; 0xd4
   14bbc:	orr	lr, r1, lr, lsl #8
   14bc0:	ldrb	r1, [sp, #193]	; 0xc1
   14bc4:	orr	r0, r2, r0, lsl #8
   14bc8:	orr	lr, lr, r4, lsl #16
   14bcc:	orr	r0, r0, ip, lsl #16
   14bd0:	ldrb	ip, [sp, #192]	; 0xc0
   14bd4:	ldrb	r4, [sp, #199]	; 0xc7
   14bd8:	ldrb	r2, [sp, #195]	; 0xc3
   14bdc:	orr	r1, ip, r1, lsl #8
   14be0:	str	r5, [r7, #12]
   14be4:	tst	r1, #65280	; 0xff00
   14be8:	ldrb	r5, [sp, #197]	; 0xc5
   14bec:	str	lr, [r7, #16]
   14bf0:	str	r0, [r7, #24]
   14bf4:	ldrb	ip, [sp, #196]	; 0xc4
   14bf8:	ldrb	r0, [sp, #194]	; 0xc2
   14bfc:	ldrb	lr, [sp, #198]	; 0xc6
   14c00:	orr	ip, ip, r5, lsl #8
   14c04:	orr	r2, r0, r2, lsl #8
   14c08:	strh	r1, [r7]
   14c0c:	orr	lr, lr, r4, lsl #8
   14c10:	strh	r2, [r7, #2]
   14c14:	strh	ip, [r7, #4]
   14c18:	movne	r1, #0
   14c1c:	moveq	r1, #1
   14c20:	strh	lr, [r7, #6]
   14c24:	str	r3, [r7, #20]
   14c28:	str	r3, [r7, #28]
   14c2c:	ldrb	r5, [sp, #229]	; 0xe5
   14c30:	ldrb	r2, [sp, #228]	; 0xe4
   14c34:	ldrb	r4, [sp, #217]	; 0xd9
   14c38:	ldrb	r0, [sp, #216]	; 0xd8
   14c3c:	orr	r5, r2, r5, lsl #8
   14c40:	ldrb	ip, [sp, #233]	; 0xe9
   14c44:	ldrb	r2, [sp, #232]	; 0xe8
   14c48:	orr	r4, r0, r4, lsl #8
   14c4c:	ldrb	r0, [sp, #227]	; 0xe3
   14c50:	cmp	r4, r3
   14c54:	orr	ip, r2, ip, lsl #8
   14c58:	ldrb	r2, [sp, #226]	; 0xe2
   14c5c:	ldrb	lr, [sp, #231]	; 0xe7
   14c60:	orr	r0, r2, r0, lsl #8
   14c64:	ldrb	r2, [sp, #230]	; 0xe6
   14c68:	orr	r0, r0, r5, lsl #16
   14c6c:	ldrb	r8, [sp, #219]	; 0xdb
   14c70:	ldrb	r5, [sp, #221]	; 0xdd
   14c74:	orr	r2, r2, lr, lsl #8
   14c78:	orr	r2, r2, ip, lsl #16
   14c7c:	str	r0, [r7, #56]	; 0x38
   14c80:	str	r2, [r7, #48]	; 0x30
   14c84:	ldrb	r0, [sp, #218]	; 0xda
   14c88:	ldrb	r2, [sp, #220]	; 0xdc
   14c8c:	ldrb	ip, [sp, #223]	; 0xdf
   14c90:	orr	r8, r0, r8, lsl #8
   14c94:	str	r1, [r7, #112]	; 0x70
   14c98:	orr	r5, r2, r5, lsl #8
   14c9c:	ldrb	r1, [sp, #225]	; 0xe1
   14ca0:	ldrb	r0, [sp, #222]	; 0xde
   14ca4:	ldrb	r2, [sp, #224]	; 0xe0
   14ca8:	str	r3, [r7, #52]	; 0x34
   14cac:	orr	r0, r0, ip, lsl #8
   14cb0:	str	r3, [r7, #72]	; 0x48
   14cb4:	orr	r2, r2, r1, lsl #8
   14cb8:	str	r3, [r7, #68]	; 0x44
   14cbc:	str	r3, [r7, #64]	; 0x40
   14cc0:	str	r3, [r7, #76]	; 0x4c
   14cc4:	str	r3, [r7, #60]	; 0x3c
   14cc8:	str	r3, [r7, #80]	; 0x50
   14ccc:	strh	r4, [r7, #32]
   14cd0:	strh	r8, [r7, #36]	; 0x24
   14cd4:	strh	r5, [r7, #38]	; 0x26
   14cd8:	str	r0, [r7, #40]	; 0x28
   14cdc:	strh	r2, [r7, #44]	; 0x2c
   14ce0:	str	r3, [r7, #84]	; 0x54
   14ce4:	str	r3, [r7, #96]	; 0x60
   14ce8:	str	r3, [r7, #92]	; 0x5c
   14cec:	str	r3, [r7, #88]	; 0x58
   14cf0:	bne	149b0 <ftello64@plt+0x34cc>
   14cf4:	ldr	ip, [sp, #20]
   14cf8:	mov	r1, r9
   14cfc:	movw	r0, #28940	; 0x710c
   14d00:	movw	r3, #12140	; 0x2f6c
   14d04:	movt	r0, #3
   14d08:	movt	r3, #2
   14d0c:	ldr	r2, [ip]
   14d10:	add	r2, r2, #1
   14d14:	str	r2, [sp]
   14d18:	movw	r2, #5105	; 0x13f1
   14d1c:	bl	113c4 <__sprintf_chk@plt>
   14d20:	movw	r0, #12144	; 0x2f70
   14d24:	movw	r1, #28940	; 0x710c
   14d28:	movt	r0, #2
   14d2c:	movt	r1, #3
   14d30:	bl	123f4 <ftello64@plt+0xf10>
   14d34:	ldr	r3, [r6]
   14d38:	cmp	r3, #1
   14d3c:	beq	14868 <ftello64@plt+0x3384>
   14d40:	ldr	fp, [sp, #40]	; 0x28
   14d44:	mov	r4, #3
   14d48:	b	1361c <ftello64@plt+0x2138>
   14d4c:	bl	12524 <ftello64@plt+0x1040>
   14d50:	cmp	r0, #0
   14d54:	beq	14d6c <ftello64@plt+0x3888>
   14d58:	movw	r0, #10936	; 0x2ab8
   14d5c:	movt	r0, #2
   14d60:	bl	126f8 <ftello64@plt+0x1214>
   14d64:	cmp	r0, #0
   14d68:	bne	14db4 <ftello64@plt+0x38d0>
   14d6c:	ldr	r0, [sl]
   14d70:	movw	r5, #28368	; 0x6ed0
   14d74:	bl	11400 <fclose@plt>
   14d78:	ldr	r7, [sp, #64]	; 0x40
   14d7c:	mov	r3, #0
   14d80:	movt	r5, #3
   14d84:	str	r3, [sl]
   14d88:	ldr	r2, [r7]
   14d8c:	cmp	r2, #1
   14d90:	beq	14e60 <ftello64@plt+0x397c>
   14d94:	ldr	r9, [sp, #36]	; 0x24
   14d98:	movw	r0, #11356	; 0x2c5c
   14d9c:	movt	r0, #2
   14da0:	mov	r4, #3
   14da4:	ldr	r1, [r9]
   14da8:	bl	123f4 <ftello64@plt+0xf10>
   14dac:	ldr	r3, [r5]
   14db0:	b	1361c <ftello64@plt+0x2138>
   14db4:	ldr	r0, [r5]
   14db8:	bl	114e4 <ftello64@plt>
   14dbc:	subs	r8, r0, r8
   14dc0:	sbc	r9, r1, r9
   14dc4:	movw	r0, #11228	; 0x2bdc
   14dc8:	subs	r4, r8, #4
   14dcc:	movt	r0, #2
   14dd0:	movw	r1, #12292	; 0x3004
   14dd4:	movt	r1, #2
   14dd8:	sbc	r5, r9, #0
   14ddc:	strd	r4, [sp, #56]	; 0x38
   14de0:	bl	123f4 <ftello64@plt+0xf10>
   14de4:	movw	r0, #11280	; 0x2c10
   14de8:	movw	r1, #12292	; 0x3004
   14dec:	movt	r0, #2
   14df0:	movt	r1, #2
   14df4:	bl	123f4 <ftello64@plt+0xf10>
   14df8:	add	r0, sp, #192	; 0xc0
   14dfc:	mov	r1, #1
   14e00:	mov	r2, #52	; 0x34
   14e04:	ldr	r3, [sl]
   14e08:	bl	112e0 <fread@plt>
   14e0c:	movw	r5, #28104	; 0x6dc8
   14e10:	movt	r5, #3
   14e14:	cmp	r0, #51	; 0x33
   14e18:	bhi	14ea4 <ftello64@plt+0x39c0>
   14e1c:	ldr	ip, [sp, #64]	; 0x40
   14e20:	ldr	r3, [ip]
   14e24:	cmp	r3, #1
   14e28:	beq	14e78 <ftello64@plt+0x3994>
   14e2c:	movw	r0, #11452	; 0x2cbc
   14e30:	movw	r1, #12292	; 0x3004
   14e34:	movt	r0, #2
   14e38:	movt	r1, #2
   14e3c:	bl	123f4 <ftello64@plt+0xf10>
   14e40:	ldr	r0, [sl]
   14e44:	mov	r4, #3
   14e48:	bl	11400 <fclose@plt>
   14e4c:	ldr	r5, [sp, #64]	; 0x40
   14e50:	mov	r2, #0
   14e54:	str	r2, [sl]
   14e58:	ldr	r3, [r5]
   14e5c:	b	1361c <ftello64@plt+0x2138>
   14e60:	ldr	r8, [sp, #36]	; 0x24
   14e64:	movw	r0, #11308	; 0x2c2c
   14e68:	mov	r4, #3
   14e6c:	movt	r0, #2
   14e70:	ldr	r1, [r8]
   14e74:	b	13d30 <ftello64@plt+0x284c>
   14e78:	movw	r0, #11408	; 0x2c90
   14e7c:	movw	r1, #12292	; 0x3004
   14e80:	movt	r0, #2
   14e84:	movt	r1, #2
   14e88:	bl	123f4 <ftello64@plt+0xf10>
   14e8c:	movw	r0, #10368	; 0x2880
   14e90:	movw	r1, #12292	; 0x3004
   14e94:	movt	r0, #2
   14e98:	movt	r1, #2
   14e9c:	bl	123f4 <ftello64@plt+0xf10>
   14ea0:	b	14e40 <ftello64@plt+0x395c>
   14ea4:	ldrb	ip, [sp, #227]	; 0xe3
   14ea8:	mov	r8, #0
   14eac:	ldrb	r3, [sp, #226]	; 0xe2
   14eb0:	ldrb	r0, [sp, #243]	; 0xf3
   14eb4:	orr	ip, r3, ip, lsl #8
   14eb8:	ldrb	r3, [sp, #242]	; 0xf2
   14ebc:	ldrb	r4, [sp, #225]	; 0xe1
   14ec0:	ldrb	r1, [sp, #241]	; 0xf1
   14ec4:	orr	r0, r3, r0, lsl #8
   14ec8:	ldrb	r2, [sp, #224]	; 0xe0
   14ecc:	ldrb	r3, [sp, #240]	; 0xf0
   14ed0:	orr	r2, r2, r4, lsl #8
   14ed4:	ldrb	r4, [sp, #239]	; 0xef
   14ed8:	orr	r1, r3, r1, lsl #8
   14edc:	orr	r9, r2, ip, lsl #16
   14ee0:	orr	r1, r1, r0, lsl #16
   14ee4:	ldrb	r2, [sp, #237]	; 0xed
   14ee8:	str	r1, [sp, #44]	; 0x2c
   14eec:	ldrb	r0, [sp, #203]	; 0xcb
   14ef0:	ldrb	r1, [sp, #211]	; 0xd3
   14ef4:	ldrb	ip, [sp, #238]	; 0xee
   14ef8:	ldrb	r3, [sp, #236]	; 0xec
   14efc:	str	r8, [sp, #40]	; 0x28
   14f00:	orr	ip, ip, r4, lsl #8
   14f04:	str	r0, [sp, #48]	; 0x30
   14f08:	orr	r3, r3, r2, lsl #8
   14f0c:	str	r1, [sp, #72]	; 0x48
   14f10:	orr	ip, r3, ip, lsl #16
   14f14:	ldrd	r0, [sp, #40]	; 0x28
   14f18:	ldrb	r4, [sp, #223]	; 0xdf
   14f1c:	orr	r0, r0, ip
   14f20:	strd	r0, [sp, #40]	; 0x28
   14f24:	ldrb	r1, [sp, #220]	; 0xdc
   14f28:	ldrb	r2, [sp, #222]	; 0xde
   14f2c:	ldr	r0, [sp, #48]	; 0x30
   14f30:	str	r1, [sp, #96]	; 0x60
   14f34:	orr	r4, r2, r4, lsl #8
   14f38:	ldrb	r1, [sp, #209]	; 0xd1
   14f3c:	ldrb	r2, [sp, #210]	; 0xd2
   14f40:	ldrb	r3, [sp, #202]	; 0xca
   14f44:	str	r1, [sp, #92]	; 0x5c
   14f48:	orr	ip, r3, r0, lsl #8
   14f4c:	str	r2, [sp, #88]	; 0x58
   14f50:	ldrd	r0, [sp, #40]	; 0x28
   14f54:	ldrd	r2, [sp, #56]	; 0x38
   14f58:	ldrb	r7, [sp, #221]	; 0xdd
   14f5c:	adds	r2, r2, r0
   14f60:	adc	r3, r3, r1
   14f64:	strd	r2, [sp, #48]	; 0x30
   14f68:	ldr	r2, [sp, #96]	; 0x60
   14f6c:	cmp	ip, #46	; 0x2e
   14f70:	ldr	r3, [sp, #88]	; 0x58
   14f74:	orr	r1, r2, r7, lsl #8
   14f78:	ldr	r7, [sp, #72]	; 0x48
   14f7c:	orr	r4, r1, r4, lsl #16
   14f80:	ldr	r1, [sp, #92]	; 0x5c
   14f84:	ldrb	r0, [sp, #208]	; 0xd0
   14f88:	orr	r2, r3, r7, lsl #8
   14f8c:	orr	r3, r0, r1, lsl #8
   14f90:	orr	r0, r8, r4
   14f94:	mov	r1, r9
   14f98:	orr	r4, r3, r2, lsl #16
   14f9c:	strd	r0, [sp, #72]	; 0x48
   14fa0:	bls	13e04 <ftello64@plt+0x2920>
   14fa4:	movw	lr, #52429	; 0xcccd
   14fa8:	movt	lr, #52428	; 0xcccc
   14fac:	mvn	r7, #9
   14fb0:	movw	r2, #5105	; 0x13f1
   14fb4:	umull	r1, lr, lr, ip
   14fb8:	movw	r0, #28940	; 0x710c
   14fbc:	mov	r1, #1
   14fc0:	movt	r0, #3
   14fc4:	movw	r3, #11488	; 0x2ce0
   14fc8:	movt	r3, #2
   14fcc:	lsr	lr, lr, #3
   14fd0:	str	lr, [sp]
   14fd4:	mla	ip, r7, lr, ip
   14fd8:	movw	r7, #28368	; 0x6ed0
   14fdc:	movt	r7, #3
   14fe0:	str	ip, [sp, #4]
   14fe4:	bl	113c4 <__sprintf_chk@plt>
   14fe8:	movw	r0, #28940	; 0x710c
   14fec:	movw	r1, #12292	; 0x3004
   14ff0:	movt	r0, #3
   14ff4:	movt	r1, #2
   14ff8:	bl	123f4 <ftello64@plt+0xf10>
   14ffc:	movw	r0, #11524	; 0x2d04
   15000:	movw	r1, #12292	; 0x3004
   15004:	movt	r0, #2
   15008:	movt	r1, #2
   1500c:	bl	123f4 <ftello64@plt+0xf10>
   15010:	movw	r0, #11580	; 0x2d3c
   15014:	movw	r1, #12292	; 0x3004
   15018:	movt	r0, #2
   1501c:	movt	r1, #2
   15020:	bl	123f4 <ftello64@plt+0xf10>
   15024:	ldr	ip, [sp, #64]	; 0x40
   15028:	ldr	r3, [ip]
   1502c:	cmp	r3, #1
   15030:	beq	1581c <ftello64@plt+0x4338>
   15034:	cmp	r3, #2
   15038:	beq	15804 <ftello64@plt+0x4320>
   1503c:	movw	r0, #11700	; 0x2db4
   15040:	movw	r1, #12292	; 0x3004
   15044:	movt	r0, #2
   15048:	movt	r1, #2
   1504c:	bl	123f4 <ftello64@plt+0xf10>
   15050:	ldr	r0, [r5]
   15054:	bl	11400 <fclose@plt>
   15058:	mov	r4, #3
   1505c:	str	r8, [r5]
   15060:	ldr	r3, [r7]
   15064:	b	1361c <ftello64@plt+0x2138>
   15068:	movw	r1, #10848	; 0x2a60
   1506c:	ldr	r0, [r7]
   15070:	movt	r1, #2
   15074:	bl	12428 <ftello64@plt+0xf44>
   15078:	subs	r5, r0, #0
   1507c:	beq	15174 <ftello64@plt+0x3c90>
   15080:	ldrb	r2, [sp, #203]	; 0xcb
   15084:	ldrb	r3, [sp, #202]	; 0xca
   15088:	ldrb	r1, [sp, #201]	; 0xc9
   1508c:	orr	r2, r3, r2, lsl #8
   15090:	ldrb	ip, [sp, #207]	; 0xcf
   15094:	ldrb	r3, [sp, #200]	; 0xc8
   15098:	ldrb	r0, [sp, #206]	; 0xce
   1509c:	orr	r3, r3, r1, lsl #8
   150a0:	ldrb	lr, [sp, #205]	; 0xcd
   150a4:	orr	r9, r0, ip, lsl #8
   150a8:	orr	r5, r3, r2, lsl #16
   150ac:	ldrb	ip, [sp, #199]	; 0xc7
   150b0:	ldrb	r2, [sp, #204]	; 0xcc
   150b4:	ldrb	r3, [sp, #198]	; 0xc6
   150b8:	ldrb	r0, [sp, #197]	; 0xc5
   150bc:	orr	r2, r2, lr, lsl #8
   150c0:	ldrb	r1, [sp, #196]	; 0xc4
   150c4:	orr	r3, r3, ip, lsl #8
   150c8:	orr	r2, r2, r9, lsl #16
   150cc:	ldr	ip, [sp, #80]	; 0x50
   150d0:	orr	r1, r1, r0, lsl #8
   150d4:	cmp	r2, #1
   150d8:	orr	r3, r1, r3, lsl #16
   150dc:	orr	r4, r8, r3
   150e0:	str	r2, [ip]
   150e4:	beq	15120 <ftello64@plt+0x3c3c>
   150e8:	ldr	r4, [sp, #36]	; 0x24
   150ec:	movw	r0, #10892	; 0x2a8c
   150f0:	movt	r0, #2
   150f4:	ldr	r1, [r4]
   150f8:	mov	r4, #3
   150fc:	bl	123f4 <ftello64@plt+0xf10>
   15100:	movw	r0, #10368	; 0x2880
   15104:	movw	r1, #12292	; 0x3004
   15108:	movt	r0, #2
   1510c:	movt	r1, #2
   15110:	bl	123f4 <ftello64@plt+0xf10>
   15114:	ldr	r5, [sp, #64]	; 0x40
   15118:	ldr	r3, [r5]
   1511c:	b	1361c <ftello64@plt+0x2138>
   15120:	ldr	r0, [r7]
   15124:	mov	r2, r4
   15128:	mov	r3, r5
   1512c:	str	r8, [sp]
   15130:	bl	1140c <fseeko64@plt>
   15134:	cmp	r0, #0
   15138:	beq	151a4 <ftello64@plt+0x3cc0>
   1513c:	ldr	r0, [r7]
   15140:	mov	r4, #3
   15144:	bl	11400 <fclose@plt>
   15148:	str	r8, [r7]
   1514c:	bl	113ac <__errno_location@plt>
   15150:	ldr	r0, [r0]
   15154:	bl	11328 <strerror@plt>
   15158:	mov	r1, r0
   1515c:	movw	r0, #9836	; 0x266c
   15160:	movt	r0, #2
   15164:	bl	123f4 <ftello64@plt+0xf10>
   15168:	ldr	r7, [sp, #64]	; 0x40
   1516c:	ldr	r3, [r7]
   15170:	b	1361c <ftello64@plt+0x2138>
   15174:	ldr	r0, [r7]
   15178:	mov	r4, #11
   1517c:	bl	11400 <fclose@plt>
   15180:	ldr	r8, [sp, #36]	; 0x24
   15184:	movw	r0, #10856	; 0x2a68
   15188:	movt	r0, #2
   1518c:	str	r5, [r7]
   15190:	ldr	r1, [r8]
   15194:	bl	123f4 <ftello64@plt+0xf10>
   15198:	ldr	r9, [sp, #64]	; 0x40
   1519c:	ldr	r3, [r9]
   151a0:	b	1361c <ftello64@plt+0x2138>
   151a4:	movw	r1, #10936	; 0x2ab8
   151a8:	ldr	r0, [r7]
   151ac:	movt	r1, #2
   151b0:	bl	12428 <ftello64@plt+0xf44>
   151b4:	subs	r8, r0, #0
   151b8:	bne	147d0 <ftello64@plt+0x32ec>
   151bc:	ldrd	r2, [sp, #56]	; 0x38
   151c0:	ldr	r0, [r7]
   151c4:	subs	r2, r2, #84	; 0x54
   151c8:	str	r8, [sp]
   151cc:	sbc	r3, r3, #0
   151d0:	bl	1140c <fseeko64@plt>
   151d4:	cmp	r0, #0
   151d8:	ldr	r0, [r7]
   151dc:	beq	15870 <ftello64@plt+0x438c>
   151e0:	bl	11400 <fclose@plt>
   151e4:	ldr	r9, [sp, #64]	; 0x40
   151e8:	str	r8, [r7]
   151ec:	ldr	r3, [r9]
   151f0:	cmp	r3, #1
   151f4:	beq	15834 <ftello64@plt+0x4350>
   151f8:	bl	113ac <__errno_location@plt>
   151fc:	mov	r4, #3
   15200:	ldr	r0, [r0]
   15204:	bl	11328 <strerror@plt>
   15208:	mov	r1, r0
   1520c:	movw	r0, #9836	; 0x266c
   15210:	movt	r0, #2
   15214:	bl	123f4 <ftello64@plt+0xf10>
   15218:	ldr	ip, [sp, #64]	; 0x40
   1521c:	ldr	r3, [ip]
   15220:	b	1361c <ftello64@plt+0x2138>
   15224:	movw	r0, #12088	; 0x2f38
   15228:	movw	r1, #12292	; 0x3004
   1522c:	movt	r0, #2
   15230:	movt	r1, #2
   15234:	ldr	fp, [sp, #40]	; 0x28
   15238:	bl	123f4 <ftello64@plt+0xf10>
   1523c:	ldr	r9, [sp, #64]	; 0x40
   15240:	mov	r4, #4
   15244:	ldr	r3, [r9]
   15248:	b	1361c <ftello64@plt+0x2138>
   1524c:	bl	113ac <__errno_location@plt>
   15250:	ldr	r0, [r0]
   15254:	bl	11328 <strerror@plt>
   15258:	mov	r1, r0
   1525c:	movw	r0, #12176	; 0x2f90
   15260:	movt	r0, #2
   15264:	bl	123f4 <ftello64@plt+0xf10>
   15268:	b	14868 <ftello64@plt+0x3384>
   1526c:	ldrh	r1, [r7, #36]	; 0x24
   15270:	cmp	r1, #0
   15274:	bne	157c4 <ftello64@plt+0x42e0>
   15278:	ldrh	r1, [r7, #38]	; 0x26
   1527c:	cmp	r1, #0
   15280:	beq	1529c <ftello64@plt+0x3db8>
   15284:	ldr	r0, [r7, #72]	; 0x48
   15288:	mov	r2, #1
   1528c:	ldr	r3, [sl]
   15290:	bl	112e0 <fread@plt>
   15294:	cmp	r0, #1
   15298:	bne	14a00 <ftello64@plt+0x351c>
   1529c:	ldrh	r3, [r7, #32]
   152a0:	movw	r4, #21316	; 0x5344
   152a4:	ldr	r2, [r7, #76]	; 0x4c
   152a8:	movt	r4, #3
   152ac:	mov	r1, #0
   152b0:	strb	r1, [r2, r3]
   152b4:	ldr	r3, [r4]
   152b8:	cmp	r3, #3
   152bc:	beq	15674 <ftello64@plt+0x4190>
   152c0:	ldrh	r8, [r7, #4]
   152c4:	and	r8, r8, #2048	; 0x800
   152c8:	uxth	r8, r8
   152cc:	cmp	r8, #0
   152d0:	beq	15624 <ftello64@plt+0x4140>
   152d4:	ldr	r5, [r7, #76]	; 0x4c
   152d8:	mov	r0, r5
   152dc:	bl	11388 <strlen@plt>
   152e0:	add	r0, r0, #1
   152e4:	bl	11310 <malloc@plt>
   152e8:	cmp	r0, #0
   152ec:	mov	r4, r0
   152f0:	str	r0, [r7, #88]	; 0x58
   152f4:	beq	155fc <ftello64@plt+0x4118>
   152f8:	mov	r1, r5
   152fc:	bl	112c8 <strcpy@plt>
   15300:	mov	r0, r4
   15304:	bl	1cf3c <ftello64@plt+0xba58>
   15308:	subs	r4, r0, #0
   1530c:	beq	155dc <ftello64@plt+0x40f8>
   15310:	ldr	r0, [r7, #76]	; 0x4c
   15314:	mov	r8, r4
   15318:	bl	111f0 <free@plt>
   1531c:	ldr	r9, [r7, #68]	; 0x44
   15320:	ldrh	r5, [r7, #36]	; 0x24
   15324:	str	r4, [r7, #76]	; 0x4c
   15328:	movw	fp, #28168	; 0x6e08
   1532c:	movt	fp, #3
   15330:	mov	r1, r9
   15334:	mov	r2, r5
   15338:	mov	r0, #1
   1533c:	mov	r9, #0
   15340:	str	r9, [fp]
   15344:	bl	12bd8 <ftello64@plt+0x16f4>
   15348:	cmp	r0, #0
   1534c:	ldreq	r1, [r7, #40]	; 0x28
   15350:	beq	154c8 <ftello64@plt+0x3fe4>
   15354:	ldrd	r2, [r7, #24]
   15358:	mvn	r4, #0
   1535c:	mov	r5, #0
   15360:	mov	r1, #1
   15364:	cmp	r3, r5
   15368:	cmpeq	r2, r4
   1536c:	str	r1, [fp]
   15370:	add	ip, r0, #4
   15374:	bne	153c8 <ftello64@plt+0x3ee4>
   15378:	ldrb	lr, [r0, #11]
   1537c:	add	ip, r0, #12
   15380:	ldrb	r3, [r0, #10]
   15384:	ldrb	r1, [r0, #9]
   15388:	orr	lr, r3, lr, lsl #8
   1538c:	ldrb	r3, [r0, #8]
   15390:	ldrb	r2, [r0, #7]
   15394:	orr	r1, r3, r1, lsl #8
   15398:	ldrb	r3, [r0, #6]
   1539c:	orr	r1, r1, lr, lsl #16
   153a0:	str	r1, [sp, #116]	; 0x74
   153a4:	ldrb	r1, [r0, #5]
   153a8:	orr	r3, r3, r2, lsl #8
   153ac:	ldrb	r0, [r0, #4]
   153b0:	str	r9, [sp, #112]	; 0x70
   153b4:	orr	r1, r0, r1, lsl #8
   153b8:	orr	r1, r1, r3, lsl #16
   153bc:	ldrd	r2, [sp, #112]	; 0x70
   153c0:	orr	r2, r2, r1
   153c4:	strd	r2, [r7, #24]
   153c8:	ldrd	r2, [r7, #16]
   153cc:	mvn	r0, #0
   153d0:	mov	r1, #0
   153d4:	cmp	r3, r1
   153d8:	cmpeq	r2, r0
   153dc:	bne	15430 <ftello64@plt+0x3f4c>
   153e0:	ldrb	r1, [ip, #7]
   153e4:	mov	r9, #0
   153e8:	ldrb	r3, [ip, #6]
   153ec:	ldrb	r2, [ip, #5]
   153f0:	orr	r1, r3, r1, lsl #8
   153f4:	ldrb	r3, [ip, #4]
   153f8:	ldrb	lr, [ip, #3]
   153fc:	ldrb	r0, [ip, #2]
   15400:	orr	r2, r3, r2, lsl #8
   15404:	ldrb	r3, [ip, #1]
   15408:	orr	r2, r2, r1, lsl #16
   1540c:	str	r2, [sp, #124]	; 0x7c
   15410:	orr	r0, r0, lr, lsl #8
   15414:	ldrb	r2, [ip], #8
   15418:	str	r9, [sp, #120]	; 0x78
   1541c:	orr	r3, r2, r3, lsl #8
   15420:	orr	r0, r3, r0, lsl #16
   15424:	ldrd	r2, [sp, #120]	; 0x78
   15428:	orr	r2, r2, r0
   1542c:	strd	r2, [r7, #16]
   15430:	ldrd	r2, [r7, #48]	; 0x30
   15434:	mvn	r0, #0
   15438:	mov	r1, #0
   1543c:	cmp	r3, r1
   15440:	cmpeq	r2, r0
   15444:	bne	15498 <ftello64@plt+0x3fb4>
   15448:	ldrb	r1, [ip, #7]
   1544c:	ldrb	r3, [ip, #6]
   15450:	ldrb	r2, [ip, #5]
   15454:	orr	r1, r3, r1, lsl #8
   15458:	ldrb	r3, [ip, #4]
   1545c:	ldrb	lr, [ip, #3]
   15460:	ldrb	r0, [ip, #2]
   15464:	orr	r2, r3, r2, lsl #8
   15468:	ldrb	r3, [ip, #1]
   1546c:	orr	r2, r2, r1, lsl #16
   15470:	str	r2, [sp, #132]	; 0x84
   15474:	orr	r0, r0, lr, lsl #8
   15478:	ldrb	r2, [ip], #8
   1547c:	mov	lr, #0
   15480:	str	lr, [sp, #128]	; 0x80
   15484:	orr	r3, r2, r3, lsl #8
   15488:	orr	r0, r3, r0, lsl #16
   1548c:	ldrd	r2, [sp, #128]	; 0x80
   15490:	orr	r2, r2, r0
   15494:	strd	r2, [r7, #48]	; 0x30
   15498:	ldr	r1, [r7, #40]	; 0x28
   1549c:	movw	r3, #65535	; 0xffff
   154a0:	cmp	r1, r3
   154a4:	bne	154c8 <ftello64@plt+0x3fe4>
   154a8:	ldrb	r1, [ip, #3]
   154ac:	ldrb	r2, [ip, #2]
   154b0:	ldrb	r3, [ip, #1]
   154b4:	ldrb	r0, [ip]
   154b8:	orr	r1, r2, r1, lsl #8
   154bc:	orr	r3, r0, r3, lsl #8
   154c0:	orr	r1, r3, r1, lsl #16
   154c4:	str	r1, [r7, #40]	; 0x28
   154c8:	ldr	r3, [r6]
   154cc:	cmp	r3, #1
   154d0:	beq	15584 <ftello64@plt+0x40a0>
   154d4:	movw	r3, #28360	; 0x6ec8
   154d8:	movt	r3, #3
   154dc:	ldr	r3, [r3]
   154e0:	cmp	r3, #0
   154e4:	beq	154fc <ftello64@plt+0x4018>
   154e8:	ldrd	r2, [r7, #48]	; 0x30
   154ec:	ldrd	r4, [sp, #56]	; 0x38
   154f0:	adds	r2, r2, r4
   154f4:	adc	r3, r3, r5
   154f8:	strd	r2, [r7, #48]	; 0x30
   154fc:	cmp	r1, #0
   15500:	bne	15528 <ftello64@plt+0x4044>
   15504:	ldr	r5, [sp, #100]	; 0x64
   15508:	cmp	r5, #0
   1550c:	bne	15598 <ftello64@plt+0x40b4>
   15510:	ldr	r2, [r7, #48]	; 0x30
   15514:	ldr	r3, [r7, #52]	; 0x34
   15518:	ldr	r4, [sp, #24]
   1551c:	mov	ip, #1
   15520:	str	ip, [sp, #100]	; 0x64
   15524:	stm	r4, {r2, r3}
   15528:	ldr	r5, [sp, #20]
   1552c:	mov	r4, #0
   15530:	str	r8, [r7, #60]	; 0x3c
   15534:	mov	r0, r8
   15538:	str	r8, [r7, #80]	; 0x50
   1553c:	ldr	r3, [r5]
   15540:	str	r4, [r7, #100]	; 0x64
   15544:	str	r4, [r7, #104]	; 0x68
   15548:	add	r3, r3, #1
   1554c:	str	r3, [r5]
   15550:	bl	11388 <strlen@plt>
   15554:	add	r0, r0, #1
   15558:	bl	11310 <malloc@plt>
   1555c:	cmp	r0, r4
   15560:	str	r0, [r7, #84]	; 0x54
   15564:	beq	155b4 <ftello64@plt+0x40d0>
   15568:	mov	r1, r8
   1556c:	bl	112c8 <strcpy@plt>
   15570:	ldr	r8, [sp, #84]	; 0x54
   15574:	str	r7, [r8]
   15578:	str	r4, [r7, #116]!	; 0x74
   1557c:	str	r7, [sp, #84]	; 0x54
   15580:	b	1487c <ftello64@plt+0x3398>
   15584:	ldr	r4, [sp, #80]	; 0x50
   15588:	ldr	r3, [r4]
   1558c:	cmp	r3, #1
   15590:	bne	154d4 <ftello64@plt+0x3ff0>
   15594:	b	154e8 <ftello64@plt+0x4004>
   15598:	ldr	r9, [sp, #24]
   1559c:	ldrd	r2, [r7, #48]	; 0x30
   155a0:	ldrd	r4, [r9]
   155a4:	cmp	r3, r5
   155a8:	cmpeq	r2, r4
   155ac:	bcs	15528 <ftello64@plt+0x4044>
   155b0:	b	15518 <ftello64@plt+0x4034>
   155b4:	movw	r0, #12200	; 0x2fa8
   155b8:	movw	r1, #12292	; 0x3004
   155bc:	movt	r0, #2
   155c0:	movt	r1, #2
   155c4:	ldr	fp, [sp, #40]	; 0x28
   155c8:	bl	123f4 <ftello64@plt+0xf10>
   155cc:	ldr	r7, [sp, #64]	; 0x40
   155d0:	mov	r4, #4
   155d4:	ldr	r3, [r7]
   155d8:	b	1361c <ftello64@plt+0x2138>
   155dc:	movw	r0, #12240	; 0x2fd0
   155e0:	ldr	r1, [r7, #88]	; 0x58
   155e4:	movt	r0, #2
   155e8:	bl	123f4 <ftello64@plt+0xf10>
   155ec:	ldr	r8, [r7, #76]	; 0x4c
   155f0:	ldr	r9, [r7, #68]	; 0x44
   155f4:	ldrh	r5, [r7, #36]	; 0x24
   155f8:	b	15328 <ftello64@plt+0x3e44>
   155fc:	movw	r0, #12200	; 0x2fa8
   15600:	movw	r1, #12292	; 0x3004
   15604:	movt	r0, #2
   15608:	movt	r1, #2
   1560c:	ldr	fp, [sp, #40]	; 0x28
   15610:	bl	123f4 <ftello64@plt+0xf10>
   15614:	ldr	r8, [sp, #64]	; 0x40
   15618:	mov	r4, #4
   1561c:	ldr	r3, [r8]
   15620:	b	1361c <ftello64@plt+0x2138>
   15624:	ldr	r9, [r7, #68]	; 0x44
   15628:	movw	r0, #28789	; 0x7075
   1562c:	ldrh	r5, [r7, #36]	; 0x24
   15630:	mov	r1, r9
   15634:	mov	r2, r5
   15638:	bl	12bd8 <ftello64@plt+0x16f4>
   1563c:	str	r8, [r7, #88]	; 0x58
   15640:	cmp	r0, #0
   15644:	ldreq	r8, [r7, #76]	; 0x4c
   15648:	beq	15328 <ftello64@plt+0x3e44>
   1564c:	ldrb	r3, [r0, #4]
   15650:	ldrb	r9, [r0, #3]
   15654:	cmp	r3, #1
   15658:	ldrb	r3, [r0, #2]
   1565c:	orr	r9, r3, r9, lsl #8
   15660:	bls	15684 <ftello64@plt+0x41a0>
   15664:	movw	r0, #9488	; 0x2510
   15668:	ldr	r1, [r7, #84]	; 0x54
   1566c:	movt	r0, #2
   15670:	bl	123f4 <ftello64@plt+0xf10>
   15674:	ldr	r8, [r7, #76]	; 0x4c
   15678:	ldr	r9, [r7, #68]	; 0x44
   1567c:	ldrh	r5, [r7, #36]	; 0x24
   15680:	b	15328 <ftello64@plt+0x3e44>
   15684:	ldrb	fp, [r0, #8]
   15688:	add	r8, r0, #9
   1568c:	ldrb	r1, [r0, #7]
   15690:	ldrb	r2, [r0, #6]
   15694:	orr	fp, r1, fp, lsl #8
   15698:	ldr	r1, [r7, #76]	; 0x4c
   1569c:	ldrb	r3, [r0, #5]
   156a0:	mov	r0, r1
   156a4:	orr	r3, r3, r2, lsl #8
   156a8:	str	r1, [sp, #16]
   156ac:	orr	fp, r3, fp, lsl #16
   156b0:	bl	11388 <strlen@plt>
   156b4:	add	r0, r0, #1
   156b8:	bl	11310 <malloc@plt>
   156bc:	ldr	r1, [sp, #16]
   156c0:	subs	r5, r0, #0
   156c4:	bne	156dc <ftello64@plt+0x41f8>
   156c8:	movw	r1, #9536	; 0x2540
   156cc:	mov	r0, #4
   156d0:	movt	r1, #2
   156d4:	bl	12268 <ftello64@plt+0xd84>
   156d8:	ldr	r1, [r7, #76]	; 0x4c
   156dc:	mov	r0, r5
   156e0:	bl	11244 <stpcpy@plt>
   156e4:	mov	r1, r5
   156e8:	rsb	r2, r5, r0
   156ec:	mov	r0, #0
   156f0:	bl	1f1a0 <ftello64@plt+0xdcbc>
   156f4:	mov	r3, r0
   156f8:	mov	r0, r5
   156fc:	str	r3, [sp, #16]
   15700:	bl	111f0 <free@plt>
   15704:	ldr	r3, [sp, #16]
   15708:	cmp	fp, r3
   1570c:	beq	15944 <ftello64@plt+0x4460>
   15710:	movw	r1, #12264	; 0x2fe8
   15714:	mov	r0, #1
   15718:	movt	r1, #2
   1571c:	ldr	r2, [r4]
   15720:	bl	113dc <__printf_chk@plt>
   15724:	ldr	r3, [r4]
   15728:	cmp	r3, #1
   1572c:	beq	15924 <ftello64@plt+0x4440>
   15730:	cmp	r3, #0
   15734:	bne	15674 <ftello64@plt+0x4190>
   15738:	ldr	r2, [r7, #84]	; 0x54
   1573c:	movw	r4, #28940	; 0x710c
   15740:	movt	r4, #3
   15744:	mov	r1, #1
   15748:	movw	r3, #9604	; 0x2584
   1574c:	movt	r3, #2
   15750:	str	r2, [sp]
   15754:	mov	r0, r4
   15758:	movw	r2, #5105	; 0x13f1
   1575c:	bl	113c4 <__sprintf_chk@plt>
   15760:	mov	r0, r4
   15764:	bl	11388 <strlen@plt>
   15768:	mov	r2, #72	; 0x48
   1576c:	movw	r1, #9640	; 0x25a8
   15770:	movt	r1, #2
   15774:	add	r3, r4, r0
   15778:	mov	r0, r3
   1577c:	bl	11214 <memcpy@plt>
   15780:	mov	r2, #74	; 0x4a
   15784:	movw	r1, #9712	; 0x25f0
   15788:	movt	r1, #2
   1578c:	add	r0, r0, #71	; 0x47
   15790:	bl	11214 <memcpy@plt>
   15794:	mov	r0, r4
   15798:	movw	r1, #12292	; 0x3004
   1579c:	movt	r1, #2
   157a0:	bl	123f4 <ftello64@plt+0xf10>
   157a4:	movw	r1, #9788	; 0x263c
   157a8:	mov	r0, #3
   157ac:	movt	r1, #2
   157b0:	bl	12268 <ftello64@plt+0xd84>
   157b4:	ldr	r8, [r7, #76]	; 0x4c
   157b8:	ldr	r9, [r7, #68]	; 0x44
   157bc:	ldrh	r5, [r7, #36]	; 0x24
   157c0:	b	15328 <ftello64@plt+0x3e44>
   157c4:	ldr	r3, [r3]
   157c8:	ldr	r0, [r7, #68]	; 0x44
   157cc:	bl	112e0 <fread@plt>
   157d0:	cmp	r0, #1
   157d4:	bne	14a00 <ftello64@plt+0x351c>
   157d8:	b	15278 <ftello64@plt+0x3d94>
   157dc:	mov	r0, r5
   157e0:	bl	11310 <malloc@plt>
   157e4:	cmp	r0, #0
   157e8:	str	r0, [r7, #72]	; 0x48
   157ec:	bne	149d8 <ftello64@plt+0x34f4>
   157f0:	ldr	r7, [sp, #64]	; 0x40
   157f4:	mov	r4, #4
   157f8:	ldr	fp, [sp, #40]	; 0x28
   157fc:	ldr	r3, [r7]
   15800:	b	1361c <ftello64@plt+0x2138>
   15804:	movw	r0, #11668	; 0x2d94
   15808:	movw	r1, #12292	; 0x3004
   1580c:	movt	r0, #2
   15810:	movt	r1, #2
   15814:	bl	123f4 <ftello64@plt+0xf10>
   15818:	b	13e04 <ftello64@plt+0x2920>
   1581c:	movw	r0, #11620	; 0x2d64
   15820:	movw	r1, #12292	; 0x3004
   15824:	movt	r0, #2
   15828:	movt	r1, #2
   1582c:	bl	123f4 <ftello64@plt+0xf10>
   15830:	b	13e04 <ftello64@plt+0x2920>
   15834:	bl	113ac <__errno_location@plt>
   15838:	mov	r4, #3
   1583c:	ldr	r0, [r0]
   15840:	bl	11328 <strerror@plt>
   15844:	mov	r1, r0
   15848:	movw	r0, #10944	; 0x2ac0
   1584c:	movt	r0, #2
   15850:	bl	123f4 <ftello64@plt+0xf10>
   15854:	movw	r0, #10368	; 0x2880
   15858:	movw	r1, #12292	; 0x3004
   1585c:	movt	r0, #2
   15860:	movt	r1, #2
   15864:	bl	123f4 <ftello64@plt+0xf10>
   15868:	ldr	r3, [r9]
   1586c:	b	1361c <ftello64@plt+0x2138>
   15870:	bl	12524 <ftello64@plt+0x1040>
   15874:	cmp	r0, #0
   15878:	beq	15890 <ftello64@plt+0x43ac>
   1587c:	movw	r0, #10936	; 0x2ab8
   15880:	movt	r0, #2
   15884:	bl	126f8 <ftello64@plt+0x1214>
   15888:	cmp	r0, #0
   1588c:	bne	158c8 <ftello64@plt+0x43e4>
   15890:	movw	r0, #10984	; 0x2ae8
   15894:	movw	r1, #12292	; 0x3004
   15898:	movt	r0, #2
   1589c:	movt	r1, #2
   158a0:	bl	123f4 <ftello64@plt+0xf10>
   158a4:	movw	r0, #10368	; 0x2880
   158a8:	movw	r1, #12292	; 0x3004
   158ac:	movt	r0, #2
   158b0:	movt	r1, #2
   158b4:	mov	r4, #3
   158b8:	bl	123f4 <ftello64@plt+0xf10>
   158bc:	ldr	r5, [sp, #64]	; 0x40
   158c0:	ldr	r3, [r5]
   158c4:	b	1361c <ftello64@plt+0x2138>
   158c8:	ldr	r0, [sl]
   158cc:	bl	114e4 <ftello64@plt>
   158d0:	subs	r0, r0, r4
   158d4:	sbc	r1, r1, r5
   158d8:	subs	r4, r0, #4
   158dc:	sbc	r5, r1, #0
   158e0:	strd	r4, [sp, #56]	; 0x38
   158e4:	b	14658 <ftello64@plt+0x3174>
   158e8:	mov	r0, r8
   158ec:	bl	11310 <malloc@plt>
   158f0:	cmp	r0, #0
   158f4:	str	r0, [r7, #68]	; 0x44
   158f8:	bne	149d0 <ftello64@plt+0x34ec>
   158fc:	ldr	r5, [sp, #64]	; 0x40
   15900:	mov	r4, #4
   15904:	ldr	fp, [sp, #40]	; 0x28
   15908:	ldr	r3, [r5]
   1590c:	b	1361c <ftello64@plt+0x2138>
   15910:	ldr	r4, [sp, #64]	; 0x40
   15914:	ldr	fp, [sp, #40]	; 0x28
   15918:	ldr	r3, [r4]
   1591c:	mov	r4, #4
   15920:	b	1361c <ftello64@plt+0x2138>
   15924:	movw	r0, #9552	; 0x2550
   15928:	ldr	r1, [r7, #84]	; 0x54
   1592c:	movt	r0, #2
   15930:	bl	123f4 <ftello64@plt+0xf10>
   15934:	ldr	r8, [r7, #76]	; 0x4c
   15938:	ldr	r9, [r7, #68]	; 0x44
   1593c:	ldrh	r5, [r7, #36]	; 0x24
   15940:	b	15328 <ftello64@plt+0x3e44>
   15944:	sub	r5, r9, #5
   15948:	uxth	r5, r5
   1594c:	cmp	r5, #0
   15950:	bne	15984 <ftello64@plt+0x44a0>
   15954:	ldrh	r0, [r7, #32]
   15958:	add	r0, r0, #1
   1595c:	bl	11310 <malloc@plt>
   15960:	subs	r4, r0, #0
   15964:	beq	15674 <ftello64@plt+0x4190>
   15968:	ldr	r1, [r7, #60]	; 0x3c
   1596c:	bl	112c8 <strcpy@plt>
   15970:	ldr	r8, [r7, #76]	; 0x4c
   15974:	ldr	r9, [r7, #68]	; 0x44
   15978:	ldrh	r5, [r7, #36]	; 0x24
   1597c:	str	r4, [r7, #88]	; 0x58
   15980:	b	15328 <ftello64@plt+0x3e44>
   15984:	add	r0, r5, #1
   15988:	bl	11310 <malloc@plt>
   1598c:	subs	r4, r0, #0
   15990:	beq	15674 <ftello64@plt+0x4190>
   15994:	mov	r1, r8
   15998:	mov	r2, r5
   1599c:	bl	113d0 <strncpy@plt>
   159a0:	mov	r3, #0
   159a4:	strb	r3, [r4, r5]
   159a8:	b	15970 <ftello64@plt+0x448c>
   159ac:	andeq	r2, r2, r8, lsr #28
   159b0:	andeq	r5, r3, pc, lsl #9
   159b4:	muleq	r3, r3, r4
   159b8:	ldr	r3, [r0, #60]	; 0x3c
   159bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   159c0:	mov	r9, r1
   159c4:	ldrb	r1, [r3]
   159c8:	sub	sp, sp, #20
   159cc:	mov	r6, r0
   159d0:	ldrh	r7, [r0, #32]
   159d4:	subs	r1, r1, #45	; 0x2d
   159d8:	ldrbeq	r1, [r3, #1]
   159dc:	rsbs	r1, r1, #1
   159e0:	movcc	r1, #0
   159e4:	cmp	r9, #0
   159e8:	bne	15b20 <ftello64@plt+0x463c>
   159ec:	ldrd	r2, [r0, #16]
   159f0:	mvn	r4, #0
   159f4:	mov	r5, #0
   159f8:	movw	r8, #28168	; 0x6e08
   159fc:	cmp	r3, r5
   15a00:	cmpeq	r2, r4
   15a04:	movt	r8, #3
   15a08:	str	r9, [r8]
   15a0c:	bls	15e9c <ftello64@plt+0x49b8>
   15a10:	movw	r3, #21324	; 0x534c
   15a14:	movt	r3, #3
   15a18:	ldr	r3, [r3]
   15a1c:	cmp	r3, #0
   15a20:	bne	15a44 <ftello64@plt+0x4560>
   15a24:	ldr	r1, [r6, #84]	; 0x54
   15a28:	movw	r0, #12392	; 0x3068
   15a2c:	movt	r0, #2
   15a30:	bl	123f4 <ftello64@plt+0xf10>
   15a34:	movw	r1, #12408	; 0x3078
   15a38:	mov	r0, #6
   15a3c:	movt	r1, #2
   15a40:	bl	12268 <ftello64@plt+0xd84>
   15a44:	ldrh	r3, [r6, #2]
   15a48:	mov	r2, #1
   15a4c:	str	r2, [r8]
   15a50:	cmp	r3, #44	; 0x2c
   15a54:	movls	r3, #45	; 0x2d
   15a58:	strhls	r3, [r6, #2]
   15a5c:	ldrh	r0, [r6, #34]	; 0x22
   15a60:	cmp	r0, #0
   15a64:	beq	16470 <ftello64@plt+0x4f8c>
   15a68:	ldr	fp, [r6, #64]	; 0x40
   15a6c:	cmp	fp, #0
   15a70:	beq	16470 <ftello64@plt+0x4f8c>
   15a74:	sub	r2, r0, #4
   15a78:	mov	sl, r0
   15a7c:	add	r2, fp, r2
   15a80:	cmp	fp, r2
   15a84:	bcs	15ae0 <ftello64@plt+0x45fc>
   15a88:	ldrb	r1, [fp, #1]
   15a8c:	mov	r4, fp
   15a90:	ldrb	r3, [fp]
   15a94:	ldrb	r5, [fp, #3]
   15a98:	orr	r1, r3, r1, lsl #8
   15a9c:	ldrb	r3, [fp, #2]
   15aa0:	cmp	r1, #1
   15aa4:	orr	r5, r3, r5, lsl #8
   15aa8:	bne	15ad0 <ftello64@plt+0x45ec>
   15aac:	b	16690 <ftello64@plt+0x51ac>
   15ab0:	ldrb	r1, [r4, #1]
   15ab4:	ldrb	r3, [r4]
   15ab8:	ldrb	r5, [r4, #3]
   15abc:	orr	r1, r3, r1, lsl #8
   15ac0:	ldrb	r3, [r4, #2]
   15ac4:	cmp	r1, #1
   15ac8:	orr	r5, r3, r5, lsl #8
   15acc:	beq	16690 <ftello64@plt+0x51ac>
   15ad0:	add	r5, r5, #4
   15ad4:	add	r4, r4, r5
   15ad8:	cmp	r4, r2
   15adc:	bcc	15ab0 <ftello64@plt+0x45cc>
   15ae0:	add	r0, r0, #20
   15ae4:	bl	11310 <malloc@plt>
   15ae8:	subs	r4, r0, #0
   15aec:	beq	1684c <ftello64@plt+0x5368>
   15af0:	mov	r1, fp
   15af4:	mov	r2, sl
   15af8:	mov	r0, r4
   15afc:	bl	111e4 <memmove@plt>
   15b00:	ldr	r0, [r6, #64]	; 0x40
   15b04:	bl	111f0 <free@plt>
   15b08:	ldrh	r3, [r6, #34]	; 0x22
   15b0c:	str	r4, [r6, #64]	; 0x40
   15b10:	add	r4, r4, r3
   15b14:	add	r3, r3, #20
   15b18:	strh	r3, [r6, #34]	; 0x22
   15b1c:	b	16490 <ftello64@plt+0x4fac>
   15b20:	ldrd	r4, [r0, #16]
   15b24:	mvn	r2, #0
   15b28:	mov	r3, #0
   15b2c:	movw	r8, #28168	; 0x6e08
   15b30:	cmp	r5, r3
   15b34:	cmpeq	r4, r2
   15b38:	movt	r8, #3
   15b3c:	mov	r0, #0
   15b40:	ldr	sl, [r8]
   15b44:	str	r0, [r8]
   15b48:	bls	15ed4 <ftello64@plt+0x49f0>
   15b4c:	movw	r4, #21324	; 0x534c
   15b50:	movt	r4, #3
   15b54:	movw	r5, #28168	; 0x6e08
   15b58:	mov	r2, #1
   15b5c:	ldr	r3, [r4]
   15b60:	movt	r5, #3
   15b64:	str	r2, [r8]
   15b68:	cmp	r3, #0
   15b6c:	bne	15f14 <ftello64@plt+0x4a30>
   15b70:	ldr	r1, [r6, #84]	; 0x54
   15b74:	movw	r0, #12392	; 0x3068
   15b78:	movt	r0, #2
   15b7c:	bl	123f4 <ftello64@plt+0xf10>
   15b80:	movw	r1, #12732	; 0x31bc
   15b84:	mov	r0, #6
   15b88:	movt	r1, #2
   15b8c:	bl	12268 <ftello64@plt+0xd84>
   15b90:	cmp	sl, #0
   15b94:	ldr	r1, [r5]
   15b98:	beq	15f5c <ftello64@plt+0x4a78>
   15b9c:	cmp	r1, #0
   15ba0:	beq	15bc4 <ftello64@plt+0x46e0>
   15ba4:	ldrh	r0, [r6, #2]
   15ba8:	movw	r3, #28164	; 0x6e04
   15bac:	movt	r3, #3
   15bb0:	mov	r2, #1
   15bb4:	cmp	r0, #44	; 0x2c
   15bb8:	str	r2, [r3]
   15bbc:	movls	r3, #45	; 0x2d
   15bc0:	strhls	r3, [r6, #2]
   15bc4:	cmp	sl, #0
   15bc8:	beq	15be0 <ftello64@plt+0x46fc>
   15bcc:	cmp	r1, #1
   15bd0:	orreq	r1, sl, #1
   15bd4:	orrne	r1, r1, sl
   15bd8:	movne	r3, #20
   15bdc:	strhne	r3, [r6, #2]
   15be0:	cmp	r1, #0
   15be4:	bne	15a5c <ftello64@plt+0x4578>
   15be8:	ldr	r0, [r6, #88]	; 0x58
   15bec:	cmp	r0, #0
   15bf0:	beq	16538 <ftello64@plt+0x5054>
   15bf4:	movw	r3, #28152	; 0x6df8
   15bf8:	movt	r3, #3
   15bfc:	ldr	r3, [r3]
   15c00:	cmp	r3, #0
   15c04:	bne	15f68 <ftello64@plt+0x4a84>
   15c08:	movw	r3, #28340	; 0x6eb4
   15c0c:	movt	r3, #3
   15c10:	ldr	r3, [r3]
   15c14:	cmp	r3, #0
   15c18:	bne	15f68 <ftello64@plt+0x4a84>
   15c1c:	ldrh	r3, [r6, #4]
   15c20:	tst	r3, #2048	; 0x800
   15c24:	beq	15f88 <ftello64@plt+0x4aa4>
   15c28:	bl	11388 <strlen@plt>
   15c2c:	mov	r4, #1
   15c30:	uxth	r7, r0
   15c34:	mov	r0, #1024	; 0x400
   15c38:	bl	11310 <malloc@plt>
   15c3c:	subs	sl, r0, #0
   15c40:	beq	16838 <ftello64@plt+0x5354>
   15c44:	mov	r2, #80	; 0x50
   15c48:	mov	r3, #75	; 0x4b
   15c4c:	strb	r2, [sl]
   15c50:	mov	r2, #3
   15c54:	strb	r3, [sl, #1]
   15c58:	mov	r3, #4
   15c5c:	strb	r2, [sl, #2]
   15c60:	strb	r3, [sl, #3]
   15c64:	ldrh	r3, [r6, #2]
   15c68:	ldr	r2, [r8]
   15c6c:	strb	r3, [sl, #4]
   15c70:	lsr	r3, r3, #8
   15c74:	strb	r3, [sl, #5]
   15c78:	cmp	r2, #0
   15c7c:	ldrh	r3, [r6, #46]	; 0x2e
   15c80:	strb	r3, [sl, #6]
   15c84:	lsr	r3, r3, #8
   15c88:	strb	r3, [sl, #7]
   15c8c:	ldrh	r3, [r6, #6]
   15c90:	strb	r3, [sl, #8]
   15c94:	lsr	r3, r3, #8
   15c98:	strb	r3, [sl, #9]
   15c9c:	ldr	r3, [r6, #8]
   15ca0:	ubfx	r2, r3, #8, #8
   15ca4:	strb	r2, [sl, #11]
   15ca8:	lsr	r2, r3, #16
   15cac:	strb	r3, [sl, #10]
   15cb0:	strb	r2, [sl, #12]
   15cb4:	lsr	r2, r2, #8
   15cb8:	strb	r2, [sl, #13]
   15cbc:	ldr	r3, [r6, #12]
   15cc0:	ubfx	r2, r3, #8, #8
   15cc4:	strb	r2, [sl, #15]
   15cc8:	lsr	r2, r3, #16
   15ccc:	strb	r3, [sl, #14]
   15cd0:	strb	r2, [sl, #16]
   15cd4:	lsr	r2, r2, #8
   15cd8:	strb	r2, [sl, #17]
   15cdc:	beq	162a4 <ftello64@plt+0x4dc0>
   15ce0:	mvn	r3, #0
   15ce4:	strb	r3, [sl, #18]
   15ce8:	strb	r3, [sl, #19]
   15cec:	strb	r3, [sl, #20]
   15cf0:	strb	r3, [sl, #21]
   15cf4:	strb	r3, [sl, #22]
   15cf8:	strb	r3, [sl, #23]
   15cfc:	strb	r3, [sl, #24]
   15d00:	strb	r3, [sl, #25]
   15d04:	lsr	r3, r7, #8
   15d08:	strb	r7, [sl, #26]
   15d0c:	strb	r3, [sl, #27]
   15d10:	cmp	r4, #0
   15d14:	ldrh	r3, [r6, #34]	; 0x22
   15d18:	strb	r3, [sl, #28]
   15d1c:	lsr	r3, r3, #8
   15d20:	strb	r3, [sl, #29]
   15d24:	beq	1609c <ftello64@plt+0x4bb8>
   15d28:	ldr	r3, [r6, #88]	; 0x58
   15d2c:	cmp	r3, #0
   15d30:	beq	1664c <ftello64@plt+0x5168>
   15d34:	add	r8, r7, #30
   15d38:	cmp	r8, #1024	; 0x400
   15d3c:	bcs	165c4 <ftello64@plt+0x50e0>
   15d40:	cmp	r7, #0
   15d44:	mov	fp, #1024	; 0x400
   15d48:	beq	15e3c <ftello64@plt+0x4958>
   15d4c:	add	r1, sl, #30
   15d50:	add	r2, r3, #8
   15d54:	add	ip, sl, #38	; 0x26
   15d58:	orr	r0, r1, r3
   15d5c:	cmp	r1, r2
   15d60:	cmpcc	r3, ip
   15d64:	movcc	r2, #0
   15d68:	movcs	r2, #1
   15d6c:	cmp	r7, #10
   15d70:	movls	r2, #0
   15d74:	andhi	r2, r2, #1
   15d78:	tst	r0, #7
   15d7c:	movne	r2, #0
   15d80:	andeq	r2, r2, #1
   15d84:	cmp	r2, #0
   15d88:	beq	16674 <ftello64@plt+0x5190>
   15d8c:	lsr	ip, r7, #3
   15d90:	sub	lr, r3, #8
   15d94:	mov	r0, #0
   15d98:	lsl	r2, ip, #3
   15d9c:	add	r0, r0, #1
   15da0:	ldrd	r4, [lr, #8]!
   15da4:	cmp	ip, r0
   15da8:	strd	r4, [r1], #8
   15dac:	bhi	15d9c <ftello64@plt+0x48b8>
   15db0:	cmp	r7, r2
   15db4:	beq	15e3c <ftello64@plt+0x4958>
   15db8:	ldrb	ip, [r3, ip, lsl #3]
   15dbc:	add	r0, r2, #1
   15dc0:	add	r1, sl, r2
   15dc4:	cmp	r0, r7
   15dc8:	strb	ip, [r1, #30]
   15dcc:	bcs	15e3c <ftello64@plt+0x4958>
   15dd0:	ldrb	ip, [r3, r0]
   15dd4:	add	r0, r2, #2
   15dd8:	cmp	r7, r0
   15ddc:	strb	ip, [r1, #31]
   15de0:	bls	15e3c <ftello64@plt+0x4958>
   15de4:	ldrb	ip, [r3, r0]
   15de8:	add	r0, r2, #3
   15dec:	cmp	r0, r7
   15df0:	strb	ip, [r1, #32]
   15df4:	bcs	15e3c <ftello64@plt+0x4958>
   15df8:	ldrb	ip, [r3, r0]
   15dfc:	add	r0, r2, #4
   15e00:	cmp	r7, r0
   15e04:	strb	ip, [r1, #33]	; 0x21
   15e08:	bls	15e3c <ftello64@plt+0x4958>
   15e0c:	ldrb	ip, [r3, r0]
   15e10:	add	r0, r2, #5
   15e14:	cmp	r7, r0
   15e18:	strb	ip, [r1, #34]	; 0x22
   15e1c:	bls	15e3c <ftello64@plt+0x4958>
   15e20:	add	r2, r2, #6
   15e24:	ldrb	ip, [r3, r0]
   15e28:	cmp	r2, r7
   15e2c:	strb	ip, [r1, #35]	; 0x23
   15e30:	ldrbcc	r3, [r3, r2]
   15e34:	addcc	r0, sl, r0
   15e38:	strbcc	r3, [r0, #31]
   15e3c:	ldrh	r4, [r6, #34]	; 0x22
   15e40:	cmp	r4, #0
   15e44:	bne	161c4 <ftello64@plt+0x4ce0>
   15e48:	cmp	r9, #1
   15e4c:	bne	1606c <ftello64@plt+0x4b88>
   15e50:	movw	r3, #27984	; 0x6d50
   15e54:	movt	r3, #3
   15e58:	ldr	r3, [r3]
   15e5c:	cmp	r3, #1
   15e60:	beq	16558 <ftello64@plt+0x5074>
   15e64:	movw	r3, #28108	; 0x6dcc
   15e68:	movt	r3, #3
   15e6c:	mov	r1, r9
   15e70:	mov	r0, sl
   15e74:	ldr	r3, [r3]
   15e78:	mov	r2, r8
   15e7c:	bl	11298 <fwrite@plt>
   15e80:	cmp	r0, r8
   15e84:	beq	16088 <ftello64@plt+0x4ba4>
   15e88:	mov	r0, sl
   15e8c:	bl	111f0 <free@plt>
   15e90:	mov	r0, #10
   15e94:	add	sp, sp, #20
   15e98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15e9c:	ldrd	r2, [r0, #24]
   15ea0:	cmp	r3, r5
   15ea4:	cmpeq	r2, r4
   15ea8:	bhi	15a10 <ftello64@plt+0x452c>
   15eac:	movw	r3, #21324	; 0x534c
   15eb0:	movt	r3, #3
   15eb4:	ldr	r3, [r3]
   15eb8:	cmp	r3, #1
   15ebc:	beq	15a44 <ftello64@plt+0x4560>
   15ec0:	cmp	r3, #0
   15ec4:	beq	15be8 <ftello64@plt+0x4704>
   15ec8:	cmp	r1, #0
   15ecc:	bne	15a44 <ftello64@plt+0x4560>
   15ed0:	b	15be8 <ftello64@plt+0x4704>
   15ed4:	ldrd	r4, [r6, #24]
   15ed8:	cmp	r5, r3
   15edc:	cmpeq	r4, r2
   15ee0:	bhi	15b4c <ftello64@plt+0x4668>
   15ee4:	movw	r4, #21324	; 0x534c
   15ee8:	movt	r4, #3
   15eec:	ldr	r3, [r4]
   15ef0:	cmp	r3, #1
   15ef4:	beq	15f0c <ftello64@plt+0x4a28>
   15ef8:	cmp	r3, #0
   15efc:	moveq	r1, r3
   15f00:	beq	15bc4 <ftello64@plt+0x46e0>
   15f04:	cmp	r1, #0
   15f08:	beq	15bc4 <ftello64@plt+0x46e0>
   15f0c:	mov	r3, #1
   15f10:	str	r3, [r8]
   15f14:	cmp	sl, #0
   15f18:	movne	r1, #1
   15f1c:	bne	15ba4 <ftello64@plt+0x46c0>
   15f20:	ldr	r1, [r6, #84]	; 0x54
   15f24:	movw	r0, #12392	; 0x3068
   15f28:	movt	r0, #2
   15f2c:	bl	123f4 <ftello64@plt+0xf10>
   15f30:	ldr	r3, [r4]
   15f34:	cmp	r3, #0
   15f38:	movweq	r1, #12460	; 0x30ac
   15f3c:	movwne	r1, #12524	; 0x30ec
   15f40:	moveq	r0, #6
   15f44:	movne	r0, #6
   15f48:	movteq	r1, #2
   15f4c:	movtne	r1, #2
   15f50:	bl	12268 <ftello64@plt+0xd84>
   15f54:	ldr	r1, [r8]
   15f58:	b	15b9c <ftello64@plt+0x46b8>
   15f5c:	cmp	r1, #1
   15f60:	bne	15b9c <ftello64@plt+0x46b8>
   15f64:	b	15f20 <ftello64@plt+0x4a3c>
   15f68:	ldrh	r3, [r6, #4]
   15f6c:	ldrh	r2, [r6, #46]	; 0x2e
   15f70:	orr	r3, r3, #2048	; 0x800
   15f74:	strh	r3, [r6, #4]
   15f78:	tst	r3, #2048	; 0x800
   15f7c:	orr	r2, r2, #2048	; 0x800
   15f80:	strh	r2, [r6, #46]	; 0x2e
   15f84:	bne	15c28 <ftello64@plt+0x4744>
   15f88:	bl	11388 <strlen@plt>
   15f8c:	ldrh	lr, [r6, #34]	; 0x22
   15f90:	cmp	lr, #0
   15f94:	uxth	r0, r0
   15f98:	str	r0, [sp, #8]
   15f9c:	add	sl, r0, #9
   15fa0:	uxth	sl, sl
   15fa4:	beq	16300 <ftello64@plt+0x4e1c>
   15fa8:	ldr	r1, [r6, #64]	; 0x40
   15fac:	cmp	r1, #0
   15fb0:	beq	16300 <ftello64@plt+0x4e1c>
   15fb4:	sub	fp, lr, #4
   15fb8:	str	lr, [sp, #12]
   15fbc:	add	ip, r1, fp
   15fc0:	cmp	ip, r1
   15fc4:	bls	1602c <ftello64@plt+0x4b48>
   15fc8:	ldrb	r2, [r1, #1]
   15fcc:	movw	r0, #28789	; 0x7075
   15fd0:	ldrb	r3, [r1]
   15fd4:	mov	r4, r1
   15fd8:	ldrb	r5, [r1, #3]
   15fdc:	orr	r3, r3, r2, lsl #8
   15fe0:	ldrb	r2, [r1, #2]
   15fe4:	sxth	r3, r3
   15fe8:	orr	r5, r2, r5, lsl #8
   15fec:	cmp	r3, r0
   15ff0:	bne	1601c <ftello64@plt+0x4b38>
   15ff4:	b	16718 <ftello64@plt+0x5234>
   15ff8:	ldrb	r2, [r4, #1]
   15ffc:	ldrb	r3, [r4]
   16000:	ldrb	r5, [r4, #3]
   16004:	orr	r3, r3, r2, lsl #8
   16008:	ldrb	r2, [r4, #2]
   1600c:	sxth	r3, r3
   16010:	orr	r5, r2, r5, lsl #8
   16014:	cmp	r3, r0
   16018:	beq	16718 <ftello64@plt+0x5234>
   1601c:	add	r5, r5, #4
   16020:	add	r4, r4, r5
   16024:	cmp	ip, r4
   16028:	bhi	15ff8 <ftello64@plt+0x4b14>
   1602c:	add	r0, sl, lr
   16030:	str	r1, [sp, #4]
   16034:	bl	11310 <malloc@plt>
   16038:	ldr	r1, [sp, #4]
   1603c:	subs	r4, r0, #0
   16040:	beq	16868 <ftello64@plt+0x5384>
   16044:	ldr	r2, [sp, #12]
   16048:	mov	r0, r4
   1604c:	bl	111e4 <memmove@plt>
   16050:	ldr	r0, [r6, #64]	; 0x40
   16054:	bl	111f0 <free@plt>
   16058:	ldrh	r3, [r6, #34]	; 0x22
   1605c:	str	r4, [r6, #64]	; 0x40
   16060:	add	sl, sl, r3
   16064:	add	r4, r4, r3
   16068:	b	16318 <ftello64@plt+0x4e34>
   1606c:	mov	r1, #1
   16070:	mov	r0, sl
   16074:	mov	r3, r1
   16078:	mov	r2, r8
   1607c:	bl	1b028 <ftello64@plt+0x9b44>
   16080:	cmp	r0, r8
   16084:	bne	15e88 <ftello64@plt+0x49a4>
   16088:	mov	r0, sl
   1608c:	bl	111f0 <free@plt>
   16090:	mov	r0, #0
   16094:	add	sp, sp, #20
   16098:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1609c:	ldr	r7, [r6, #76]	; 0x4c
   160a0:	ldrh	r3, [r6, #32]
   160a4:	cmp	r7, #0
   160a8:	beq	1664c <ftello64@plt+0x5168>
   160ac:	add	r8, r3, #30
   160b0:	cmp	r8, #1024	; 0x400
   160b4:	bcs	16608 <ftello64@plt+0x5124>
   160b8:	cmp	r3, #0
   160bc:	mov	fp, #1024	; 0x400
   160c0:	beq	15e3c <ftello64@plt+0x4958>
   160c4:	add	r1, sl, #30
   160c8:	add	r2, r7, #8
   160cc:	add	ip, sl, #38	; 0x26
   160d0:	orr	r0, r1, r7
   160d4:	cmp	r1, r2
   160d8:	cmpcc	r7, ip
   160dc:	movcc	r2, #0
   160e0:	movcs	r2, #1
   160e4:	cmp	r3, #10
   160e8:	movls	r2, #0
   160ec:	andhi	r2, r2, #1
   160f0:	tst	r0, #7
   160f4:	movne	r2, #0
   160f8:	andeq	r2, r2, #1
   160fc:	cmp	r2, #0
   16100:	beq	16658 <ftello64@plt+0x5174>
   16104:	lsr	ip, r3, #3
   16108:	sub	lr, r7, #8
   1610c:	mov	r0, #0
   16110:	lsl	r2, ip, #3
   16114:	add	r0, r0, #1
   16118:	ldrd	r4, [lr, #8]!
   1611c:	cmp	ip, r0
   16120:	strd	r4, [r1], #8
   16124:	bhi	16114 <ftello64@plt+0x4c30>
   16128:	cmp	r2, r3
   1612c:	beq	15e3c <ftello64@plt+0x4958>
   16130:	ldrb	ip, [r7, ip, lsl #3]
   16134:	add	r0, r2, #1
   16138:	add	r1, sl, r2
   1613c:	cmp	r3, r0
   16140:	strb	ip, [r1, #30]
   16144:	bls	15e3c <ftello64@plt+0x4958>
   16148:	ldrb	ip, [r7, r0]
   1614c:	add	r0, r2, #2
   16150:	cmp	r3, r0
   16154:	strb	ip, [r1, #31]
   16158:	bls	15e3c <ftello64@plt+0x4958>
   1615c:	ldrb	ip, [r7, r0]
   16160:	add	r0, r2, #3
   16164:	cmp	r0, r3
   16168:	strb	ip, [r1, #32]
   1616c:	bcs	15e3c <ftello64@plt+0x4958>
   16170:	ldrb	ip, [r7, r0]
   16174:	add	r0, r2, #4
   16178:	cmp	r0, r3
   1617c:	strb	ip, [r1, #33]	; 0x21
   16180:	bcs	15e3c <ftello64@plt+0x4958>
   16184:	ldrb	ip, [r7, r0]
   16188:	add	r0, r2, #5
   1618c:	cmp	r0, r3
   16190:	strb	ip, [r1, #34]	; 0x22
   16194:	bcs	15e3c <ftello64@plt+0x4958>
   16198:	add	r2, r2, #6
   1619c:	ldrb	ip, [r7, r0]
   161a0:	cmp	r3, r2
   161a4:	strb	ip, [r1, #35]	; 0x23
   161a8:	bls	15e3c <ftello64@plt+0x4958>
   161ac:	ldrb	r3, [r7, r2]
   161b0:	add	r0, sl, r0
   161b4:	strb	r3, [r0, #31]
   161b8:	ldrh	r4, [r6, #34]	; 0x22
   161bc:	cmp	r4, #0
   161c0:	beq	15e48 <ftello64@plt+0x4964>
   161c4:	ldr	r5, [r6, #64]	; 0x40
   161c8:	cmp	r5, #0
   161cc:	beq	15e48 <ftello64@plt+0x4964>
   161d0:	cmp	r4, #1024	; 0x400
   161d4:	movcs	r1, r4
   161d8:	movcc	r1, #1024	; 0x400
   161dc:	cmp	sl, #0
   161e0:	beq	167c0 <ftello64@plt+0x52dc>
   161e4:	add	r6, r8, r4
   161e8:	sub	r3, fp, #1
   161ec:	cmp	r6, r3
   161f0:	bhi	16448 <ftello64@plt+0x4f64>
   161f4:	add	r3, r5, #4
   161f8:	add	r2, sl, r8
   161fc:	cmp	r3, r2
   16200:	add	r1, r2, #4
   16204:	movhi	r3, #0
   16208:	movls	r3, #1
   1620c:	cmp	r5, r1
   16210:	orrcs	r3, r3, #1
   16214:	orr	r1, r5, r2
   16218:	cmp	r4, #9
   1621c:	movls	r3, #0
   16220:	andhi	r3, r3, #1
   16224:	tst	r1, #3
   16228:	movne	r3, #0
   1622c:	andeq	r3, r3, #1
   16230:	cmp	r3, #0
   16234:	beq	162e8 <ftello64@plt+0x4e04>
   16238:	lsr	r0, r4, #2
   1623c:	mov	r3, #0
   16240:	mov	r1, r3
   16244:	lsl	ip, r0, #2
   16248:	ldr	lr, [r5, r3]
   1624c:	add	r1, r1, #1
   16250:	cmp	r0, r1
   16254:	str	lr, [r2, r3]
   16258:	add	r3, r3, #4
   1625c:	bhi	16248 <ftello64@plt+0x4d64>
   16260:	cmp	ip, r4
   16264:	beq	1629c <ftello64@plt+0x4db8>
   16268:	ldrb	r0, [r5, r0, lsl #2]
   1626c:	add	r3, ip, #1
   16270:	add	r1, sl, ip
   16274:	cmp	r4, r3
   16278:	strb	r0, [r1, r8]
   1627c:	bls	1629c <ftello64@plt+0x4db8>
   16280:	add	ip, ip, #2
   16284:	ldrb	r1, [r5, r3]
   16288:	cmp	ip, r4
   1628c:	strb	r1, [r2, r3]
   16290:	ldrbcc	r3, [r5, ip]
   16294:	addcc	ip, sl, ip
   16298:	strbcc	r3, [ip, r8]
   1629c:	mov	r8, r6
   162a0:	b	15e48 <ftello64@plt+0x4964>
   162a4:	ldr	r3, [r6, #16]
   162a8:	ubfx	r2, r3, #8, #8
   162ac:	strb	r2, [sl, #19]
   162b0:	lsr	r2, r3, #16
   162b4:	strb	r3, [sl, #18]
   162b8:	strb	r2, [sl, #20]
   162bc:	lsr	r2, r2, #8
   162c0:	strb	r2, [sl, #21]
   162c4:	ldr	r3, [r6, #24]
   162c8:	ubfx	r2, r3, #8, #8
   162cc:	strb	r2, [sl, #23]
   162d0:	lsr	r2, r3, #16
   162d4:	strb	r3, [sl, #22]
   162d8:	strb	r2, [sl, #24]
   162dc:	lsr	r2, r2, #8
   162e0:	strb	r2, [sl, #25]
   162e4:	b	15d04 <ftello64@plt+0x4820>
   162e8:	ldrb	r1, [r5, r3]
   162ec:	strb	r1, [r2, r3]
   162f0:	add	r3, r3, #1
   162f4:	cmp	r3, r4
   162f8:	bcc	162e8 <ftello64@plt+0x4e04>
   162fc:	b	1629c <ftello64@plt+0x4db8>
   16300:	mov	r0, sl
   16304:	bl	11310 <malloc@plt>
   16308:	cmp	r0, #0
   1630c:	mov	r4, r0
   16310:	str	r0, [r6, #64]	; 0x40
   16314:	beq	167ec <ftello64@plt+0x5308>
   16318:	strh	sl, [r6, #34]	; 0x22
   1631c:	ldr	r5, [r6, #76]	; 0x4c
   16320:	add	sl, r4, #9
   16324:	mov	r0, r5
   16328:	bl	11388 <strlen@plt>
   1632c:	mov	r1, r5
   16330:	mov	r2, r0
   16334:	mov	r0, #0
   16338:	bl	1f1a0 <ftello64@plt+0xdcbc>
   1633c:	ldr	r2, [sp, #8]
   16340:	add	r3, r2, #5
   16344:	uxth	r3, r3
   16348:	strb	r3, [r4, #2]
   1634c:	lsr	r3, r3, #8
   16350:	strb	r3, [r4, #3]
   16354:	mov	r3, #117	; 0x75
   16358:	strb	r3, [r4]
   1635c:	mov	r3, #1
   16360:	strb	r3, [r4, #4]
   16364:	lsr	r2, r0, #16
   16368:	strb	r0, [r4, #5]
   1636c:	strb	r2, [r4, #7]
   16370:	ubfx	r0, r0, #8, #8
   16374:	lsr	r2, r2, #8
   16378:	strb	r0, [r4, #6]
   1637c:	strb	r2, [r4, #8]
   16380:	mov	r2, #112	; 0x70
   16384:	strb	r2, [r4, #1]
   16388:	ldr	r5, [r6, #88]	; 0x58
   1638c:	cmp	r5, #0
   16390:	beq	16440 <ftello64@plt+0x4f5c>
   16394:	mov	r0, r5
   16398:	bl	11388 <strlen@plt>
   1639c:	cmp	r0, #0
   163a0:	ble	16440 <ftello64@plt+0x4f5c>
   163a4:	orr	r3, sl, r5
   163a8:	add	r1, r4, #13
   163ac:	tst	r3, #3
   163b0:	add	r3, r5, #4
   163b4:	movne	r2, #0
   163b8:	moveq	r2, #1
   163bc:	cmp	sl, r3
   163c0:	cmpcc	r5, r1
   163c4:	movcc	r3, #0
   163c8:	movcs	r3, #1
   163cc:	and	r3, r2, r3
   163d0:	cmp	r0, #9
   163d4:	movls	r3, #0
   163d8:	andhi	r3, r3, #1
   163dc:	cmp	r3, #0
   163e0:	beq	167a0 <ftello64@plt+0x52bc>
   163e4:	lsr	r2, r0, #2
   163e8:	sub	ip, r5, #4
   163ec:	mov	r1, sl
   163f0:	mov	r3, #0
   163f4:	lsl	lr, r2, #2
   163f8:	add	r3, r3, #1
   163fc:	ldr	r4, [ip, #4]!
   16400:	cmp	r2, r3
   16404:	str	r4, [r1], #4
   16408:	bhi	163f8 <ftello64@plt+0x4f14>
   1640c:	cmp	lr, r0
   16410:	beq	16440 <ftello64@plt+0x4f5c>
   16414:	ldrb	r1, [r5, r2, lsl #2]
   16418:	add	r3, lr, #1
   1641c:	cmp	r0, r3
   16420:	strb	r1, [sl, r2, lsl #2]
   16424:	ble	16440 <ftello64@plt+0x4f5c>
   16428:	add	lr, lr, #2
   1642c:	ldrb	r2, [r5, r3]
   16430:	cmp	r0, lr
   16434:	strb	r2, [sl, r3]
   16438:	ldrbgt	r3, [r5, lr]
   1643c:	strbgt	r3, [sl, lr]
   16440:	mov	r4, #0
   16444:	b	15c34 <ftello64@plt+0x4750>
   16448:	mov	r0, sl
   1644c:	add	r1, fp, r1
   16450:	bl	11274 <realloc@plt>
   16454:	subs	sl, r0, #0
   16458:	bne	161f4 <ftello64@plt+0x4d10>
   1645c:	movw	r1, #12708	; 0x31a4
   16460:	mov	r0, #4
   16464:	movt	r1, #2
   16468:	bl	12268 <ftello64@plt+0xd84>
   1646c:	b	161f4 <ftello64@plt+0x4d10>
   16470:	mov	r0, #20
   16474:	bl	11310 <malloc@plt>
   16478:	cmp	r0, #0
   1647c:	mov	r4, r0
   16480:	str	r0, [r6, #64]	; 0x40
   16484:	beq	167d8 <ftello64@plt+0x52f4>
   16488:	mov	r3, #20
   1648c:	strh	r3, [r6, #34]	; 0x22
   16490:	mov	r3, #0
   16494:	mov	r2, #1
   16498:	strb	r3, [r4, #1]
   1649c:	strb	r2, [r4]
   164a0:	mov	r2, #16
   164a4:	strb	r3, [r4, #3]
   164a8:	strb	r2, [r4, #2]
   164ac:	ldr	r2, [r6, #24]
   164b0:	ldr	r3, [r6, #28]
   164b4:	ubfx	r1, r2, #8, #8
   164b8:	strb	r1, [r4, #5]
   164bc:	strb	r2, [r4, #4]
   164c0:	lsr	r1, r2, #16
   164c4:	lsr	r2, r3, #16
   164c8:	strb	r1, [r4, #6]
   164cc:	strb	r3, [r4, #8]
   164d0:	lsr	r1, r1, #8
   164d4:	strb	r2, [r4, #10]
   164d8:	ubfx	r3, r3, #8, #8
   164dc:	strb	r1, [r4, #7]
   164e0:	lsr	r1, r2, #8
   164e4:	strb	r3, [r4, #9]
   164e8:	strb	r1, [r4, #11]
   164ec:	ldr	r2, [r6, #16]
   164f0:	ldr	r3, [r6, #20]
   164f4:	ubfx	r1, r2, #8, #8
   164f8:	strb	r1, [r4, #13]
   164fc:	strb	r2, [r4, #12]
   16500:	lsr	r1, r2, #16
   16504:	lsr	r2, r3, #16
   16508:	strb	r1, [r4, #14]
   1650c:	strb	r3, [r4, #16]
   16510:	lsr	r1, r1, #8
   16514:	strb	r2, [r4, #18]
   16518:	ubfx	r3, r3, #8, #8
   1651c:	strb	r1, [r4, #15]
   16520:	lsr	r1, r2, #8
   16524:	strb	r3, [r4, #17]
   16528:	strb	r1, [r4, #19]
   1652c:	ldr	r0, [r6, #88]	; 0x58
   16530:	cmp	r0, #0
   16534:	bne	15bf4 <ftello64@plt+0x4710>
   16538:	ldrh	r2, [r6, #4]
   1653c:	mov	r4, r0
   16540:	ldrh	r3, [r6, #46]	; 0x2e
   16544:	bic	r2, r2, #2048	; 0x800
   16548:	strh	r2, [r6, #4]
   1654c:	bic	r3, r3, #2048	; 0x800
   16550:	strh	r3, [r6, #46]	; 0x2e
   16554:	b	15c34 <ftello64@plt+0x4750>
   16558:	movw	r4, #28008	; 0x6d68
   1655c:	movt	r4, #3
   16560:	mov	r1, r9
   16564:	mov	r0, sl
   16568:	ldr	r3, [r4]
   1656c:	mov	r2, r8
   16570:	bl	11298 <fwrite@plt>
   16574:	cmp	r0, r8
   16578:	bne	15e88 <ftello64@plt+0x49a4>
   1657c:	movw	r2, #28060	; 0x6d9c
   16580:	movw	r3, #28056	; 0x6d98
   16584:	movt	r2, #3
   16588:	movt	r3, #3
   1658c:	ldr	r0, [r2]
   16590:	ldr	r3, [r3]
   16594:	cmp	r0, r3
   16598:	beq	16088 <ftello64@plt+0x4ba4>
   1659c:	movw	r5, #28012	; 0x6d6c
   165a0:	movt	r5, #3
   165a4:	ldr	r1, [r4]
   165a8:	ldr	r2, [r5]
   165ac:	bl	1aefc <ftello64@plt+0x9a18>
   165b0:	ldr	r0, [r5]
   165b4:	mov	r3, #0
   165b8:	str	r3, [r4]
   165bc:	bl	111f0 <free@plt>
   165c0:	b	16088 <ftello64@plt+0x4ba4>
   165c4:	cmp	r7, #1024	; 0x400
   165c8:	movcs	fp, r7
   165cc:	movcc	fp, #1024	; 0x400
   165d0:	mov	r0, sl
   165d4:	add	fp, fp, #1024	; 0x400
   165d8:	str	r3, [sp]
   165dc:	mov	r1, fp
   165e0:	bl	11274 <realloc@plt>
   165e4:	ldr	r3, [sp]
   165e8:	subs	sl, r0, #0
   165ec:	bne	15d4c <ftello64@plt+0x4868>
   165f0:	movw	r1, #12708	; 0x31a4
   165f4:	mov	r0, #4
   165f8:	movt	r1, #2
   165fc:	bl	12268 <ftello64@plt+0xd84>
   16600:	ldr	r3, [sp]
   16604:	b	15d4c <ftello64@plt+0x4868>
   16608:	cmp	r3, #1024	; 0x400
   1660c:	movcs	fp, r3
   16610:	movcc	fp, #1024	; 0x400
   16614:	mov	r0, sl
   16618:	add	fp, fp, #1024	; 0x400
   1661c:	str	r3, [sp]
   16620:	mov	r1, fp
   16624:	bl	11274 <realloc@plt>
   16628:	ldr	r3, [sp]
   1662c:	subs	sl, r0, #0
   16630:	bne	160c4 <ftello64@plt+0x4be0>
   16634:	movw	r1, #12708	; 0x31a4
   16638:	mov	r0, #4
   1663c:	movt	r1, #2
   16640:	bl	12268 <ftello64@plt+0xd84>
   16644:	ldr	r3, [sp]
   16648:	b	160c4 <ftello64@plt+0x4be0>
   1664c:	mov	fp, #1024	; 0x400
   16650:	mov	r8, #30
   16654:	b	15e3c <ftello64@plt+0x4958>
   16658:	add	r1, sl, #29
   1665c:	ldrb	r0, [r7, r2]
   16660:	add	r2, r2, #1
   16664:	cmp	r2, r3
   16668:	strb	r0, [r1, #1]!
   1666c:	bcc	1665c <ftello64@plt+0x5178>
   16670:	b	15e3c <ftello64@plt+0x4958>
   16674:	add	r1, sl, #29
   16678:	ldrb	r0, [r3, r2]
   1667c:	add	r2, r2, #1
   16680:	cmp	r7, r2
   16684:	strb	r0, [r1, #1]!
   16688:	bhi	16678 <ftello64@plt+0x5194>
   1668c:	b	15e3c <ftello64@plt+0x4958>
   16690:	cmp	r5, #16
   16694:	beq	16490 <ftello64@plt+0x4fac>
   16698:	add	sl, r0, #16
   1669c:	rsb	sl, r5, sl
   166a0:	uxth	sl, sl
   166a4:	mov	r0, sl
   166a8:	bl	11310 <malloc@plt>
   166ac:	subs	r3, r0, #0
   166b0:	movne	r1, fp
   166b4:	beq	16800 <ftello64@plt+0x531c>
   166b8:	rsb	ip, r1, r4
   166bc:	mov	r0, r3
   166c0:	str	ip, [sp, #4]
   166c4:	uxth	r2, ip
   166c8:	add	fp, r3, r2
   166cc:	bl	11214 <memcpy@plt>
   166d0:	ldrh	r2, [r6, #34]	; 0x22
   166d4:	add	r1, r5, #4
   166d8:	ldr	ip, [sp, #4]
   166dc:	add	r1, r4, r1
   166e0:	rsb	r2, ip, r2
   166e4:	rsb	r2, r5, r2
   166e8:	uxth	r2, r2
   166ec:	add	r4, fp, r2
   166f0:	mov	r3, r0
   166f4:	mov	r0, fp
   166f8:	str	r3, [sp]
   166fc:	bl	11214 <memcpy@plt>
   16700:	strh	sl, [r6, #34]	; 0x22
   16704:	ldr	r0, [r6, #64]	; 0x40
   16708:	bl	111f0 <free@plt>
   1670c:	ldr	r3, [sp]
   16710:	str	r3, [r6, #64]	; 0x40
   16714:	b	16490 <ftello64@plt+0x4fac>
   16718:	sub	r3, sl, #4
   1671c:	cmp	r5, r3
   16720:	beq	1631c <ftello64@plt+0x4e38>
   16724:	add	fp, sl, fp
   16728:	str	r1, [sp, #4]
   1672c:	rsb	fp, r5, fp
   16730:	uxth	fp, fp
   16734:	mov	r0, fp
   16738:	bl	11310 <malloc@plt>
   1673c:	ldr	r1, [sp, #4]
   16740:	subs	sl, r0, #0
   16744:	beq	16820 <ftello64@plt+0x533c>
   16748:	rsb	ip, r1, r4
   1674c:	mov	r0, sl
   16750:	uxth	r2, ip
   16754:	add	r3, sl, r2
   16758:	stm	sp, {r3, ip}
   1675c:	bl	11214 <memcpy@plt>
   16760:	ldr	ip, [sp, #4]
   16764:	ldrh	r2, [r6, #34]	; 0x22
   16768:	add	r1, r5, #4
   1676c:	ldr	r3, [sp]
   16770:	add	r1, r4, r1
   16774:	rsb	r2, ip, r2
   16778:	rsb	r2, r5, r2
   1677c:	mov	r0, r3
   16780:	uxth	r2, r2
   16784:	add	r4, r3, r2
   16788:	bl	11214 <memcpy@plt>
   1678c:	strh	fp, [r6, #34]	; 0x22
   16790:	ldr	r0, [r6, #64]	; 0x40
   16794:	bl	111f0 <free@plt>
   16798:	str	sl, [r6, #64]	; 0x40
   1679c:	b	1631c <ftello64@plt+0x4e38>
   167a0:	sub	r5, r5, #1
   167a4:	add	r0, r4, r0
   167a8:	ldrb	r3, [r5, #1]!
   167ac:	add	r4, r4, #1
   167b0:	strb	r3, [r4, #8]
   167b4:	cmp	r4, r0
   167b8:	bne	167a8 <ftello64@plt+0x52c4>
   167bc:	b	16440 <ftello64@plt+0x4f5c>
   167c0:	mov	r0, r1
   167c4:	bl	11310 <malloc@plt>
   167c8:	subs	sl, r0, #0
   167cc:	beq	16888 <ftello64@plt+0x53a4>
   167d0:	add	r6, r8, r4
   167d4:	b	161f4 <ftello64@plt+0x4d10>
   167d8:	movw	r1, #12588	; 0x312c
   167dc:	mov	r0, #4
   167e0:	movt	r1, #2
   167e4:	bl	12268 <ftello64@plt+0xd84>
   167e8:	b	16488 <ftello64@plt+0x4fa4>
   167ec:	movw	r1, #12632	; 0x3158
   167f0:	mov	r0, #4
   167f4:	movt	r1, #2
   167f8:	bl	12268 <ftello64@plt+0xd84>
   167fc:	b	16318 <ftello64@plt+0x4e34>
   16800:	movw	r1, #12612	; 0x3144
   16804:	mov	r0, #4
   16808:	movt	r1, #2
   1680c:	str	r3, [sp]
   16810:	bl	12268 <ftello64@plt+0xd84>
   16814:	ldr	r1, [r6, #64]	; 0x40
   16818:	ldr	r3, [sp]
   1681c:	b	166b8 <ftello64@plt+0x51d4>
   16820:	movw	r1, #12664	; 0x3178
   16824:	mov	r0, #4
   16828:	movt	r1, #2
   1682c:	bl	12268 <ftello64@plt+0xd84>
   16830:	ldr	r1, [r6, #64]	; 0x40
   16834:	b	16748 <ftello64@plt+0x5264>
   16838:	movw	r1, #12688	; 0x3190
   1683c:	mov	r0, #4
   16840:	movt	r1, #2
   16844:	bl	12268 <ftello64@plt+0xd84>
   16848:	b	15c44 <ftello64@plt+0x4760>
   1684c:	movw	r1, #12612	; 0x3144
   16850:	mov	r0, #4
   16854:	movt	r1, #2
   16858:	bl	12268 <ftello64@plt+0xd84>
   1685c:	ldr	r1, [r6, #64]	; 0x40
   16860:	ldrh	sl, [r6, #34]	; 0x22
   16864:	b	15af4 <ftello64@plt+0x4610>
   16868:	movw	r1, #12664	; 0x3178
   1686c:	mov	r0, #4
   16870:	movt	r1, #2
   16874:	bl	12268 <ftello64@plt+0xd84>
   16878:	ldrh	r2, [r6, #34]	; 0x22
   1687c:	ldr	r1, [r6, #64]	; 0x40
   16880:	str	r2, [sp, #12]
   16884:	b	16048 <ftello64@plt+0x4b64>
   16888:	movw	r1, #12708	; 0x31a4
   1688c:	mov	r0, #4
   16890:	movt	r1, #2
   16894:	bl	12268 <ftello64@plt+0xd84>
   16898:	b	167d0 <ftello64@plt+0x52ec>
   1689c:	push	{r4, r5, r6, lr}
   168a0:	mov	r5, r0
   168a4:	mov	r0, #1024	; 0x400
   168a8:	bl	11310 <malloc@plt>
   168ac:	subs	r4, r0, #0
   168b0:	beq	169f8 <ftello64@plt+0x5514>
   168b4:	movw	r2, #28168	; 0x6e08
   168b8:	movt	r2, #3
   168bc:	movw	r3, #19280	; 0x4b50
   168c0:	movt	r3, #2055	; 0x807
   168c4:	str	r3, [r4]
   168c8:	ldr	r3, [r5, #12]
   168cc:	ldr	r1, [r2]
   168d0:	ubfx	r2, r3, #8, #8
   168d4:	strb	r2, [r4, #5]
   168d8:	cmp	r1, #0
   168dc:	lsr	r2, r3, #16
   168e0:	strb	r3, [r4, #4]
   168e4:	strb	r2, [r4, #6]
   168e8:	lsr	r2, r2, #8
   168ec:	strb	r2, [r4, #7]
   168f0:	beq	169a4 <ftello64@plt+0x54c0>
   168f4:	ldr	r2, [r5, #16]
   168f8:	mov	r6, #24
   168fc:	ldr	r3, [r5, #20]
   16900:	ubfx	r1, r2, #8, #8
   16904:	strb	r1, [r4, #9]
   16908:	strb	r2, [r4, #8]
   1690c:	lsr	r1, r2, #16
   16910:	lsr	r2, r3, #16
   16914:	strb	r1, [r4, #10]
   16918:	strb	r3, [r4, #12]
   1691c:	lsr	r1, r1, #8
   16920:	strb	r2, [r4, #14]
   16924:	ubfx	r3, r3, #8, #8
   16928:	strb	r1, [r4, #11]
   1692c:	lsr	r1, r2, #8
   16930:	strb	r3, [r4, #13]
   16934:	strb	r1, [r4, #15]
   16938:	ldr	r2, [r5, #24]
   1693c:	ldr	r3, [r5, #28]
   16940:	ubfx	r1, r2, #8, #8
   16944:	strb	r1, [r4, #17]
   16948:	strb	r2, [r4, #16]
   1694c:	lsr	r1, r2, #16
   16950:	lsr	r2, r3, #16
   16954:	strb	r3, [r4, #20]
   16958:	strb	r1, [r4, #18]
   1695c:	ubfx	r3, r3, #8, #8
   16960:	lsr	r1, r1, #8
   16964:	strb	r2, [r4, #22]
   16968:	strb	r1, [r4, #19]
   1696c:	lsr	r2, r2, #8
   16970:	strb	r3, [r4, #21]
   16974:	strb	r2, [r4, #23]
   16978:	mov	r0, r4
   1697c:	mov	r1, #1
   16980:	mov	r2, r6
   16984:	mov	r3, #3
   16988:	bl	1b028 <ftello64@plt+0x9b44>
   1698c:	cmp	r0, r6
   16990:	mov	r0, r4
   16994:	beq	169ec <ftello64@plt+0x5508>
   16998:	bl	111f0 <free@plt>
   1699c:	mov	r0, #10
   169a0:	pop	{r4, r5, r6, pc}
   169a4:	ldr	r3, [r5, #16]
   169a8:	mov	r6, #16
   169ac:	ubfx	r2, r3, #8, #8
   169b0:	strb	r2, [r4, #9]
   169b4:	lsr	r2, r3, r6
   169b8:	strb	r3, [r4, #8]
   169bc:	strb	r2, [r4, #10]
   169c0:	lsr	r2, r2, #8
   169c4:	strb	r2, [r4, #11]
   169c8:	ldr	r3, [r5, #24]
   169cc:	ubfx	r2, r3, #8, #8
   169d0:	strb	r2, [r4, #13]
   169d4:	lsr	r2, r3, r6
   169d8:	strb	r3, [r4, #12]
   169dc:	strb	r2, [r4, #14]
   169e0:	lsr	r2, r2, #8
   169e4:	strb	r2, [r4, #15]
   169e8:	b	16978 <ftello64@plt+0x5494>
   169ec:	bl	111f0 <free@plt>
   169f0:	mov	r0, #0
   169f4:	pop	{r4, r5, r6, pc}
   169f8:	movw	r1, #12688	; 0x3190
   169fc:	mov	r0, #4
   16a00:	movt	r1, #2
   16a04:	bl	12268 <ftello64@plt+0xd84>
   16a08:	b	168b4 <ftello64@plt+0x53d0>
   16a0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a10:	mov	r6, r0
   16a14:	ldr	r0, [r0, #88]	; 0x58
   16a18:	sub	sp, sp, #28
   16a1c:	ldrh	r8, [r6, #32]
   16a20:	cmp	r0, #0
   16a24:	beq	17750 <ftello64@plt+0x626c>
   16a28:	movw	r3, #28152	; 0x6df8
   16a2c:	movt	r3, #3
   16a30:	ldr	r3, [r3]
   16a34:	cmp	r3, #0
   16a38:	ldrh	r3, [r6, #4]
   16a3c:	orrne	r3, r3, #2048	; 0x800
   16a40:	strhne	r3, [r6, #4]
   16a44:	tst	r3, #2048	; 0x800
   16a48:	beq	170c8 <ftello64@plt+0x5be4>
   16a4c:	bl	11388 <strlen@plt>
   16a50:	mov	r7, #1
   16a54:	uxth	r8, r0
   16a58:	ldrd	sl, [r6, #16]
   16a5c:	mvn	r2, #0
   16a60:	ldrd	r0, [r6, #48]	; 0x30
   16a64:	mov	r3, #0
   16a68:	cmp	fp, r3
   16a6c:	cmpeq	sl, r2
   16a70:	ldrd	r4, [r6, #24]
   16a74:	strd	r0, [sp, #8]
   16a78:	bhi	170b8 <ftello64@plt+0x5bd4>
   16a7c:	cmp	r5, r3
   16a80:	cmpeq	r4, r2
   16a84:	bls	17000 <ftello64@plt+0x5b1c>
   16a88:	ldr	r4, [r6, #40]	; 0x28
   16a8c:	mov	r1, #32
   16a90:	mov	lr, #16
   16a94:	str	r1, [sp, #20]
   16a98:	mov	r0, #24
   16a9c:	mov	r9, #28
   16aa0:	mov	r5, #20
   16aa4:	mov	r1, #1
   16aa8:	mov	ip, #12
   16aac:	mvn	r2, #0
   16ab0:	mov	r3, #0
   16ab4:	cmp	fp, r3
   16ab8:	cmpeq	sl, r2
   16abc:	ldrd	sl, [sp, #8]
   16ac0:	mvn	r2, #0
   16ac4:	mov	r3, #0
   16ac8:	movhi	lr, r0
   16acc:	movhi	ip, r5
   16ad0:	movhi	r1, #1
   16ad4:	ldrhi	r0, [sp, #20]
   16ad8:	movhi	r5, r9
   16adc:	cmp	fp, r3
   16ae0:	cmpeq	sl, r2
   16ae4:	movls	r0, lr
   16ae8:	movls	r5, ip
   16aec:	movhi	r1, #1
   16af0:	cmp	r4, #65536	; 0x10000
   16af4:	bcs	17080 <ftello64@plt+0x5b9c>
   16af8:	cmp	r1, #0
   16afc:	bne	1707c <ftello64@plt+0x5b98>
   16b00:	ldr	fp, [r6, #68]	; 0x44
   16b04:	cmp	fp, #0
   16b08:	beq	17538 <ftello64@plt+0x6054>
   16b0c:	ldrh	sl, [r6, #36]	; 0x24
   16b10:	sub	r2, sl, #4
   16b14:	add	r2, fp, r2
   16b18:	cmp	fp, r2
   16b1c:	bcs	16b78 <ftello64@plt+0x5694>
   16b20:	ldrb	r0, [fp, #1]
   16b24:	mov	r4, fp
   16b28:	ldrb	r3, [fp]
   16b2c:	ldrb	r9, [fp, #3]
   16b30:	orr	r0, r3, r0, lsl #8
   16b34:	ldrb	r3, [fp, #2]
   16b38:	cmp	r0, #1
   16b3c:	orr	r9, r3, r9, lsl #8
   16b40:	bne	16b68 <ftello64@plt+0x5684>
   16b44:	b	1704c <ftello64@plt+0x5b68>
   16b48:	ldrb	r1, [r4, #1]
   16b4c:	ldrb	r3, [r4]
   16b50:	ldrb	r9, [r4, #3]
   16b54:	orr	r1, r3, r1, lsl #8
   16b58:	ldrb	r3, [r4, #2]
   16b5c:	cmp	r1, #1
   16b60:	orr	r9, r3, r9, lsl #8
   16b64:	beq	1704c <ftello64@plt+0x5b68>
   16b68:	add	r9, r9, #4
   16b6c:	add	r4, r4, r9
   16b70:	cmp	r4, r2
   16b74:	bcc	16b48 <ftello64@plt+0x5664>
   16b78:	add	r0, r5, sl
   16b7c:	bl	11310 <malloc@plt>
   16b80:	subs	r4, r0, #0
   16b84:	beq	17070 <ftello64@plt+0x5b8c>
   16b88:	mov	r1, fp
   16b8c:	mov	r2, sl
   16b90:	bl	111e4 <memmove@plt>
   16b94:	ldr	r0, [r6, #68]	; 0x44
   16b98:	bl	111f0 <free@plt>
   16b9c:	ldrh	r3, [r6, #36]	; 0x24
   16ba0:	str	r4, [r6, #68]	; 0x44
   16ba4:	add	r4, r4, r3
   16ba8:	add	r3, r5, r3
   16bac:	strh	r3, [r6, #36]	; 0x24
   16bb0:	mov	r3, #0
   16bb4:	mov	r2, #1
   16bb8:	sub	r5, r5, #4
   16bbc:	strb	r2, [r4]
   16bc0:	strb	r5, [r4, #2]
   16bc4:	mvn	r0, #0
   16bc8:	strb	r3, [r4, #1]
   16bcc:	mov	r1, #0
   16bd0:	strb	r3, [r4, #3]
   16bd4:	ldrd	r2, [r6, #24]
   16bd8:	cmp	r3, r1
   16bdc:	cmpeq	r2, r0
   16be0:	bhi	171d0 <ftello64@plt+0x5cec>
   16be4:	movw	r1, #21324	; 0x534c
   16be8:	movt	r1, #3
   16bec:	ldr	r1, [r1]
   16bf0:	cmp	r1, #1
   16bf4:	movne	r5, #20
   16bf8:	movne	lr, #12
   16bfc:	movne	ip, #4
   16c00:	beq	171d0 <ftello64@plt+0x5cec>
   16c04:	ldrd	r2, [r6, #16]
   16c08:	mvn	r0, #0
   16c0c:	mov	r1, #0
   16c10:	cmp	r3, r1
   16c14:	cmpeq	r2, r0
   16c18:	bls	16c60 <ftello64@plt+0x577c>
   16c1c:	add	r1, r4, ip
   16c20:	lsr	r9, r2, #16
   16c24:	lsr	r0, r3, #16
   16c28:	strb	r2, [r4, ip]
   16c2c:	mov	ip, lr
   16c30:	mov	lr, r5
   16c34:	ubfx	r2, r2, #8, #8
   16c38:	strb	r3, [r1, #4]
   16c3c:	strb	r9, [r1, #2]
   16c40:	lsr	r9, r9, #8
   16c44:	strb	r2, [r1, #1]
   16c48:	ubfx	r2, r3, #8, #8
   16c4c:	strb	r9, [r1, #3]
   16c50:	lsr	r3, r0, #8
   16c54:	strb	r2, [r1, #5]
   16c58:	strb	r0, [r1, #6]
   16c5c:	strb	r3, [r1, #7]
   16c60:	ldrd	r2, [r6, #48]	; 0x30
   16c64:	mvn	r0, #0
   16c68:	mov	r1, #0
   16c6c:	cmp	r3, r1
   16c70:	cmpeq	r2, r0
   16c74:	bls	16cb8 <ftello64@plt+0x57d4>
   16c78:	add	r1, r4, ip
   16c7c:	lsr	r5, r2, #16
   16c80:	lsr	r0, r3, #16
   16c84:	strb	r2, [r4, ip]
   16c88:	mov	ip, lr
   16c8c:	strb	r3, [r1, #4]
   16c90:	ubfx	r2, r2, #8, #8
   16c94:	ubfx	r3, r3, #8, #8
   16c98:	strb	r5, [r1, #2]
   16c9c:	lsr	r5, r5, #8
   16ca0:	strb	r3, [r1, #5]
   16ca4:	lsr	r3, r0, #8
   16ca8:	strb	r2, [r1, #1]
   16cac:	strb	r5, [r1, #3]
   16cb0:	strb	r0, [r1, #6]
   16cb4:	strb	r3, [r1, #7]
   16cb8:	ldr	r3, [r6, #40]	; 0x28
   16cbc:	cmp	r3, #65536	; 0x10000
   16cc0:	bcc	16ce4 <ftello64@plt+0x5800>
   16cc4:	add	r2, r4, ip
   16cc8:	lsr	r1, r3, #16
   16ccc:	strb	r3, [r4, ip]
   16cd0:	ubfx	r3, r3, #8, #8
   16cd4:	strb	r1, [r2, #2]
   16cd8:	lsr	r1, r1, #8
   16cdc:	strb	r3, [r2, #1]
   16ce0:	strb	r1, [r2, #3]
   16ce4:	mov	r0, #1024	; 0x400
   16ce8:	bl	11310 <malloc@plt>
   16cec:	subs	r4, r0, #0
   16cf0:	beq	1798c <ftello64@plt+0x64a8>
   16cf4:	mov	r2, #80	; 0x50
   16cf8:	mov	r3, #75	; 0x4b
   16cfc:	strb	r2, [r4]
   16d00:	mov	r2, #1
   16d04:	strb	r3, [r4, #1]
   16d08:	mov	r3, #2
   16d0c:	strb	r2, [r4, #2]
   16d10:	mvn	r0, #0
   16d14:	strb	r3, [r4, #3]
   16d18:	mov	r1, #0
   16d1c:	ldrh	r3, [r6]
   16d20:	strb	r3, [r4, #4]
   16d24:	lsr	r3, r3, #8
   16d28:	strb	r3, [r4, #5]
   16d2c:	ldrh	r3, [r6, #2]
   16d30:	strb	r3, [r4, #6]
   16d34:	lsr	r3, r3, #8
   16d38:	strb	r3, [r4, #7]
   16d3c:	ldrh	r3, [r6, #4]
   16d40:	strb	r3, [r4, #8]
   16d44:	lsr	r3, r3, #8
   16d48:	strb	r3, [r4, #9]
   16d4c:	ldrh	r3, [r6, #6]
   16d50:	strb	r3, [r4, #10]
   16d54:	lsr	r3, r3, #8
   16d58:	strb	r3, [r4, #11]
   16d5c:	ldr	r3, [r6, #8]
   16d60:	ubfx	r2, r3, #8, #8
   16d64:	strb	r2, [r4, #13]
   16d68:	lsr	r2, r3, #16
   16d6c:	strb	r3, [r4, #12]
   16d70:	strb	r2, [r4, #14]
   16d74:	lsr	r2, r2, #8
   16d78:	strb	r2, [r4, #15]
   16d7c:	ldr	r3, [r6, #12]
   16d80:	ubfx	r2, r3, #8, #8
   16d84:	strb	r2, [r4, #17]
   16d88:	lsr	r2, r3, #16
   16d8c:	strb	r3, [r4, #16]
   16d90:	strb	r2, [r4, #18]
   16d94:	lsr	r2, r2, #8
   16d98:	strb	r2, [r4, #19]
   16d9c:	ldrd	r2, [r6, #16]
   16da0:	cmp	r3, r1
   16da4:	cmpeq	r2, r0
   16da8:	mvn	r0, #0
   16dac:	lsrls	r3, r2, #16
   16db0:	strbls	r2, [r4, #20]
   16db4:	mvnhi	r3, #0
   16db8:	strbls	r3, [r4, #22]
   16dbc:	ubfxls	r2, r2, #8, #8
   16dc0:	lsrls	r3, r3, #8
   16dc4:	strhi	r3, [r4, #20]
   16dc8:	mov	r1, #0
   16dcc:	strbls	r2, [r4, #21]
   16dd0:	strbls	r3, [r4, #23]
   16dd4:	ldrd	r2, [r6, #24]
   16dd8:	cmp	r3, r1
   16ddc:	cmpeq	r2, r0
   16de0:	bhi	17218 <ftello64@plt+0x5d34>
   16de4:	movw	r1, #21324	; 0x534c
   16de8:	movt	r1, #3
   16dec:	ldr	r1, [r1]
   16df0:	cmp	r1, #1
   16df4:	beq	17218 <ftello64@plt+0x5d34>
   16df8:	lsr	r3, r2, #16
   16dfc:	strb	r2, [r4, #24]
   16e00:	strb	r3, [r4, #26]
   16e04:	ubfx	r2, r2, #8, #8
   16e08:	lsr	r3, r3, #8
   16e0c:	strb	r2, [r4, #25]
   16e10:	strb	r3, [r4, #27]
   16e14:	strb	r8, [r4, #28]
   16e18:	lsr	r3, r8, #8
   16e1c:	strb	r3, [r4, #29]
   16e20:	mvn	r2, #0
   16e24:	ldrh	r3, [r6, #36]	; 0x24
   16e28:	ldrd	sl, [sp, #8]
   16e2c:	strb	r3, [r4, #30]
   16e30:	lsr	r3, r3, #8
   16e34:	strb	r3, [r4, #31]
   16e38:	ldrh	r3, [r6, #38]	; 0x26
   16e3c:	strb	r3, [r4, #32]
   16e40:	lsr	r3, r3, #8
   16e44:	strb	r3, [r4, #33]	; 0x21
   16e48:	ldr	r3, [r6, #40]	; 0x28
   16e4c:	cmp	r3, #65536	; 0x10000
   16e50:	strbcc	r3, [r4, #34]	; 0x22
   16e54:	ubfxcc	r3, r3, #8, #8
   16e58:	mvncs	r3, #0
   16e5c:	strbcs	r3, [r4, #34]	; 0x22
   16e60:	strb	r3, [r4, #35]	; 0x23
   16e64:	mov	r3, #0
   16e68:	ldrh	r1, [r6, #44]	; 0x2c
   16e6c:	cmp	fp, r3
   16e70:	cmpeq	sl, r2
   16e74:	strb	r1, [r4, #36]	; 0x24
   16e78:	lsr	r1, r1, #8
   16e7c:	strb	r1, [r4, #37]	; 0x25
   16e80:	ldr	r3, [r6, #56]	; 0x38
   16e84:	ubfx	r2, r3, #8, #8
   16e88:	strb	r2, [r4, #39]	; 0x27
   16e8c:	lsr	r2, r3, #16
   16e90:	strb	r3, [r4, #38]	; 0x26
   16e94:	strb	r2, [r4, #40]	; 0x28
   16e98:	lsr	r2, r2, #8
   16e9c:	strb	r2, [r4, #41]	; 0x29
   16ea0:	bls	17510 <ftello64@plt+0x602c>
   16ea4:	mvn	r3, #0
   16ea8:	strb	r3, [r4, #42]	; 0x2a
   16eac:	strb	r3, [r4, #43]	; 0x2b
   16eb0:	strb	r3, [r4, #44]	; 0x2c
   16eb4:	strb	r3, [r4, #45]	; 0x2d
   16eb8:	cmp	r7, #0
   16ebc:	beq	17224 <ftello64@plt+0x5d40>
   16ec0:	ldr	r7, [r6, #88]	; 0x58
   16ec4:	cmp	r7, #0
   16ec8:	beq	177f0 <ftello64@plt+0x630c>
   16ecc:	add	r5, r8, #46	; 0x2e
   16ed0:	cmp	r5, #1024	; 0x400
   16ed4:	bcs	177b8 <ftello64@plt+0x62d4>
   16ed8:	cmp	r8, #0
   16edc:	mov	r9, #1024	; 0x400
   16ee0:	beq	16fb8 <ftello64@plt+0x5ad4>
   16ee4:	add	r2, r4, #46	; 0x2e
   16ee8:	add	r3, r7, #8
   16eec:	add	r0, r4, #54	; 0x36
   16ef0:	orr	r1, r2, r7
   16ef4:	cmp	r2, r3
   16ef8:	cmpcc	r7, r0
   16efc:	movcc	r3, #0
   16f00:	movcs	r3, #1
   16f04:	cmp	r8, #10
   16f08:	movls	r3, #0
   16f0c:	andhi	r3, r3, #1
   16f10:	tst	r1, #7
   16f14:	movne	r3, #0
   16f18:	andeq	r3, r3, #1
   16f1c:	cmp	r3, #0
   16f20:	beq	1789c <ftello64@plt+0x63b8>
   16f24:	lsr	lr, r8, #3
   16f28:	sub	sl, r7, #8
   16f2c:	mov	ip, #0
   16f30:	lsl	r3, lr, #3
   16f34:	add	ip, ip, #1
   16f38:	ldrd	r0, [sl, #8]!
   16f3c:	cmp	lr, ip
   16f40:	strd	r0, [r2], #8
   16f44:	bhi	16f34 <ftello64@plt+0x5a50>
   16f48:	cmp	r8, r3
   16f4c:	beq	16fb8 <ftello64@plt+0x5ad4>
   16f50:	ldrb	r0, [r7, lr, lsl #3]
   16f54:	add	r1, r3, #1
   16f58:	add	r2, r4, r3
   16f5c:	cmp	r8, r1
   16f60:	strb	r0, [r2, #46]	; 0x2e
   16f64:	bls	16fb8 <ftello64@plt+0x5ad4>
   16f68:	ldrb	r0, [r7, r1]
   16f6c:	add	r1, r3, #2
   16f70:	cmp	r8, r1
   16f74:	strb	r0, [r2, #47]	; 0x2f
   16f78:	bls	16fb8 <ftello64@plt+0x5ad4>
   16f7c:	ldrb	r0, [r7, r1]
   16f80:	add	r1, r3, #3
   16f84:	cmp	r1, r8
   16f88:	strb	r0, [r2, #48]	; 0x30
   16f8c:	bcs	16fb8 <ftello64@plt+0x5ad4>
   16f90:	ldrb	r0, [r7, r1]
   16f94:	add	r1, r3, #4
   16f98:	cmp	r8, r1
   16f9c:	strb	r0, [r2, #49]	; 0x31
   16fa0:	bls	16fb8 <ftello64@plt+0x5ad4>
   16fa4:	ldrb	r0, [r7, r1]
   16fa8:	add	r1, r3, #5
   16fac:	cmp	r1, r8
   16fb0:	strb	r0, [r2, #50]	; 0x32
   16fb4:	bcc	17320 <ftello64@plt+0x5e3c>
   16fb8:	ldrh	r7, [r6, #36]	; 0x24
   16fbc:	cmp	r7, #0
   16fc0:	bne	1734c <ftello64@plt+0x5e68>
   16fc4:	ldrh	r7, [r6, #38]	; 0x26
   16fc8:	cmp	r7, #0
   16fcc:	bne	17434 <ftello64@plt+0x5f50>
   16fd0:	mov	r0, r4
   16fd4:	mov	r1, #1
   16fd8:	mov	r2, r5
   16fdc:	mov	r3, #2
   16fe0:	bl	1b028 <ftello64@plt+0x9b44>
   16fe4:	cmp	r0, r5
   16fe8:	mov	r0, r4
   16fec:	beq	17770 <ftello64@plt+0x628c>
   16ff0:	bl	111f0 <free@plt>
   16ff4:	mov	r0, #10
   16ff8:	add	sp, sp, #28
   16ffc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17000:	ldrd	r0, [sp, #8]
   17004:	cmp	r1, r3
   17008:	cmpeq	r0, r2
   1700c:	bls	17560 <ftello64@plt+0x607c>
   17010:	movw	r3, #21324	; 0x534c
   17014:	movt	r3, #3
   17018:	ldr	r4, [r6, #40]	; 0x28
   1701c:	ldr	r3, [r3]
   17020:	cmp	r3, #1
   17024:	beq	16a8c <ftello64@plt+0x55a8>
   17028:	mov	r2, #24
   1702c:	mov	lr, #8
   17030:	mov	r0, #16
   17034:	str	r2, [sp, #20]
   17038:	mov	r9, #20
   1703c:	mov	r5, #12
   17040:	mov	r1, #0
   17044:	mov	ip, #4
   17048:	b	16aac <ftello64@plt+0x55c8>
   1704c:	add	r9, r9, #4
   17050:	cmp	sl, r9
   17054:	beq	171a8 <ftello64@plt+0x5cc4>
   17058:	uxth	r9, r9
   1705c:	rsb	r0, r9, sl
   17060:	add	r0, r0, r5
   17064:	bl	11310 <malloc@plt>
   17068:	subs	sl, r0, #0
   1706c:	bne	17584 <ftello64@plt+0x60a0>
   17070:	mov	r0, #4
   17074:	add	sp, sp, #28
   17078:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1707c:	mov	r0, r5
   17080:	movw	r3, #21324	; 0x534c
   17084:	movt	r3, #3
   17088:	ldr	r3, [r3]
   1708c:	cmp	r3, #0
   17090:	movne	r5, r0
   17094:	bne	16b00 <ftello64@plt+0x561c>
   17098:	movw	r0, #12816	; 0x3210
   1709c:	movw	r1, #12292	; 0x3004
   170a0:	movt	r0, #2
   170a4:	movt	r1, #2
   170a8:	bl	123f4 <ftello64@plt+0xf10>
   170ac:	mov	r0, #6
   170b0:	add	sp, sp, #28
   170b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   170b8:	cmp	r5, r3
   170bc:	cmpeq	r4, r2
   170c0:	bls	17010 <ftello64@plt+0x5b2c>
   170c4:	b	16a88 <ftello64@plt+0x55a4>
   170c8:	bl	11388 <strlen@plt>
   170cc:	ldrh	r2, [r6, #36]	; 0x24
   170d0:	cmp	r2, #0
   170d4:	uxth	r7, r0
   170d8:	add	r9, r7, #9
   170dc:	uxth	r9, r9
   170e0:	beq	175dc <ftello64@plt+0x60f8>
   170e4:	ldr	fp, [r6, #68]	; 0x44
   170e8:	cmp	fp, #0
   170ec:	beq	175dc <ftello64@plt+0x60f8>
   170f0:	sub	r1, r2, #4
   170f4:	mov	sl, r2
   170f8:	add	ip, fp, r1
   170fc:	cmp	fp, ip
   17100:	bcs	1716c <ftello64@plt+0x5c88>
   17104:	ldrb	r0, [fp, #1]
   17108:	movw	lr, #28789	; 0x7075
   1710c:	ldrb	r3, [fp]
   17110:	mov	r4, fp
   17114:	ldrb	r5, [fp, #3]
   17118:	orr	r3, r3, r0, lsl #8
   1711c:	ldrb	r0, [fp, #2]
   17120:	sxth	r3, r3
   17124:	orr	r5, r0, r5, lsl #8
   17128:	cmp	r3, lr
   1712c:	beq	17800 <ftello64@plt+0x631c>
   17130:	mov	r3, r5
   17134:	b	1715c <ftello64@plt+0x5c78>
   17138:	ldrb	r0, [r4, #1]
   1713c:	ldrb	r3, [r4]
   17140:	ldrb	r5, [r4, #3]
   17144:	orr	r0, r3, r0, lsl #8
   17148:	ldrb	r3, [r4, #2]
   1714c:	sxth	r0, r0
   17150:	orr	r3, r3, r5, lsl #8
   17154:	cmp	r0, lr
   17158:	beq	177fc <ftello64@plt+0x6318>
   1715c:	add	r3, r3, #4
   17160:	add	r4, r4, r3
   17164:	cmp	r4, ip
   17168:	bcc	17138 <ftello64@plt+0x5c54>
   1716c:	add	r0, r9, r2
   17170:	bl	11310 <malloc@plt>
   17174:	subs	r4, r0, #0
   17178:	beq	179a0 <ftello64@plt+0x64bc>
   1717c:	mov	r1, fp
   17180:	mov	r2, sl
   17184:	mov	r0, r4
   17188:	bl	111e4 <memmove@plt>
   1718c:	ldr	r0, [r6, #68]	; 0x44
   17190:	bl	111f0 <free@plt>
   17194:	ldrh	r3, [r6, #36]	; 0x24
   17198:	str	r4, [r6, #68]	; 0x44
   1719c:	add	r9, r9, r3
   171a0:	add	r4, r4, r3
   171a4:	b	175f4 <ftello64@plt+0x6110>
   171a8:	cmp	r5, sl
   171ac:	beq	16bb0 <ftello64@plt+0x56cc>
   171b0:	mov	r0, r5
   171b4:	bl	11310 <malloc@plt>
   171b8:	subs	r4, r0, #0
   171bc:	beq	17070 <ftello64@plt+0x5b8c>
   171c0:	mov	r0, fp
   171c4:	bl	111f0 <free@plt>
   171c8:	str	r4, [r6, #68]	; 0x44
   171cc:	b	17558 <ftello64@plt+0x6074>
   171d0:	lsr	r0, r2, #16
   171d4:	lsr	r1, r3, #16
   171d8:	strb	r2, [r4, #4]
   171dc:	mov	r5, #28
   171e0:	lsr	ip, r0, #8
   171e4:	ubfx	r2, r2, #8, #8
   171e8:	strb	r3, [r4, #8]
   171ec:	mov	lr, #20
   171f0:	strb	r0, [r4, #6]
   171f4:	ubfx	r3, r3, #8, #8
   171f8:	lsr	r0, r1, #8
   171fc:	strb	ip, [r4, #7]
   17200:	strb	r1, [r4, #10]
   17204:	mov	ip, #12
   17208:	strb	r0, [r4, #11]
   1720c:	strb	r2, [r4, #5]
   17210:	strb	r3, [r4, #9]
   17214:	b	16c04 <ftello64@plt+0x5720>
   17218:	mvn	r3, #0
   1721c:	str	r3, [r4, #24]
   17220:	b	16e14 <ftello64@plt+0x5930>
   17224:	ldr	r7, [r6, #76]	; 0x4c
   17228:	ldrh	r8, [r6, #32]
   1722c:	cmp	r7, #0
   17230:	beq	177f0 <ftello64@plt+0x630c>
   17234:	add	r5, r8, #46	; 0x2e
   17238:	cmp	r5, #1024	; 0x400
   1723c:	bcs	17780 <ftello64@plt+0x629c>
   17240:	cmp	r8, #0
   17244:	mov	r9, #1024	; 0x400
   17248:	beq	16fb8 <ftello64@plt+0x5ad4>
   1724c:	add	r2, r4, #46	; 0x2e
   17250:	add	r3, r7, #8
   17254:	add	r0, r4, #54	; 0x36
   17258:	orr	r1, r2, r7
   1725c:	cmp	r2, r3
   17260:	cmpcc	r7, r0
   17264:	movcc	r3, #0
   17268:	movcs	r3, #1
   1726c:	cmp	r8, #10
   17270:	movls	r3, #0
   17274:	andhi	r3, r3, #1
   17278:	tst	r1, #7
   1727c:	movne	r3, #0
   17280:	andeq	r3, r3, #1
   17284:	cmp	r3, #0
   17288:	beq	17880 <ftello64@plt+0x639c>
   1728c:	lsr	lr, r8, #3
   17290:	sub	sl, r7, #8
   17294:	mov	ip, #0
   17298:	lsl	r3, lr, #3
   1729c:	add	ip, ip, #1
   172a0:	ldrd	r0, [sl, #8]!
   172a4:	cmp	lr, ip
   172a8:	strd	r0, [r2], #8
   172ac:	bhi	1729c <ftello64@plt+0x5db8>
   172b0:	cmp	r3, r8
   172b4:	beq	16fb8 <ftello64@plt+0x5ad4>
   172b8:	ldrb	r0, [r7, lr, lsl #3]
   172bc:	add	r1, r3, #1
   172c0:	add	r2, r4, r3
   172c4:	cmp	r1, r8
   172c8:	strb	r0, [r2, #46]	; 0x2e
   172cc:	bcs	16fb8 <ftello64@plt+0x5ad4>
   172d0:	ldrb	r0, [r7, r1]
   172d4:	add	r1, r3, #2
   172d8:	cmp	r8, r1
   172dc:	strb	r0, [r2, #47]	; 0x2f
   172e0:	bls	16fb8 <ftello64@plt+0x5ad4>
   172e4:	ldrb	r0, [r7, r1]
   172e8:	add	r1, r3, #3
   172ec:	cmp	r1, r8
   172f0:	strb	r0, [r2, #48]	; 0x30
   172f4:	bcs	16fb8 <ftello64@plt+0x5ad4>
   172f8:	ldrb	r0, [r7, r1]
   172fc:	add	r1, r3, #4
   17300:	cmp	r1, r8
   17304:	strb	r0, [r2, #49]	; 0x31
   17308:	bcs	16fb8 <ftello64@plt+0x5ad4>
   1730c:	ldrb	r0, [r7, r1]
   17310:	add	r1, r3, #5
   17314:	cmp	r8, r1
   17318:	strb	r0, [r2, #50]	; 0x32
   1731c:	bls	16fb8 <ftello64@plt+0x5ad4>
   17320:	add	r3, r3, #6
   17324:	ldrb	r0, [r7, r1]
   17328:	cmp	r3, r8
   1732c:	strb	r0, [r2, #51]	; 0x33
   17330:	bcs	16fb8 <ftello64@plt+0x5ad4>
   17334:	ldrb	r3, [r7, r3]
   17338:	add	r1, r4, r1
   1733c:	strb	r3, [r1, #47]	; 0x2f
   17340:	ldrh	r7, [r6, #36]	; 0x24
   17344:	cmp	r7, #0
   17348:	beq	16fc4 <ftello64@plt+0x5ae0>
   1734c:	ldr	r8, [r6, #68]	; 0x44
   17350:	cmp	r8, #0
   17354:	beq	16fc4 <ftello64@plt+0x5ae0>
   17358:	cmp	r7, #1024	; 0x400
   1735c:	movcs	fp, r7
   17360:	movcc	fp, #1024	; 0x400
   17364:	cmp	r4, #0
   17368:	beq	17958 <ftello64@plt+0x6474>
   1736c:	add	sl, r5, r7
   17370:	sub	r3, r9, #1
   17374:	cmp	sl, r3
   17378:	bhi	178b8 <ftello64@plt+0x63d4>
   1737c:	add	r2, r4, r5
   17380:	add	r3, r8, #4
   17384:	add	r0, r2, #4
   17388:	orr	r1, r2, r8
   1738c:	cmp	r2, r3
   17390:	cmpcc	r8, r0
   17394:	movcc	r3, #0
   17398:	movcs	r3, #1
   1739c:	cmp	r7, #9
   173a0:	movls	r3, #0
   173a4:	andhi	r3, r3, #1
   173a8:	tst	r1, #3
   173ac:	movne	r3, #0
   173b0:	andeq	r3, r3, #1
   173b4:	cmp	r3, #0
   173b8:	beq	17738 <ftello64@plt+0x6254>
   173bc:	lsr	r0, r7, #2
   173c0:	mov	r3, #0
   173c4:	mov	r1, r3
   173c8:	lsl	ip, r0, #2
   173cc:	ldr	lr, [r8, r3]
   173d0:	add	r1, r1, #1
   173d4:	cmp	r0, r1
   173d8:	str	lr, [r2, r3]
   173dc:	add	r3, r3, #4
   173e0:	bhi	173cc <ftello64@plt+0x5ee8>
   173e4:	cmp	r7, ip
   173e8:	beq	17424 <ftello64@plt+0x5f40>
   173ec:	ldrb	r1, [r8, r0, lsl #2]
   173f0:	add	r3, ip, #1
   173f4:	add	r2, r4, ip
   173f8:	cmp	r3, r7
   173fc:	strb	r1, [r2, r5]
   17400:	bcs	17424 <ftello64@plt+0x5f40>
   17404:	ldrb	r2, [r8, r3]
   17408:	add	ip, ip, #2
   1740c:	add	r3, r4, r3
   17410:	cmp	r7, ip
   17414:	strb	r2, [r3, r5]
   17418:	ldrbhi	r3, [r8, ip]
   1741c:	addhi	ip, r4, ip
   17420:	strbhi	r3, [ip, r5]
   17424:	ldrh	r7, [r6, #38]	; 0x26
   17428:	mov	r5, sl
   1742c:	cmp	r7, #0
   17430:	beq	16fd0 <ftello64@plt+0x5aec>
   17434:	ldr	r6, [r6, #72]	; 0x48
   17438:	cmp	r6, #0
   1743c:	beq	16fd0 <ftello64@plt+0x5aec>
   17440:	cmp	r7, #1024	; 0x400
   17444:	movcs	r1, r7
   17448:	movcc	r1, #1024	; 0x400
   1744c:	cmp	r4, #0
   17450:	beq	17940 <ftello64@plt+0x645c>
   17454:	add	r8, r5, r7
   17458:	sub	r3, r9, #1
   1745c:	cmp	r8, r3
   17460:	bhi	178e4 <ftello64@plt+0x6400>
   17464:	add	r3, r6, #4
   17468:	add	r2, r4, r5
   1746c:	cmp	r3, r2
   17470:	add	r1, r2, #4
   17474:	movhi	r3, #0
   17478:	movls	r3, #1
   1747c:	cmp	r6, r1
   17480:	orrcs	r3, r3, #1
   17484:	orr	r1, r6, r2
   17488:	cmp	r7, #9
   1748c:	movls	r3, #0
   17490:	andhi	r3, r3, #1
   17494:	tst	r1, #3
   17498:	movne	r3, #0
   1749c:	andeq	r3, r3, #1
   174a0:	cmp	r3, #0
   174a4:	beq	17720 <ftello64@plt+0x623c>
   174a8:	lsr	r0, r7, #2
   174ac:	mov	r3, #0
   174b0:	mov	r1, r3
   174b4:	lsl	ip, r0, #2
   174b8:	ldr	lr, [r6, r3]
   174bc:	add	r1, r1, #1
   174c0:	cmp	r0, r1
   174c4:	str	lr, [r2, r3]
   174c8:	add	r3, r3, #4
   174cc:	bhi	174b8 <ftello64@plt+0x5fd4>
   174d0:	cmp	ip, r7
   174d4:	beq	17508 <ftello64@plt+0x6024>
   174d8:	ldrb	r0, [r6, r0, lsl #2]
   174dc:	add	r3, ip, #1
   174e0:	add	r1, r4, ip
   174e4:	cmp	r7, r3
   174e8:	strb	r0, [r1, r5]
   174ec:	bls	17508 <ftello64@plt+0x6024>
   174f0:	add	ip, ip, #2
   174f4:	ldrb	r1, [r6, r3]
   174f8:	cmp	r7, ip
   174fc:	strb	r1, [r2, r3]
   17500:	ldrbhi	r3, [r6, ip]
   17504:	strbhi	r3, [r2, ip]
   17508:	mov	r5, r8
   1750c:	b	16fd0 <ftello64@plt+0x5aec>
   17510:	ldr	fp, [sp, #8]
   17514:	ldrb	r0, [sp, #8]
   17518:	ubfx	r2, fp, #8, #8
   1751c:	strb	r2, [r4, #43]	; 0x2b
   17520:	lsr	r3, fp, #16
   17524:	strb	r3, [r4, #44]	; 0x2c
   17528:	strb	r0, [r4, #42]	; 0x2a
   1752c:	lsr	r3, r3, #8
   17530:	strb	r3, [r4, #45]	; 0x2d
   17534:	b	16eb8 <ftello64@plt+0x59d4>
   17538:	cmp	r5, #4
   1753c:	beq	16ce4 <ftello64@plt+0x5800>
   17540:	mov	r0, r5
   17544:	bl	11310 <malloc@plt>
   17548:	cmp	r0, #0
   1754c:	mov	r4, r0
   17550:	str	r0, [r6, #68]	; 0x44
   17554:	beq	17070 <ftello64@plt+0x5b8c>
   17558:	strh	r5, [r6, #36]	; 0x24
   1755c:	b	16bb0 <ftello64@plt+0x56cc>
   17560:	ldr	r4, [r6, #40]	; 0x28
   17564:	movw	r3, #21324	; 0x534c
   17568:	movt	r3, #3
   1756c:	cmp	r4, #65536	; 0x10000
   17570:	ldr	r3, [r3]
   17574:	bcs	17020 <ftello64@plt+0x5b3c>
   17578:	cmp	r3, #1
   1757c:	bne	16ce4 <ftello64@plt+0x5800>
   17580:	b	16a8c <ftello64@plt+0x55a8>
   17584:	rsb	r3, fp, r4
   17588:	mov	r1, fp
   1758c:	str	r3, [sp, #4]
   17590:	mov	r2, r3
   17594:	bl	11214 <memcpy@plt>
   17598:	ldrh	r2, [r6, #36]	; 0x24
   1759c:	ldr	r3, [sp, #4]
   175a0:	add	r1, r4, r9
   175a4:	rsb	r2, r9, r2
   175a8:	rsb	r2, r3, r2
   175ac:	add	r0, sl, r3
   175b0:	bl	11214 <memcpy@plt>
   175b4:	ldrh	r4, [r6, #36]	; 0x24
   175b8:	ldr	r0, [r6, #68]	; 0x44
   175bc:	rsb	r4, r9, r4
   175c0:	uxth	r4, r4
   175c4:	add	r3, r4, r5
   175c8:	strh	r3, [r6, #36]	; 0x24
   175cc:	bl	111f0 <free@plt>
   175d0:	add	r4, sl, r4
   175d4:	str	sl, [r6, #68]	; 0x44
   175d8:	b	16bb0 <ftello64@plt+0x56cc>
   175dc:	mov	r0, r9
   175e0:	bl	11310 <malloc@plt>
   175e4:	cmp	r0, #0
   175e8:	mov	r4, r0
   175ec:	str	r0, [r6, #68]	; 0x44
   175f0:	beq	1792c <ftello64@plt+0x6448>
   175f4:	strh	r9, [r6, #36]	; 0x24
   175f8:	ldr	r9, [r6, #76]	; 0x4c
   175fc:	add	r7, r7, #5
   17600:	add	r5, r4, #9
   17604:	uxth	r7, r7
   17608:	mov	r0, r9
   1760c:	bl	11388 <strlen@plt>
   17610:	mov	r1, r9
   17614:	mov	r2, r0
   17618:	mov	r0, #0
   1761c:	bl	1f1a0 <ftello64@plt+0xdcbc>
   17620:	strb	r7, [r4, #2]
   17624:	mov	r2, #112	; 0x70
   17628:	lsr	r7, r7, #8
   1762c:	strb	r2, [r4, #1]
   17630:	strb	r7, [r4, #3]
   17634:	lsr	r3, r0, #16
   17638:	strb	r0, [r4, #5]
   1763c:	strb	r3, [r4, #7]
   17640:	ubfx	r0, r0, #8, #8
   17644:	lsr	r3, r3, #8
   17648:	strb	r0, [r4, #6]
   1764c:	strb	r3, [r4, #8]
   17650:	mov	r3, #117	; 0x75
   17654:	strb	r3, [r4]
   17658:	mov	r3, #1
   1765c:	strb	r3, [r4, #4]
   17660:	ldr	r7, [r6, #88]	; 0x58
   17664:	cmp	r7, #0
   17668:	beq	16a58 <ftello64@plt+0x5574>
   1766c:	mov	r0, r7
   17670:	bl	11388 <strlen@plt>
   17674:	cmp	r0, #0
   17678:	ble	17718 <ftello64@plt+0x6234>
   1767c:	orr	r3, r5, r7
   17680:	add	r1, r4, #13
   17684:	tst	r3, #3
   17688:	add	r3, r7, #4
   1768c:	movne	r2, #0
   17690:	moveq	r2, #1
   17694:	cmp	r5, r3
   17698:	cmpcc	r7, r1
   1769c:	movcc	r3, #0
   176a0:	movcs	r3, #1
   176a4:	and	r3, r2, r3
   176a8:	cmp	r0, #9
   176ac:	movls	r3, #0
   176b0:	andhi	r3, r3, #1
   176b4:	cmp	r3, #0
   176b8:	beq	1790c <ftello64@plt+0x6428>
   176bc:	lsr	r2, r0, #2
   176c0:	sub	ip, r7, #4
   176c4:	mov	r1, r5
   176c8:	mov	r3, #0
   176cc:	lsl	lr, r2, #2
   176d0:	add	r3, r3, #1
   176d4:	ldr	r4, [ip, #4]!
   176d8:	cmp	r2, r3
   176dc:	str	r4, [r1], #4
   176e0:	bhi	176d0 <ftello64@plt+0x61ec>
   176e4:	cmp	r0, lr
   176e8:	beq	17718 <ftello64@plt+0x6234>
   176ec:	ldrb	r1, [r7, r2, lsl #2]
   176f0:	add	r3, lr, #1
   176f4:	cmp	r0, r3
   176f8:	strb	r1, [r5, r2, lsl #2]
   176fc:	ble	17718 <ftello64@plt+0x6234>
   17700:	add	lr, lr, #2
   17704:	ldrb	r2, [r7, r3]
   17708:	cmp	r0, lr
   1770c:	strb	r2, [r5, r3]
   17710:	ldrbgt	r3, [r7, lr]
   17714:	strbgt	r3, [r5, lr]
   17718:	mov	r7, #0
   1771c:	b	16a58 <ftello64@plt+0x5574>
   17720:	ldrb	r1, [r6, r3]
   17724:	strb	r1, [r2, r3]
   17728:	add	r3, r3, #1
   1772c:	cmp	r3, r7
   17730:	bcc	17720 <ftello64@plt+0x623c>
   17734:	b	17508 <ftello64@plt+0x6024>
   17738:	ldrb	r1, [r8, r3]
   1773c:	strb	r1, [r2, r3]
   17740:	add	r3, r3, #1
   17744:	cmp	r7, r3
   17748:	bhi	17738 <ftello64@plt+0x6254>
   1774c:	b	17424 <ftello64@plt+0x5f40>
   17750:	ldrh	r2, [r6, #4]
   17754:	mov	r7, r0
   17758:	ldrh	r3, [r6, #46]	; 0x2e
   1775c:	bic	r2, r2, #2048	; 0x800
   17760:	strh	r2, [r6, #4]
   17764:	bic	r3, r3, #2048	; 0x800
   17768:	strh	r3, [r6, #46]	; 0x2e
   1776c:	b	16a58 <ftello64@plt+0x5574>
   17770:	bl	111f0 <free@plt>
   17774:	mov	r0, #0
   17778:	add	sp, sp, #28
   1777c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17780:	cmp	r8, #1024	; 0x400
   17784:	movcs	r9, r8
   17788:	movcc	r9, #1024	; 0x400
   1778c:	mov	r0, r4
   17790:	add	r9, r9, #1024	; 0x400
   17794:	mov	r1, r9
   17798:	bl	11274 <realloc@plt>
   1779c:	subs	r4, r0, #0
   177a0:	bne	1724c <ftello64@plt+0x5d68>
   177a4:	movw	r1, #12708	; 0x31a4
   177a8:	mov	r0, #4
   177ac:	movt	r1, #2
   177b0:	bl	12268 <ftello64@plt+0xd84>
   177b4:	b	1724c <ftello64@plt+0x5d68>
   177b8:	cmp	r8, #1024	; 0x400
   177bc:	movcs	r9, r8
   177c0:	movcc	r9, #1024	; 0x400
   177c4:	mov	r0, r4
   177c8:	add	r9, r9, #1024	; 0x400
   177cc:	mov	r1, r9
   177d0:	bl	11274 <realloc@plt>
   177d4:	subs	r4, r0, #0
   177d8:	bne	16ee4 <ftello64@plt+0x5a00>
   177dc:	movw	r1, #12708	; 0x31a4
   177e0:	mov	r0, #4
   177e4:	movt	r1, #2
   177e8:	bl	12268 <ftello64@plt+0xd84>
   177ec:	b	16ee4 <ftello64@plt+0x5a00>
   177f0:	mov	r9, #1024	; 0x400
   177f4:	mov	r5, #46	; 0x2e
   177f8:	b	16fb8 <ftello64@plt+0x5ad4>
   177fc:	mov	r5, r3
   17800:	sub	r3, r9, #4
   17804:	cmp	r5, r3
   17808:	beq	175f8 <ftello64@plt+0x6114>
   1780c:	add	r1, r9, r1
   17810:	rsb	sl, r5, r1
   17814:	uxth	sl, sl
   17818:	mov	r0, sl
   1781c:	bl	11310 <malloc@plt>
   17820:	subs	r9, r0, #0
   17824:	movne	r1, fp
   17828:	beq	17974 <ftello64@plt+0x6490>
   1782c:	rsb	r3, r1, r4
   17830:	mov	r0, r9
   17834:	str	r3, [sp, #4]
   17838:	uxth	r2, r3
   1783c:	add	fp, r9, r2
   17840:	bl	11214 <memcpy@plt>
   17844:	ldrh	r2, [r6, #36]	; 0x24
   17848:	add	r1, r5, #4
   1784c:	ldr	r3, [sp, #4]
   17850:	add	r1, r4, r1
   17854:	mov	r0, fp
   17858:	rsb	r3, r3, r2
   1785c:	rsb	r2, r5, r3
   17860:	uxth	r2, r2
   17864:	add	r4, fp, r2
   17868:	bl	11214 <memcpy@plt>
   1786c:	strh	sl, [r6, #36]	; 0x24
   17870:	ldr	r0, [r6, #68]	; 0x44
   17874:	bl	111f0 <free@plt>
   17878:	str	r9, [r6, #68]	; 0x44
   1787c:	b	175f8 <ftello64@plt+0x6114>
   17880:	add	r2, r4, #45	; 0x2d
   17884:	ldrb	r1, [r7, r3]
   17888:	add	r3, r3, #1
   1788c:	cmp	r3, r8
   17890:	strb	r1, [r2, #1]!
   17894:	bcc	17884 <ftello64@plt+0x63a0>
   17898:	b	16fb8 <ftello64@plt+0x5ad4>
   1789c:	add	r2, r4, #45	; 0x2d
   178a0:	ldrb	r1, [r7, r3]
   178a4:	add	r3, r3, #1
   178a8:	cmp	r8, r3
   178ac:	strb	r1, [r2, #1]!
   178b0:	bhi	178a0 <ftello64@plt+0x63bc>
   178b4:	b	16fb8 <ftello64@plt+0x5ad4>
   178b8:	add	r9, r9, fp
   178bc:	mov	r0, r4
   178c0:	mov	r1, r9
   178c4:	bl	11274 <realloc@plt>
   178c8:	subs	r4, r0, #0
   178cc:	bne	1737c <ftello64@plt+0x5e98>
   178d0:	movw	r1, #12708	; 0x31a4
   178d4:	mov	r0, #4
   178d8:	movt	r1, #2
   178dc:	bl	12268 <ftello64@plt+0xd84>
   178e0:	b	1737c <ftello64@plt+0x5e98>
   178e4:	mov	r0, r4
   178e8:	add	r1, r9, r1
   178ec:	bl	11274 <realloc@plt>
   178f0:	subs	r4, r0, #0
   178f4:	bne	17464 <ftello64@plt+0x5f80>
   178f8:	movw	r1, #12708	; 0x31a4
   178fc:	mov	r0, #4
   17900:	movt	r1, #2
   17904:	bl	12268 <ftello64@plt+0xd84>
   17908:	b	17464 <ftello64@plt+0x5f80>
   1790c:	sub	r7, r7, #1
   17910:	add	r0, r4, r0
   17914:	ldrb	r3, [r7, #1]!
   17918:	add	r4, r4, #1
   1791c:	strb	r3, [r4, #8]
   17920:	cmp	r4, r0
   17924:	bne	17914 <ftello64@plt+0x6430>
   17928:	b	17718 <ftello64@plt+0x6234>
   1792c:	movw	r1, #12788	; 0x31f4
   17930:	mov	r0, #4
   17934:	movt	r1, #2
   17938:	bl	12268 <ftello64@plt+0xd84>
   1793c:	b	175f4 <ftello64@plt+0x6110>
   17940:	mov	r0, r1
   17944:	bl	11310 <malloc@plt>
   17948:	subs	r4, r0, #0
   1794c:	beq	179bc <ftello64@plt+0x64d8>
   17950:	add	r8, r5, r7
   17954:	b	17464 <ftello64@plt+0x5f80>
   17958:	mov	r0, fp
   1795c:	bl	11310 <malloc@plt>
   17960:	subs	r4, r0, #0
   17964:	beq	179d0 <ftello64@plt+0x64ec>
   17968:	mov	r9, fp
   1796c:	add	sl, r5, r7
   17970:	b	1737c <ftello64@plt+0x5e98>
   17974:	movw	r1, #12664	; 0x3178
   17978:	mov	r0, #4
   1797c:	movt	r1, #2
   17980:	bl	12268 <ftello64@plt+0xd84>
   17984:	ldr	r1, [r6, #68]	; 0x44
   17988:	b	1782c <ftello64@plt+0x6348>
   1798c:	movw	r1, #12688	; 0x3190
   17990:	mov	r0, #4
   17994:	movt	r1, #2
   17998:	bl	12268 <ftello64@plt+0xd84>
   1799c:	b	16cf4 <ftello64@plt+0x5810>
   179a0:	movw	r1, #12664	; 0x3178
   179a4:	mov	r0, #4
   179a8:	movt	r1, #2
   179ac:	bl	12268 <ftello64@plt+0xd84>
   179b0:	ldr	r1, [r6, #68]	; 0x44
   179b4:	ldrh	sl, [r6, #36]	; 0x24
   179b8:	b	17180 <ftello64@plt+0x5c9c>
   179bc:	movw	r1, #12708	; 0x31a4
   179c0:	mov	r0, #4
   179c4:	movt	r1, #2
   179c8:	bl	12268 <ftello64@plt+0xd84>
   179cc:	b	17950 <ftello64@plt+0x646c>
   179d0:	movw	r1, #12708	; 0x31a4
   179d4:	mov	r0, #4
   179d8:	movt	r1, #2
   179dc:	mov	r9, fp
   179e0:	bl	12268 <ftello64@plt+0xd84>
   179e4:	add	sl, r5, r7
   179e8:	b	1737c <ftello64@plt+0x5e98>
   179ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   179f0:	sub	sp, sp, #60	; 0x3c
   179f4:	movw	r6, #21616	; 0x5470
   179f8:	movw	lr, #27992	; 0x6d58
   179fc:	strd	r2, [sp, #16]
   17a00:	mvn	r2, #0
   17a04:	ldrd	r4, [sp, #16]
   17a08:	mov	r3, #0
   17a0c:	strd	r0, [sp, #24]
   17a10:	movt	r6, #3
   17a14:	cmp	r5, r3
   17a18:	cmpeq	r4, r2
   17a1c:	movt	lr, #3
   17a20:	movw	r5, #28056	; 0x6d98
   17a24:	movt	r5, #3
   17a28:	movls	r8, #0
   17a2c:	movhi	r8, #1
   17a30:	str	r8, [sp, #32]
   17a34:	ldrd	r8, [sp, #24]
   17a38:	movw	r0, #65535	; 0xffff
   17a3c:	ldr	r4, [sp, #32]
   17a40:	mov	r1, #0
   17a44:	cmp	r9, r1
   17a48:	cmpeq	r8, r0
   17a4c:	ldr	ip, [r6]
   17a50:	orrhi	r4, r4, #1
   17a54:	ldr	r7, [r5]
   17a58:	ldrd	r0, [lr]
   17a5c:	cmp	r4, #0
   17a60:	ldr	r9, [sp, #108]	; 0x6c
   17a64:	movw	fp, #28024	; 0x6d78
   17a68:	movw	sl, #28016	; 0x6d70
   17a6c:	movt	fp, #3
   17a70:	movt	sl, #3
   17a74:	str	ip, [sp, #52]	; 0x34
   17a78:	str	r7, [fp]
   17a7c:	mov	ip, #0
   17a80:	strd	r0, [sl]
   17a84:	str	ip, [sp, #40]	; 0x28
   17a88:	str	ip, [sp, #44]	; 0x2c
   17a8c:	ldr	r4, [sp, #104]	; 0x68
   17a90:	str	r9, [sp, #36]	; 0x24
   17a94:	bne	17aa8 <ftello64@plt+0x65c4>
   17a98:	ldrd	r0, [sp, #96]	; 0x60
   17a9c:	cmp	r1, r3
   17aa0:	cmpeq	r0, r2
   17aa4:	bls	18100 <ftello64@plt+0x6c1c>
   17aa8:	mov	r0, #1024	; 0x400
   17aac:	str	r0, [sp, #48]	; 0x30
   17ab0:	bl	11310 <malloc@plt>
   17ab4:	cmp	r0, #0
   17ab8:	str	r0, [sp, #40]	; 0x28
   17abc:	movne	r2, #0
   17ac0:	beq	18a34 <ftello64@plt+0x7550>
   17ac4:	add	r3, r0, r2
   17ac8:	mov	r1, #80	; 0x50
   17acc:	strb	r1, [r0, r2]
   17ad0:	mov	r2, #6
   17ad4:	mov	r1, #75	; 0x4b
   17ad8:	strb	r2, [r3, #2]
   17adc:	strb	r1, [r3, #1]
   17ae0:	strb	r2, [r3, #3]
   17ae4:	ldr	r0, [sp, #40]	; 0x28
   17ae8:	ldr	r7, [sp, #44]	; 0x2c
   17aec:	cmp	r0, #0
   17af0:	add	r7, r7, #4
   17af4:	str	r7, [sp, #44]	; 0x2c
   17af8:	beq	186a4 <ftello64@plt+0x71c0>
   17afc:	ldr	r1, [sp, #48]	; 0x30
   17b00:	sub	r3, r1, #9
   17b04:	cmp	r7, r3
   17b08:	bhi	18174 <ftello64@plt+0x6c90>
   17b0c:	add	r3, r0, r7
   17b10:	mov	r2, #44	; 0x2c
   17b14:	strb	r2, [r0, r7]
   17b18:	mov	r2, #0
   17b1c:	strb	r2, [r3, #1]
   17b20:	strb	r2, [r3, #2]
   17b24:	strb	r2, [r3, #3]
   17b28:	ldr	r0, [sp, #40]	; 0x28
   17b2c:	ldr	r7, [sp, #44]	; 0x2c
   17b30:	cmp	r0, r2
   17b34:	strb	r2, [r3, #4]
   17b38:	add	r7, r7, #8
   17b3c:	strb	r2, [r3, #5]
   17b40:	strb	r2, [r3, #6]
   17b44:	strb	r2, [r3, #7]
   17b48:	str	r7, [sp, #44]	; 0x2c
   17b4c:	beq	18734 <ftello64@plt+0x7250>
   17b50:	ldr	r1, [sp, #48]	; 0x30
   17b54:	sub	r3, r1, #3
   17b58:	cmp	r7, r3
   17b5c:	bhi	181b4 <ftello64@plt+0x6cd0>
   17b60:	add	r3, r0, r7
   17b64:	mov	r2, #30
   17b68:	strb	r2, [r0, r7]
   17b6c:	mov	r2, #3
   17b70:	strb	r2, [r3, #1]
   17b74:	ldr	r0, [sp, #40]	; 0x28
   17b78:	ldr	r7, [sp, #44]	; 0x2c
   17b7c:	cmp	r0, #0
   17b80:	add	r7, r7, #2
   17b84:	str	r7, [sp, #44]	; 0x2c
   17b88:	beq	18764 <ftello64@plt+0x7280>
   17b8c:	ldr	r1, [sp, #48]	; 0x30
   17b90:	sub	r3, r1, #3
   17b94:	cmp	r7, r3
   17b98:	bhi	18194 <ftello64@plt+0x6cb0>
   17b9c:	add	r3, r0, r7
   17ba0:	mov	r2, #45	; 0x2d
   17ba4:	strb	r2, [r0, r7]
   17ba8:	mov	r2, #0
   17bac:	strb	r2, [r3, #1]
   17bb0:	ldr	r0, [sp, #40]	; 0x28
   17bb4:	ldr	r8, [sp, #44]	; 0x2c
   17bb8:	cmp	r0, r2
   17bbc:	ldr	r7, [r5]
   17bc0:	add	r8, r8, #2
   17bc4:	str	r8, [sp, #44]	; 0x2c
   17bc8:	beq	18704 <ftello64@plt+0x7220>
   17bcc:	ldr	r1, [sp, #48]	; 0x30
   17bd0:	sub	r3, r1, #5
   17bd4:	cmp	r8, r3
   17bd8:	bhi	18234 <ftello64@plt+0x6d50>
   17bdc:	add	r3, r0, r8
   17be0:	lsr	r2, r7, #16
   17be4:	strb	r7, [r0, r8]
   17be8:	ubfx	r7, r7, #8, #8
   17bec:	strb	r2, [r3, #2]
   17bf0:	lsr	r2, r2, #8
   17bf4:	strb	r7, [r3, #1]
   17bf8:	movw	r9, #21304	; 0x5338
   17bfc:	strb	r2, [r3, #3]
   17c00:	movt	r9, #3
   17c04:	ldr	r0, [sp, #40]	; 0x28
   17c08:	ldr	r8, [sp, #44]	; 0x2c
   17c0c:	cmp	r0, #0
   17c10:	ldr	r7, [r9]
   17c14:	add	r8, r8, #4
   17c18:	str	r8, [sp, #44]	; 0x2c
   17c1c:	beq	1863c <ftello64@plt+0x7158>
   17c20:	ldr	r1, [sp, #48]	; 0x30
   17c24:	sub	r3, r1, #5
   17c28:	cmp	r8, r3
   17c2c:	bhi	18214 <ftello64@plt+0x6d30>
   17c30:	mov	r1, r8
   17c34:	add	r3, r0, r1
   17c38:	lsr	r2, r7, #16
   17c3c:	strb	r7, [r0, r1]
   17c40:	movw	r8, #28040	; 0x6d88
   17c44:	strb	r2, [r3, #2]
   17c48:	ubfx	r7, r7, #8, #8
   17c4c:	lsr	r2, r2, #8
   17c50:	strb	r7, [r3, #1]
   17c54:	strb	r2, [r3, #3]
   17c58:	movt	r8, #3
   17c5c:	ldr	ip, [sp, #44]	; 0x2c
   17c60:	add	r7, sp, #48	; 0x30
   17c64:	ldrd	r0, [r8]
   17c68:	add	r2, sp, #40	; 0x28
   17c6c:	add	r3, sp, #44	; 0x2c
   17c70:	str	r7, [sp]
   17c74:	add	ip, ip, #4
   17c78:	str	ip, [sp, #44]	; 0x2c
   17c7c:	bl	12618 <ftello64@plt+0x1134>
   17c80:	ldrd	r0, [sp, #24]
   17c84:	add	r2, sp, #40	; 0x28
   17c88:	add	r3, sp, #44	; 0x2c
   17c8c:	str	r7, [sp]
   17c90:	bl	12618 <ftello64@plt+0x1134>
   17c94:	ldrd	r0, [sp, #16]
   17c98:	add	r2, sp, #40	; 0x28
   17c9c:	add	r3, sp, #44	; 0x2c
   17ca0:	str	r7, [sp]
   17ca4:	bl	12618 <ftello64@plt+0x1134>
   17ca8:	movw	r1, #28048	; 0x6d90
   17cac:	movt	r1, #3
   17cb0:	str	r7, [sp]
   17cb4:	add	r2, sp, #40	; 0x28
   17cb8:	add	r3, sp, #44	; 0x2c
   17cbc:	ldrd	r0, [r1]
   17cc0:	bl	12618 <ftello64@plt+0x1134>
   17cc4:	ldr	r0, [sp, #40]	; 0x28
   17cc8:	cmp	r0, #0
   17ccc:	beq	18794 <ftello64@plt+0x72b0>
   17cd0:	ldr	r1, [sp, #48]	; 0x30
   17cd4:	ldr	r2, [sp, #44]	; 0x2c
   17cd8:	sub	r3, r1, #5
   17cdc:	cmp	r2, r3
   17ce0:	bhi	181f4 <ftello64@plt+0x6d10>
   17ce4:	add	r3, r0, r2
   17ce8:	mov	r1, #80	; 0x50
   17cec:	strb	r1, [r0, r2]
   17cf0:	mov	r2, #6
   17cf4:	mov	r1, #75	; 0x4b
   17cf8:	strb	r2, [r3, #2]
   17cfc:	strb	r1, [r3, #1]
   17d00:	mov	r2, #7
   17d04:	strb	r2, [r3, #3]
   17d08:	ldr	r0, [sp, #40]	; 0x28
   17d0c:	ldr	r3, [sp, #44]	; 0x2c
   17d10:	cmp	r0, #0
   17d14:	ldr	fp, [fp]
   17d18:	add	r3, r3, #4
   17d1c:	str	r3, [sp, #44]	; 0x2c
   17d20:	beq	1866c <ftello64@plt+0x7188>
   17d24:	ldr	r1, [sp, #48]	; 0x30
   17d28:	sub	r2, r1, #5
   17d2c:	cmp	r3, r2
   17d30:	bhi	181d4 <ftello64@plt+0x6cf0>
   17d34:	mov	r2, r3
   17d38:	add	r3, r0, r2
   17d3c:	lsr	r1, fp, #16
   17d40:	strb	fp, [r0, r2]
   17d44:	ubfx	fp, fp, #8, #8
   17d48:	strb	r1, [r3, #2]
   17d4c:	lsr	r1, r1, #8
   17d50:	strb	fp, [r3, #1]
   17d54:	add	r2, sp, #40	; 0x28
   17d58:	strb	r1, [r3, #3]
   17d5c:	add	r3, sp, #44	; 0x2c
   17d60:	ldr	ip, [sp, #44]	; 0x2c
   17d64:	ldrd	r0, [sl]
   17d68:	str	r7, [sp]
   17d6c:	add	ip, ip, #4
   17d70:	str	ip, [sp, #44]	; 0x2c
   17d74:	bl	12618 <ftello64@plt+0x1134>
   17d78:	ldr	r0, [sp, #40]	; 0x28
   17d7c:	ldr	r7, [r5]
   17d80:	cmp	r0, #0
   17d84:	add	r7, r7, #1
   17d88:	beq	186d4 <ftello64@plt+0x71f0>
   17d8c:	ldr	r3, [sp, #48]	; 0x30
   17d90:	ldr	r1, [sp, #44]	; 0x2c
   17d94:	sub	r2, r3, #5
   17d98:	cmp	r1, r2
   17d9c:	bhi	18154 <ftello64@plt+0x6c70>
   17da0:	add	r3, r0, r1
   17da4:	lsr	r2, r7, #16
   17da8:	strb	r7, [r0, r1]
   17dac:	ubfx	r7, r7, #8, #8
   17db0:	strb	r2, [r3, #2]
   17db4:	lsr	r2, r2, #8
   17db8:	strb	r7, [r3, #1]
   17dbc:	strb	r2, [r3, #3]
   17dc0:	ldr	r3, [sp, #44]	; 0x2c
   17dc4:	ldr	r0, [sp, #40]	; 0x28
   17dc8:	add	r3, r3, #4
   17dcc:	str	r3, [sp, #44]	; 0x2c
   17dd0:	cmp	r0, #0
   17dd4:	moveq	r7, r3
   17dd8:	beq	18124 <ftello64@plt+0x6c40>
   17ddc:	ldr	r1, [sp, #48]	; 0x30
   17de0:	sub	r2, r1, #5
   17de4:	cmp	r3, r2
   17de8:	movls	r7, r3
   17dec:	bhi	18380 <ftello64@plt+0x6e9c>
   17df0:	add	r3, r0, r7
   17df4:	mov	r2, #80	; 0x50
   17df8:	mov	r1, #75	; 0x4b
   17dfc:	strb	r2, [r0, r7]
   17e00:	strb	r1, [r3, #1]
   17e04:	mov	r2, #5
   17e08:	strb	r2, [r3, #2]
   17e0c:	mov	r2, #6
   17e10:	strb	r2, [r3, #3]
   17e14:	movw	r3, #65534	; 0xfffe
   17e18:	ldr	r7, [r5]
   17e1c:	ldr	r5, [sp, #44]	; 0x2c
   17e20:	cmp	r7, r3
   17e24:	ldr	r0, [sp, #40]	; 0x28
   17e28:	add	r5, r5, #4
   17e2c:	str	r5, [sp, #44]	; 0x2c
   17e30:	bhi	17e70 <ftello64@plt+0x698c>
   17e34:	cmp	r0, #0
   17e38:	uxth	sl, r7
   17e3c:	beq	187f4 <ftello64@plt+0x7310>
   17e40:	ldr	r1, [sp, #48]	; 0x30
   17e44:	sub	r3, r1, #3
   17e48:	cmp	r5, r3
   17e4c:	bhi	184e0 <ftello64@plt+0x6ffc>
   17e50:	add	r3, r0, r5
   17e54:	strb	r7, [r0, r5]
   17e58:	lsr	sl, sl, #8
   17e5c:	strb	sl, [r3, #1]
   17e60:	ldr	r5, [sp, #44]	; 0x2c
   17e64:	add	r5, r5, #2
   17e68:	str	r5, [sp, #44]	; 0x2c
   17e6c:	b	17ea4 <ftello64@plt+0x69c0>
   17e70:	cmp	r0, #0
   17e74:	beq	18824 <ftello64@plt+0x7340>
   17e78:	ldr	r1, [sp, #48]	; 0x30
   17e7c:	sub	r3, r1, #3
   17e80:	cmp	r5, r3
   17e84:	bhi	185e0 <ftello64@plt+0x70fc>
   17e88:	add	r2, r0, r5
   17e8c:	mvn	r3, #0
   17e90:	strb	r3, [r0, r5]
   17e94:	strb	r3, [r2, #1]
   17e98:	ldr	r5, [sp, #44]	; 0x2c
   17e9c:	add	r5, r5, #2
   17ea0:	str	r5, [sp, #44]	; 0x2c
   17ea4:	ldr	r2, [r9]
   17ea8:	movw	r3, #21304	; 0x5338
   17eac:	movt	r3, #3
   17eb0:	cmn	r2, #1
   17eb4:	moveq	r9, #0
   17eb8:	streq	r9, [r3]
   17ebc:	moveq	r7, r9
   17ec0:	beq	18328 <ftello64@plt+0x6e44>
   17ec4:	movw	r3, #65534	; 0xfffe
   17ec8:	cmp	r2, r3
   17ecc:	bls	18320 <ftello64@plt+0x6e3c>
   17ed0:	ldr	r0, [sp, #40]	; 0x28
   17ed4:	cmp	r0, #0
   17ed8:	beq	188e4 <ftello64@plt+0x7400>
   17edc:	ldr	r1, [sp, #48]	; 0x30
   17ee0:	sub	r3, r1, #3
   17ee4:	cmp	r3, r5
   17ee8:	bcc	185c0 <ftello64@plt+0x70dc>
   17eec:	add	r2, r0, r5
   17ef0:	mvn	r3, #0
   17ef4:	strb	r3, [r0, r5]
   17ef8:	strb	r3, [r2, #1]
   17efc:	ldr	r5, [sp, #44]	; 0x2c
   17f00:	add	r5, r5, #2
   17f04:	str	r5, [sp, #44]	; 0x2c
   17f08:	ldrd	r8, [r8]
   17f0c:	movw	r2, #65534	; 0xfffe
   17f10:	mov	r3, #0
   17f14:	ldr	r0, [sp, #40]	; 0x28
   17f18:	cmp	r9, r3
   17f1c:	cmpeq	r8, r2
   17f20:	bhi	182e8 <ftello64@plt+0x6e04>
   17f24:	cmp	r0, #0
   17f28:	uxth	r7, r8
   17f2c:	beq	18854 <ftello64@plt+0x7370>
   17f30:	ldr	r1, [sp, #48]	; 0x30
   17f34:	sub	r3, r1, #3
   17f38:	cmp	r3, r5
   17f3c:	bcc	185a0 <ftello64@plt+0x70bc>
   17f40:	add	r3, r0, r5
   17f44:	strb	r8, [r0, r5]
   17f48:	lsr	r7, r7, #8
   17f4c:	strb	r7, [r3, #1]
   17f50:	ldr	r5, [sp, #44]	; 0x2c
   17f54:	add	r5, r5, #2
   17f58:	str	r5, [sp, #44]	; 0x2c
   17f5c:	movw	r1, #28032	; 0x6d80
   17f60:	movt	r1, #3
   17f64:	movw	r2, #65534	; 0xfffe
   17f68:	mov	r3, #0
   17f6c:	ldrd	r8, [r1]
   17f70:	ldr	r0, [sp, #40]	; 0x28
   17f74:	cmp	r9, r3
   17f78:	cmpeq	r8, r2
   17f7c:	bhi	18254 <ftello64@plt+0x6d70>
   17f80:	cmp	r0, #0
   17f84:	uxth	r7, r8
   17f88:	beq	18884 <ftello64@plt+0x73a0>
   17f8c:	ldr	r1, [sp, #48]	; 0x30
   17f90:	sub	r3, r1, #3
   17f94:	cmp	r3, r5
   17f98:	bcc	18580 <ftello64@plt+0x709c>
   17f9c:	add	r3, r0, r5
   17fa0:	strb	r8, [r0, r5]
   17fa4:	ldr	r8, [sp, #32]
   17fa8:	lsr	r7, r7, #8
   17fac:	strb	r7, [r3, #1]
   17fb0:	ldr	r5, [sp, #44]	; 0x2c
   17fb4:	cmp	r8, #0
   17fb8:	ldr	r0, [sp, #40]	; 0x28
   17fbc:	add	r5, r5, #2
   17fc0:	str	r5, [sp, #44]	; 0x2c
   17fc4:	beq	18298 <ftello64@plt+0x6db4>
   17fc8:	cmp	r0, #0
   17fcc:	beq	189a4 <ftello64@plt+0x74c0>
   17fd0:	ldr	r1, [sp, #48]	; 0x30
   17fd4:	sub	r3, r1, #5
   17fd8:	cmp	r3, r5
   17fdc:	bcc	18560 <ftello64@plt+0x707c>
   17fe0:	add	r2, r0, r5
   17fe4:	mvn	r3, #0
   17fe8:	strb	r3, [r0, r5]
   17fec:	strb	r3, [r2, #1]
   17ff0:	strb	r3, [r2, #2]
   17ff4:	strb	r3, [r2, #3]
   17ff8:	ldr	r5, [sp, #44]	; 0x2c
   17ffc:	add	r5, r5, #4
   18000:	str	r5, [sp, #44]	; 0x2c
   18004:	movw	r3, #21324	; 0x534c
   18008:	movt	r3, #3
   1800c:	ldr	r0, [sp, #40]	; 0x28
   18010:	ldr	r3, [r3]
   18014:	cmp	r3, #1
   18018:	beq	1803c <ftello64@plt+0x6b58>
   1801c:	movw	r1, #28048	; 0x6d90
   18020:	movt	r1, #3
   18024:	mvn	r2, #0
   18028:	mov	r3, #0
   1802c:	ldrd	r8, [r1]
   18030:	cmp	r9, r3
   18034:	cmpeq	r8, r2
   18038:	bls	18438 <ftello64@plt+0x6f54>
   1803c:	cmp	r0, #0
   18040:	beq	187c4 <ftello64@plt+0x72e0>
   18044:	ldr	r1, [sp, #48]	; 0x30
   18048:	sub	r3, r1, #5
   1804c:	cmp	r3, r5
   18050:	bcc	18418 <ftello64@plt+0x6f34>
   18054:	add	r2, r0, r5
   18058:	mvn	r3, #0
   1805c:	strb	r3, [r0, r5]
   18060:	strb	r3, [r2, #1]
   18064:	strb	r3, [r2, #2]
   18068:	strb	r3, [r2, #3]
   1806c:	ldr	r5, [sp, #44]	; 0x2c
   18070:	add	r5, r5, #4
   18074:	str	r5, [sp, #44]	; 0x2c
   18078:	ldr	r0, [sp, #40]	; 0x28
   1807c:	uxth	r7, r4
   18080:	cmp	r0, #0
   18084:	beq	1860c <ftello64@plt+0x7128>
   18088:	ldr	r1, [sp, #48]	; 0x30
   1808c:	sub	r3, r1, #3
   18090:	cmp	r3, r5
   18094:	bcc	18360 <ftello64@plt+0x6e7c>
   18098:	add	r3, r0, r5
   1809c:	strb	r4, [r0, r5]
   180a0:	lsr	r7, r7, #8
   180a4:	cmp	r4, #0
   180a8:	strb	r7, [r3, #1]
   180ac:	ldr	r2, [sp, #44]	; 0x2c
   180b0:	add	r5, r2, #2
   180b4:	str	r5, [sp, #44]	; 0x2c
   180b8:	bne	183a0 <ftello64@plt+0x6ebc>
   180bc:	mov	r2, r5
   180c0:	mov	r3, #3
   180c4:	ldr	r0, [sp, #40]	; 0x28
   180c8:	mov	r1, #1
   180cc:	bl	1b028 <ftello64@plt+0x9b44>
   180d0:	ldr	r3, [sp, #44]	; 0x2c
   180d4:	cmp	r0, r3
   180d8:	ldr	r0, [sp, #40]	; 0x28
   180dc:	beq	18600 <ftello64@plt+0x711c>
   180e0:	bl	111f0 <free@plt>
   180e4:	mov	r0, #10
   180e8:	ldr	r2, [sp, #52]	; 0x34
   180ec:	ldr	r3, [r6]
   180f0:	cmp	r2, r3
   180f4:	bne	18a50 <ftello64@plt+0x756c>
   180f8:	add	sp, sp, #60	; 0x3c
   180fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18100:	movw	r3, #28164	; 0x6e04
   18104:	movt	r3, #3
   18108:	ldr	r7, [r3]
   1810c:	cmp	r7, ip
   18110:	bne	17aa8 <ftello64@plt+0x65c4>
   18114:	movw	r9, #21304	; 0x5338
   18118:	movw	r8, #28040	; 0x6d88
   1811c:	movt	r9, #3
   18120:	movt	r8, #3
   18124:	mov	r0, #1024	; 0x400
   18128:	str	r0, [sp, #48]	; 0x30
   1812c:	bl	11310 <malloc@plt>
   18130:	cmp	r0, #0
   18134:	str	r0, [sp, #40]	; 0x28
   18138:	bne	17df0 <ftello64@plt+0x690c>
   1813c:	mov	r0, #4
   18140:	movw	r1, #12688	; 0x3190
   18144:	movt	r1, #2
   18148:	bl	12268 <ftello64@plt+0xd84>
   1814c:	ldr	r0, [sp, #40]	; 0x28
   18150:	b	18398 <ftello64@plt+0x6eb4>
   18154:	add	r1, r3, #1024	; 0x400
   18158:	str	r1, [sp, #48]	; 0x30
   1815c:	bl	11274 <realloc@plt>
   18160:	cmp	r0, #0
   18164:	str	r0, [sp, #40]	; 0x28
   18168:	beq	186ec <ftello64@plt+0x7208>
   1816c:	ldr	r1, [sp, #44]	; 0x2c
   18170:	b	17da0 <ftello64@plt+0x68bc>
   18174:	add	r1, r1, #1024	; 0x400
   18178:	str	r1, [sp, #48]	; 0x30
   1817c:	bl	11274 <realloc@plt>
   18180:	cmp	r0, #0
   18184:	str	r0, [sp, #40]	; 0x28
   18188:	beq	186bc <ftello64@plt+0x71d8>
   1818c:	ldr	r7, [sp, #44]	; 0x2c
   18190:	b	17b0c <ftello64@plt+0x6628>
   18194:	add	r1, r1, #1024	; 0x400
   18198:	str	r1, [sp, #48]	; 0x30
   1819c:	bl	11274 <realloc@plt>
   181a0:	cmp	r0, #0
   181a4:	str	r0, [sp, #40]	; 0x28
   181a8:	beq	1877c <ftello64@plt+0x7298>
   181ac:	ldr	r7, [sp, #44]	; 0x2c
   181b0:	b	17b9c <ftello64@plt+0x66b8>
   181b4:	add	r1, r1, #1024	; 0x400
   181b8:	str	r1, [sp, #48]	; 0x30
   181bc:	bl	11274 <realloc@plt>
   181c0:	cmp	r0, #0
   181c4:	str	r0, [sp, #40]	; 0x28
   181c8:	beq	1874c <ftello64@plt+0x7268>
   181cc:	ldr	r7, [sp, #44]	; 0x2c
   181d0:	b	17b60 <ftello64@plt+0x667c>
   181d4:	add	r1, r1, #1024	; 0x400
   181d8:	str	r1, [sp, #48]	; 0x30
   181dc:	bl	11274 <realloc@plt>
   181e0:	cmp	r0, #0
   181e4:	str	r0, [sp, #40]	; 0x28
   181e8:	beq	1868c <ftello64@plt+0x71a8>
   181ec:	ldr	r2, [sp, #44]	; 0x2c
   181f0:	b	17d38 <ftello64@plt+0x6854>
   181f4:	add	r1, r1, #1024	; 0x400
   181f8:	str	r1, [sp, #48]	; 0x30
   181fc:	bl	11274 <realloc@plt>
   18200:	cmp	r0, #0
   18204:	str	r0, [sp, #40]	; 0x28
   18208:	beq	187ac <ftello64@plt+0x72c8>
   1820c:	ldr	r2, [sp, #44]	; 0x2c
   18210:	b	17ce4 <ftello64@plt+0x6800>
   18214:	add	r1, r1, #1024	; 0x400
   18218:	str	r1, [sp, #48]	; 0x30
   1821c:	bl	11274 <realloc@plt>
   18220:	cmp	r0, #0
   18224:	str	r0, [sp, #40]	; 0x28
   18228:	beq	18654 <ftello64@plt+0x7170>
   1822c:	ldr	r1, [sp, #44]	; 0x2c
   18230:	b	17c34 <ftello64@plt+0x6750>
   18234:	add	r1, r1, #1024	; 0x400
   18238:	str	r1, [sp, #48]	; 0x30
   1823c:	bl	11274 <realloc@plt>
   18240:	cmp	r0, #0
   18244:	str	r0, [sp, #40]	; 0x28
   18248:	beq	1871c <ftello64@plt+0x7238>
   1824c:	ldr	r8, [sp, #44]	; 0x2c
   18250:	b	17bdc <ftello64@plt+0x66f8>
   18254:	cmp	r0, #0
   18258:	beq	18974 <ftello64@plt+0x7490>
   1825c:	ldr	r1, [sp, #48]	; 0x30
   18260:	sub	r3, r1, #3
   18264:	cmp	r3, r5
   18268:	bcc	18500 <ftello64@plt+0x701c>
   1826c:	add	r2, r0, r5
   18270:	ldr	r8, [sp, #32]
   18274:	mvn	r3, #0
   18278:	strb	r3, [r0, r5]
   1827c:	strb	r3, [r2, #1]
   18280:	cmp	r8, #0
   18284:	ldr	r5, [sp, #44]	; 0x2c
   18288:	ldr	r0, [sp, #40]	; 0x28
   1828c:	add	r5, r5, #2
   18290:	str	r5, [sp, #44]	; 0x2c
   18294:	bne	17fc8 <ftello64@plt+0x6ae4>
   18298:	cmp	r0, #0
   1829c:	beq	188b4 <ftello64@plt+0x73d0>
   182a0:	ldr	r1, [sp, #48]	; 0x30
   182a4:	sub	r3, r1, #5
   182a8:	cmp	r3, r5
   182ac:	bcc	184c0 <ftello64@plt+0x6fdc>
   182b0:	ldr	r9, [sp, #16]
   182b4:	add	r3, r0, r5
   182b8:	ldrb	ip, [sp, #16]
   182bc:	ubfx	r1, r9, #8, #8
   182c0:	lsr	r2, r9, #16
   182c4:	strb	ip, [r0, r5]
   182c8:	strb	r2, [r3, #2]
   182cc:	lsr	r2, r2, #8
   182d0:	strb	r1, [r3, #1]
   182d4:	strb	r2, [r3, #3]
   182d8:	ldr	r5, [sp, #44]	; 0x2c
   182dc:	add	r5, r5, #4
   182e0:	str	r5, [sp, #44]	; 0x2c
   182e4:	b	18004 <ftello64@plt+0x6b20>
   182e8:	cmp	r0, #0
   182ec:	beq	18914 <ftello64@plt+0x7430>
   182f0:	ldr	r1, [sp, #48]	; 0x30
   182f4:	sub	r3, r1, #3
   182f8:	cmp	r3, r5
   182fc:	bcc	18540 <ftello64@plt+0x705c>
   18300:	add	r2, r0, r5
   18304:	mvn	r3, #0
   18308:	strb	r3, [r0, r5]
   1830c:	strb	r3, [r2, #1]
   18310:	ldr	r5, [sp, #44]	; 0x2c
   18314:	add	r5, r5, #2
   18318:	str	r5, [sp, #44]	; 0x2c
   1831c:	b	17f5c <ftello64@plt+0x6a78>
   18320:	uxtb	r7, r2
   18324:	ubfx	r9, r2, #8, #8
   18328:	ldr	r0, [sp, #40]	; 0x28
   1832c:	cmp	r0, #0
   18330:	beq	18944 <ftello64@plt+0x7460>
   18334:	ldr	r1, [sp, #48]	; 0x30
   18338:	sub	r3, r1, #3
   1833c:	cmp	r3, r5
   18340:	bcc	18520 <ftello64@plt+0x703c>
   18344:	add	r3, r0, r5
   18348:	strb	r7, [r0, r5]
   1834c:	strb	r9, [r3, #1]
   18350:	ldr	r5, [sp, #44]	; 0x2c
   18354:	add	r5, r5, #2
   18358:	str	r5, [sp, #44]	; 0x2c
   1835c:	b	17f08 <ftello64@plt+0x6a24>
   18360:	add	r1, r1, #1024	; 0x400
   18364:	str	r1, [sp, #48]	; 0x30
   18368:	bl	11274 <realloc@plt>
   1836c:	cmp	r0, #0
   18370:	str	r0, [sp, #40]	; 0x28
   18374:	beq	18624 <ftello64@plt+0x7140>
   18378:	ldr	r5, [sp, #44]	; 0x2c
   1837c:	b	18098 <ftello64@plt+0x6bb4>
   18380:	add	r1, r1, #1024	; 0x400
   18384:	str	r1, [sp, #48]	; 0x30
   18388:	bl	11274 <realloc@plt>
   1838c:	cmp	r0, #0
   18390:	str	r0, [sp, #40]	; 0x28
   18394:	beq	1813c <ftello64@plt+0x6c58>
   18398:	ldr	r7, [sp, #44]	; 0x2c
   1839c:	b	17df0 <ftello64@plt+0x690c>
   183a0:	ldr	r8, [sp, #36]	; 0x24
   183a4:	cmp	r8, #0
   183a8:	beq	180bc <ftello64@plt+0x6bd8>
   183ac:	ldr	r0, [sp, #40]	; 0x28
   183b0:	cmp	r4, #1024	; 0x400
   183b4:	movcs	r1, r4
   183b8:	movcc	r1, #1024	; 0x400
   183bc:	cmp	r0, #0
   183c0:	beq	189d4 <ftello64@plt+0x74f0>
   183c4:	ldr	r3, [sp, #48]	; 0x30
   183c8:	add	lr, r4, r5
   183cc:	sub	ip, r3, #1
   183d0:	cmp	lr, ip
   183d4:	bhi	184a0 <ftello64@plt+0x6fbc>
   183d8:	mov	r2, r5
   183dc:	mov	r3, #0
   183e0:	ldr	ip, [sp, #36]	; 0x24
   183e4:	b	183f0 <ftello64@plt+0x6f0c>
   183e8:	ldr	r0, [sp, #40]	; 0x28
   183ec:	ldr	r2, [sp, #44]	; 0x2c
   183f0:	add	r0, r0, r3
   183f4:	ldrb	r1, [ip, r3]
   183f8:	add	r3, r3, #1
   183fc:	cmp	r3, r4
   18400:	strb	r1, [r0, r2]
   18404:	bne	183e8 <ftello64@plt+0x6f04>
   18408:	ldr	r2, [sp, #44]	; 0x2c
   1840c:	add	r2, r3, r2
   18410:	str	r2, [sp, #44]	; 0x2c
   18414:	b	180c0 <ftello64@plt+0x6bdc>
   18418:	add	r1, r1, #1024	; 0x400
   1841c:	str	r1, [sp, #48]	; 0x30
   18420:	bl	11274 <realloc@plt>
   18424:	cmp	r0, #0
   18428:	str	r0, [sp, #40]	; 0x28
   1842c:	beq	187dc <ftello64@plt+0x72f8>
   18430:	ldr	r5, [sp, #44]	; 0x2c
   18434:	b	18054 <ftello64@plt+0x6b70>
   18438:	cmp	r0, #0
   1843c:	beq	18a04 <ftello64@plt+0x7520>
   18440:	ldr	r1, [sp, #48]	; 0x30
   18444:	sub	r3, r1, #5
   18448:	cmp	r3, r5
   1844c:	bcc	18480 <ftello64@plt+0x6f9c>
   18450:	add	r3, r0, r5
   18454:	lsr	r2, r8, #16
   18458:	strb	r8, [r0, r5]
   1845c:	ubfx	r8, r8, #8, #8
   18460:	strb	r2, [r3, #2]
   18464:	lsr	r2, r2, #8
   18468:	strb	r8, [r3, #1]
   1846c:	strb	r2, [r3, #3]
   18470:	ldr	r5, [sp, #44]	; 0x2c
   18474:	add	r5, r5, #4
   18478:	str	r5, [sp, #44]	; 0x2c
   1847c:	b	18078 <ftello64@plt+0x6b94>
   18480:	add	r1, r1, #1024	; 0x400
   18484:	str	r1, [sp, #48]	; 0x30
   18488:	bl	11274 <realloc@plt>
   1848c:	cmp	r0, #0
   18490:	str	r0, [sp, #40]	; 0x28
   18494:	beq	18a1c <ftello64@plt+0x7538>
   18498:	ldr	r5, [sp, #44]	; 0x2c
   1849c:	b	18450 <ftello64@plt+0x6f6c>
   184a0:	add	r1, r1, r3
   184a4:	str	r1, [sp, #48]	; 0x30
   184a8:	bl	11274 <realloc@plt>
   184ac:	cmp	r0, #0
   184b0:	str	r0, [sp, #40]	; 0x28
   184b4:	beq	189ec <ftello64@plt+0x7508>
   184b8:	ldr	r2, [sp, #44]	; 0x2c
   184bc:	b	183dc <ftello64@plt+0x6ef8>
   184c0:	add	r1, r1, #1024	; 0x400
   184c4:	str	r1, [sp, #48]	; 0x30
   184c8:	bl	11274 <realloc@plt>
   184cc:	cmp	r0, #0
   184d0:	str	r0, [sp, #40]	; 0x28
   184d4:	beq	188cc <ftello64@plt+0x73e8>
   184d8:	ldr	r5, [sp, #44]	; 0x2c
   184dc:	b	182b0 <ftello64@plt+0x6dcc>
   184e0:	add	r1, r1, #1024	; 0x400
   184e4:	str	r1, [sp, #48]	; 0x30
   184e8:	bl	11274 <realloc@plt>
   184ec:	cmp	r0, #0
   184f0:	str	r0, [sp, #40]	; 0x28
   184f4:	beq	1880c <ftello64@plt+0x7328>
   184f8:	ldr	r5, [sp, #44]	; 0x2c
   184fc:	b	17e50 <ftello64@plt+0x696c>
   18500:	add	r1, r1, #1024	; 0x400
   18504:	str	r1, [sp, #48]	; 0x30
   18508:	bl	11274 <realloc@plt>
   1850c:	cmp	r0, #0
   18510:	str	r0, [sp, #40]	; 0x28
   18514:	beq	1898c <ftello64@plt+0x74a8>
   18518:	ldr	r5, [sp, #44]	; 0x2c
   1851c:	b	1826c <ftello64@plt+0x6d88>
   18520:	add	r1, r1, #1024	; 0x400
   18524:	str	r1, [sp, #48]	; 0x30
   18528:	bl	11274 <realloc@plt>
   1852c:	cmp	r0, #0
   18530:	str	r0, [sp, #40]	; 0x28
   18534:	beq	1895c <ftello64@plt+0x7478>
   18538:	ldr	r5, [sp, #44]	; 0x2c
   1853c:	b	18344 <ftello64@plt+0x6e60>
   18540:	add	r1, r1, #1024	; 0x400
   18544:	str	r1, [sp, #48]	; 0x30
   18548:	bl	11274 <realloc@plt>
   1854c:	cmp	r0, #0
   18550:	str	r0, [sp, #40]	; 0x28
   18554:	beq	1892c <ftello64@plt+0x7448>
   18558:	ldr	r5, [sp, #44]	; 0x2c
   1855c:	b	18300 <ftello64@plt+0x6e1c>
   18560:	add	r1, r1, #1024	; 0x400
   18564:	str	r1, [sp, #48]	; 0x30
   18568:	bl	11274 <realloc@plt>
   1856c:	cmp	r0, #0
   18570:	str	r0, [sp, #40]	; 0x28
   18574:	beq	189bc <ftello64@plt+0x74d8>
   18578:	ldr	r5, [sp, #44]	; 0x2c
   1857c:	b	17fe0 <ftello64@plt+0x6afc>
   18580:	add	r1, r1, #1024	; 0x400
   18584:	str	r1, [sp, #48]	; 0x30
   18588:	bl	11274 <realloc@plt>
   1858c:	cmp	r0, #0
   18590:	str	r0, [sp, #40]	; 0x28
   18594:	beq	1889c <ftello64@plt+0x73b8>
   18598:	ldr	r5, [sp, #44]	; 0x2c
   1859c:	b	17f9c <ftello64@plt+0x6ab8>
   185a0:	add	r1, r1, #1024	; 0x400
   185a4:	str	r1, [sp, #48]	; 0x30
   185a8:	bl	11274 <realloc@plt>
   185ac:	cmp	r0, #0
   185b0:	str	r0, [sp, #40]	; 0x28
   185b4:	beq	1886c <ftello64@plt+0x7388>
   185b8:	ldr	r5, [sp, #44]	; 0x2c
   185bc:	b	17f40 <ftello64@plt+0x6a5c>
   185c0:	add	r1, r1, #1024	; 0x400
   185c4:	str	r1, [sp, #48]	; 0x30
   185c8:	bl	11274 <realloc@plt>
   185cc:	cmp	r0, #0
   185d0:	str	r0, [sp, #40]	; 0x28
   185d4:	beq	188fc <ftello64@plt+0x7418>
   185d8:	ldr	r5, [sp, #44]	; 0x2c
   185dc:	b	17eec <ftello64@plt+0x6a08>
   185e0:	add	r1, r1, #1024	; 0x400
   185e4:	str	r1, [sp, #48]	; 0x30
   185e8:	bl	11274 <realloc@plt>
   185ec:	cmp	r0, #0
   185f0:	str	r0, [sp, #40]	; 0x28
   185f4:	beq	1883c <ftello64@plt+0x7358>
   185f8:	ldr	r5, [sp, #44]	; 0x2c
   185fc:	b	17e88 <ftello64@plt+0x69a4>
   18600:	bl	111f0 <free@plt>
   18604:	mov	r0, #0
   18608:	b	180e8 <ftello64@plt+0x6c04>
   1860c:	mov	r0, #1024	; 0x400
   18610:	str	r0, [sp, #48]	; 0x30
   18614:	bl	11310 <malloc@plt>
   18618:	cmp	r0, #0
   1861c:	str	r0, [sp, #40]	; 0x28
   18620:	bne	18098 <ftello64@plt+0x6bb4>
   18624:	mov	r0, #4
   18628:	movw	r1, #12868	; 0x3244
   1862c:	movt	r1, #2
   18630:	bl	12268 <ftello64@plt+0xd84>
   18634:	ldr	r0, [sp, #40]	; 0x28
   18638:	b	18378 <ftello64@plt+0x6e94>
   1863c:	mov	r0, #1024	; 0x400
   18640:	str	r0, [sp, #48]	; 0x30
   18644:	bl	11310 <malloc@plt>
   18648:	cmp	r0, #0
   1864c:	str	r0, [sp, #40]	; 0x28
   18650:	bne	17c30 <ftello64@plt+0x674c>
   18654:	mov	r0, #4
   18658:	movw	r1, #12688	; 0x3190
   1865c:	movt	r1, #2
   18660:	bl	12268 <ftello64@plt+0xd84>
   18664:	ldr	r0, [sp, #40]	; 0x28
   18668:	b	1822c <ftello64@plt+0x6d48>
   1866c:	mov	r0, #1024	; 0x400
   18670:	str	r3, [sp, #12]
   18674:	str	r0, [sp, #48]	; 0x30
   18678:	bl	11310 <malloc@plt>
   1867c:	ldr	r3, [sp, #12]
   18680:	cmp	r0, #0
   18684:	str	r0, [sp, #40]	; 0x28
   18688:	bne	17d34 <ftello64@plt+0x6850>
   1868c:	mov	r0, #4
   18690:	movw	r1, #12688	; 0x3190
   18694:	movt	r1, #2
   18698:	bl	12268 <ftello64@plt+0xd84>
   1869c:	ldr	r0, [sp, #40]	; 0x28
   186a0:	b	181ec <ftello64@plt+0x6d08>
   186a4:	mov	r0, #1024	; 0x400
   186a8:	str	r0, [sp, #48]	; 0x30
   186ac:	bl	11310 <malloc@plt>
   186b0:	cmp	r0, #0
   186b4:	str	r0, [sp, #40]	; 0x28
   186b8:	bne	17b0c <ftello64@plt+0x6628>
   186bc:	mov	r0, #4
   186c0:	movw	r1, #9468	; 0x24fc
   186c4:	movt	r1, #2
   186c8:	bl	12268 <ftello64@plt+0xd84>
   186cc:	ldr	r0, [sp, #40]	; 0x28
   186d0:	b	1818c <ftello64@plt+0x6ca8>
   186d4:	mov	r0, #1024	; 0x400
   186d8:	str	r0, [sp, #48]	; 0x30
   186dc:	bl	11310 <malloc@plt>
   186e0:	cmp	r0, #0
   186e4:	str	r0, [sp, #40]	; 0x28
   186e8:	bne	1816c <ftello64@plt+0x6c88>
   186ec:	mov	r0, #4
   186f0:	movw	r1, #12688	; 0x3190
   186f4:	movt	r1, #2
   186f8:	bl	12268 <ftello64@plt+0xd84>
   186fc:	ldr	r0, [sp, #40]	; 0x28
   18700:	b	1816c <ftello64@plt+0x6c88>
   18704:	mov	r0, #1024	; 0x400
   18708:	str	r0, [sp, #48]	; 0x30
   1870c:	bl	11310 <malloc@plt>
   18710:	cmp	r0, #0
   18714:	str	r0, [sp, #40]	; 0x28
   18718:	bne	17bdc <ftello64@plt+0x66f8>
   1871c:	mov	r0, #4
   18720:	movw	r1, #12688	; 0x3190
   18724:	movt	r1, #2
   18728:	bl	12268 <ftello64@plt+0xd84>
   1872c:	ldr	r0, [sp, #40]	; 0x28
   18730:	b	1824c <ftello64@plt+0x6d68>
   18734:	mov	r0, #1024	; 0x400
   18738:	str	r0, [sp, #48]	; 0x30
   1873c:	bl	11310 <malloc@plt>
   18740:	cmp	r0, #0
   18744:	str	r0, [sp, #40]	; 0x28
   18748:	bne	17b60 <ftello64@plt+0x667c>
   1874c:	mov	r0, #4
   18750:	movw	r1, #12868	; 0x3244
   18754:	movt	r1, #2
   18758:	bl	12268 <ftello64@plt+0xd84>
   1875c:	ldr	r0, [sp, #40]	; 0x28
   18760:	b	181cc <ftello64@plt+0x6ce8>
   18764:	mov	r0, #1024	; 0x400
   18768:	str	r0, [sp, #48]	; 0x30
   1876c:	bl	11310 <malloc@plt>
   18770:	cmp	r0, #0
   18774:	str	r0, [sp, #40]	; 0x28
   18778:	bne	17b9c <ftello64@plt+0x66b8>
   1877c:	mov	r0, #4
   18780:	movw	r1, #12868	; 0x3244
   18784:	movt	r1, #2
   18788:	bl	12268 <ftello64@plt+0xd84>
   1878c:	ldr	r0, [sp, #40]	; 0x28
   18790:	b	181ac <ftello64@plt+0x6cc8>
   18794:	mov	r0, #1024	; 0x400
   18798:	str	r0, [sp, #48]	; 0x30
   1879c:	bl	11310 <malloc@plt>
   187a0:	cmp	r0, #0
   187a4:	str	r0, [sp, #40]	; 0x28
   187a8:	bne	1820c <ftello64@plt+0x6d28>
   187ac:	mov	r0, #4
   187b0:	movw	r1, #12688	; 0x3190
   187b4:	movt	r1, #2
   187b8:	bl	12268 <ftello64@plt+0xd84>
   187bc:	ldr	r0, [sp, #40]	; 0x28
   187c0:	b	1820c <ftello64@plt+0x6d28>
   187c4:	mov	r0, #1024	; 0x400
   187c8:	str	r0, [sp, #48]	; 0x30
   187cc:	bl	11310 <malloc@plt>
   187d0:	cmp	r0, #0
   187d4:	str	r0, [sp, #40]	; 0x28
   187d8:	bne	18054 <ftello64@plt+0x6b70>
   187dc:	mov	r0, #4
   187e0:	movw	r1, #12688	; 0x3190
   187e4:	movt	r1, #2
   187e8:	bl	12268 <ftello64@plt+0xd84>
   187ec:	ldr	r0, [sp, #40]	; 0x28
   187f0:	b	18430 <ftello64@plt+0x6f4c>
   187f4:	mov	r0, #1024	; 0x400
   187f8:	str	r0, [sp, #48]	; 0x30
   187fc:	bl	11310 <malloc@plt>
   18800:	cmp	r0, #0
   18804:	str	r0, [sp, #40]	; 0x28
   18808:	bne	17e50 <ftello64@plt+0x696c>
   1880c:	mov	r0, #4
   18810:	movw	r1, #12868	; 0x3244
   18814:	movt	r1, #2
   18818:	bl	12268 <ftello64@plt+0xd84>
   1881c:	ldr	r0, [sp, #40]	; 0x28
   18820:	b	184f8 <ftello64@plt+0x7014>
   18824:	mov	r0, #1024	; 0x400
   18828:	str	r0, [sp, #48]	; 0x30
   1882c:	bl	11310 <malloc@plt>
   18830:	cmp	r0, #0
   18834:	str	r0, [sp, #40]	; 0x28
   18838:	bne	17e88 <ftello64@plt+0x69a4>
   1883c:	mov	r0, #4
   18840:	movw	r1, #12868	; 0x3244
   18844:	movt	r1, #2
   18848:	bl	12268 <ftello64@plt+0xd84>
   1884c:	ldr	r0, [sp, #40]	; 0x28
   18850:	b	185f8 <ftello64@plt+0x7114>
   18854:	mov	r0, #1024	; 0x400
   18858:	str	r0, [sp, #48]	; 0x30
   1885c:	bl	11310 <malloc@plt>
   18860:	cmp	r0, #0
   18864:	str	r0, [sp, #40]	; 0x28
   18868:	bne	17f40 <ftello64@plt+0x6a5c>
   1886c:	mov	r0, #4
   18870:	movw	r1, #12868	; 0x3244
   18874:	movt	r1, #2
   18878:	bl	12268 <ftello64@plt+0xd84>
   1887c:	ldr	r0, [sp, #40]	; 0x28
   18880:	b	185b8 <ftello64@plt+0x70d4>
   18884:	mov	r0, #1024	; 0x400
   18888:	str	r0, [sp, #48]	; 0x30
   1888c:	bl	11310 <malloc@plt>
   18890:	cmp	r0, #0
   18894:	str	r0, [sp, #40]	; 0x28
   18898:	bne	17f9c <ftello64@plt+0x6ab8>
   1889c:	mov	r0, #4
   188a0:	movw	r1, #12868	; 0x3244
   188a4:	movt	r1, #2
   188a8:	bl	12268 <ftello64@plt+0xd84>
   188ac:	ldr	r0, [sp, #40]	; 0x28
   188b0:	b	18598 <ftello64@plt+0x70b4>
   188b4:	mov	r0, #1024	; 0x400
   188b8:	str	r0, [sp, #48]	; 0x30
   188bc:	bl	11310 <malloc@plt>
   188c0:	cmp	r0, #0
   188c4:	str	r0, [sp, #40]	; 0x28
   188c8:	bne	182b0 <ftello64@plt+0x6dcc>
   188cc:	mov	r0, #4
   188d0:	movw	r1, #12688	; 0x3190
   188d4:	movt	r1, #2
   188d8:	bl	12268 <ftello64@plt+0xd84>
   188dc:	ldr	r0, [sp, #40]	; 0x28
   188e0:	b	184d8 <ftello64@plt+0x6ff4>
   188e4:	mov	r0, #1024	; 0x400
   188e8:	str	r0, [sp, #48]	; 0x30
   188ec:	bl	11310 <malloc@plt>
   188f0:	cmp	r0, #0
   188f4:	str	r0, [sp, #40]	; 0x28
   188f8:	bne	17eec <ftello64@plt+0x6a08>
   188fc:	mov	r0, #4
   18900:	movw	r1, #12868	; 0x3244
   18904:	movt	r1, #2
   18908:	bl	12268 <ftello64@plt+0xd84>
   1890c:	ldr	r0, [sp, #40]	; 0x28
   18910:	b	185d8 <ftello64@plt+0x70f4>
   18914:	mov	r0, #1024	; 0x400
   18918:	str	r0, [sp, #48]	; 0x30
   1891c:	bl	11310 <malloc@plt>
   18920:	cmp	r0, #0
   18924:	str	r0, [sp, #40]	; 0x28
   18928:	bne	18300 <ftello64@plt+0x6e1c>
   1892c:	mov	r0, #4
   18930:	movw	r1, #12868	; 0x3244
   18934:	movt	r1, #2
   18938:	bl	12268 <ftello64@plt+0xd84>
   1893c:	ldr	r0, [sp, #40]	; 0x28
   18940:	b	18558 <ftello64@plt+0x7074>
   18944:	mov	r0, #1024	; 0x400
   18948:	str	r0, [sp, #48]	; 0x30
   1894c:	bl	11310 <malloc@plt>
   18950:	cmp	r0, #0
   18954:	str	r0, [sp, #40]	; 0x28
   18958:	bne	18344 <ftello64@plt+0x6e60>
   1895c:	mov	r0, #4
   18960:	movw	r1, #12868	; 0x3244
   18964:	movt	r1, #2
   18968:	bl	12268 <ftello64@plt+0xd84>
   1896c:	ldr	r0, [sp, #40]	; 0x28
   18970:	b	18538 <ftello64@plt+0x7054>
   18974:	mov	r0, #1024	; 0x400
   18978:	str	r0, [sp, #48]	; 0x30
   1897c:	bl	11310 <malloc@plt>
   18980:	cmp	r0, #0
   18984:	str	r0, [sp, #40]	; 0x28
   18988:	bne	1826c <ftello64@plt+0x6d88>
   1898c:	mov	r0, #4
   18990:	movw	r1, #12868	; 0x3244
   18994:	movt	r1, #2
   18998:	bl	12268 <ftello64@plt+0xd84>
   1899c:	ldr	r0, [sp, #40]	; 0x28
   189a0:	b	18518 <ftello64@plt+0x7034>
   189a4:	mov	r0, #1024	; 0x400
   189a8:	str	r0, [sp, #48]	; 0x30
   189ac:	bl	11310 <malloc@plt>
   189b0:	cmp	r0, #0
   189b4:	str	r0, [sp, #40]	; 0x28
   189b8:	bne	17fe0 <ftello64@plt+0x6afc>
   189bc:	mov	r0, #4
   189c0:	movw	r1, #12688	; 0x3190
   189c4:	movt	r1, #2
   189c8:	bl	12268 <ftello64@plt+0xd84>
   189cc:	ldr	r0, [sp, #40]	; 0x28
   189d0:	b	18578 <ftello64@plt+0x7094>
   189d4:	mov	r0, r1
   189d8:	str	r1, [sp, #48]	; 0x30
   189dc:	bl	11310 <malloc@plt>
   189e0:	cmp	r0, #0
   189e4:	str	r0, [sp, #40]	; 0x28
   189e8:	bne	183d8 <ftello64@plt+0x6ef4>
   189ec:	mov	r0, #4
   189f0:	movw	r1, #12708	; 0x31a4
   189f4:	movt	r1, #2
   189f8:	bl	12268 <ftello64@plt+0xd84>
   189fc:	ldr	r0, [sp, #40]	; 0x28
   18a00:	b	184b8 <ftello64@plt+0x6fd4>
   18a04:	mov	r0, #1024	; 0x400
   18a08:	str	r0, [sp, #48]	; 0x30
   18a0c:	bl	11310 <malloc@plt>
   18a10:	cmp	r0, #0
   18a14:	str	r0, [sp, #40]	; 0x28
   18a18:	bne	18450 <ftello64@plt+0x6f6c>
   18a1c:	mov	r0, #4
   18a20:	movw	r1, #12688	; 0x3190
   18a24:	movt	r1, #2
   18a28:	bl	12268 <ftello64@plt+0xd84>
   18a2c:	ldr	r0, [sp, #40]	; 0x28
   18a30:	b	18498 <ftello64@plt+0x6fb4>
   18a34:	mov	r0, #4
   18a38:	movw	r1, #12688	; 0x3190
   18a3c:	movt	r1, #2
   18a40:	bl	12268 <ftello64@plt+0xd84>
   18a44:	ldr	r0, [sp, #40]	; 0x28
   18a48:	ldr	r2, [sp, #44]	; 0x2c
   18a4c:	b	17ac4 <ftello64@plt+0x65e0>
   18a50:	bl	11250 <__stack_chk_fail@plt>
   18a54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18a58:	movw	r7, #28368	; 0x6ed0
   18a5c:	movt	r7, #3
   18a60:	movw	r5, #21616	; 0x5470
   18a64:	movt	r5, #3
   18a68:	sub	sp, sp, #124	; 0x7c
   18a6c:	ldr	r3, [r7]
   18a70:	ldr	r2, [r5]
   18a74:	cmp	r3, #2
   18a78:	str	r0, [sp, #72]	; 0x48
   18a7c:	addeq	r4, sp, #88	; 0x58
   18a80:	movweq	r8, #28104	; 0x6dc8
   18a84:	str	r2, [sp, #116]	; 0x74
   18a88:	movteq	r8, #3
   18a8c:	beq	18c94 <ftello64@plt+0x77b0>
   18a90:	movw	r6, #28080	; 0x6db0
   18a94:	movt	r6, #3
   18a98:	ldr	r9, [r0, #40]	; 0x28
   18a9c:	movw	r8, #28104	; 0x6dc8
   18aa0:	ldr	r3, [r6]
   18aa4:	movt	r8, #3
   18aa8:	ldrd	sl, [r0, #48]	; 0x30
   18aac:	cmp	r9, r3
   18ab0:	strd	sl, [sp, #64]	; 0x40
   18ab4:	beq	18ad0 <ftello64@plt+0x75ec>
   18ab8:	ldr	r0, [r8]
   18abc:	cmp	r0, #0
   18ac0:	beq	18ad0 <ftello64@plt+0x75ec>
   18ac4:	bl	11400 <fclose@plt>
   18ac8:	mov	r3, #0
   18acc:	str	r3, [r8]
   18ad0:	movw	sl, #28100	; 0x6dc4
   18ad4:	movt	sl, #3
   18ad8:	mov	r1, r9
   18adc:	str	r9, [r6]
   18ae0:	ldr	r0, [sl]
   18ae4:	bl	1a358 <ftello64@plt+0x8e74>
   18ae8:	mov	r6, r0
   18aec:	ldr	r0, [r8]
   18af0:	cmp	r0, #0
   18af4:	movweq	fp, #21336	; 0x5358
   18af8:	movteq	fp, #3
   18afc:	beq	18bc8 <ftello64@plt+0x76e4>
   18b00:	mov	r4, #0
   18b04:	ldrd	r2, [sp, #64]	; 0x40
   18b08:	str	r4, [sp]
   18b0c:	bl	1140c <fseeko64@plt>
   18b10:	cmp	r0, r4
   18b14:	bne	18c24 <ftello64@plt+0x7740>
   18b18:	ldr	r3, [r7]
   18b1c:	cmp	r3, #2
   18b20:	addeq	r4, sp, #88	; 0x58
   18b24:	beq	18c94 <ftello64@plt+0x77b0>
   18b28:	add	r4, sp, #88	; 0x58
   18b2c:	mov	ip, #4
   18b30:	mov	r2, ip
   18b34:	ldr	r3, [r8]
   18b38:	mov	r1, #1
   18b3c:	mov	r0, r4
   18b40:	strb	ip, [sp, #87]	; 0x57
   18b44:	mov	lr, #75	; 0x4b
   18b48:	mov	ip, #80	; 0x50
   18b4c:	strb	lr, [sp, #85]	; 0x55
   18b50:	strb	ip, [sp, #84]	; 0x54
   18b54:	mov	ip, #3
   18b58:	strb	ip, [sp, #86]	; 0x56
   18b5c:	bl	112e0 <fread@plt>
   18b60:	cmp	r0, #4
   18b64:	beq	18c54 <ftello64@plt+0x7770>
   18b68:	ldr	r0, [r8]
   18b6c:	bl	11400 <fclose@plt>
   18b70:	ldr	ip, [sp, #72]	; 0x48
   18b74:	movw	r0, #10028	; 0x272c
   18b78:	movt	r0, #2
   18b7c:	mov	r3, #0
   18b80:	str	r3, [r8]
   18b84:	ldr	r1, [ip, #76]	; 0x4c
   18b88:	bl	123f4 <ftello64@plt+0xf10>
   18b8c:	mov	r0, #3
   18b90:	ldr	r2, [sp, #116]	; 0x74
   18b94:	ldr	r3, [r5]
   18b98:	cmp	r2, r3
   18b9c:	bne	193c8 <ftello64@plt+0x7ee4>
   18ba0:	add	sp, sp, #124	; 0x7c
   18ba4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18ba8:	cmp	r0, #3
   18bac:	beq	18b90 <ftello64@plt+0x76ac>
   18bb0:	mov	r0, r6
   18bb4:	bl	111f0 <free@plt>
   18bb8:	ldr	r0, [sl]
   18bbc:	mov	r1, r9
   18bc0:	bl	1a358 <ftello64@plt+0x8e74>
   18bc4:	mov	r6, r0
   18bc8:	movw	r1, #4192	; 0x1060
   18bcc:	mov	r0, r6
   18bd0:	movt	r1, #2
   18bd4:	bl	11460 <fopen64@plt>
   18bd8:	cmp	r0, #0
   18bdc:	str	r0, [r8]
   18be0:	bne	18b00 <ftello64@plt+0x761c>
   18be4:	ldr	r3, [fp]
   18be8:	cmp	r3, #0
   18bec:	beq	18c14 <ftello64@plt+0x7730>
   18bf0:	mov	r0, r9
   18bf4:	bl	1a484 <ftello64@plt+0x8fa0>
   18bf8:	cmp	r0, #9
   18bfc:	beq	18b90 <ftello64@plt+0x76ac>
   18c00:	ldr	r3, [r7]
   18c04:	sub	r3, r3, #1
   18c08:	cmp	r3, #1
   18c0c:	bhi	18bb0 <ftello64@plt+0x76cc>
   18c10:	b	18ba8 <ftello64@plt+0x76c4>
   18c14:	mov	r0, #18
   18c18:	mov	r1, r6
   18c1c:	bl	12268 <ftello64@plt+0xd84>
   18c20:	b	18bf0 <ftello64@plt+0x770c>
   18c24:	ldr	r0, [r8]
   18c28:	bl	11400 <fclose@plt>
   18c2c:	str	r4, [r8]
   18c30:	bl	113ac <__errno_location@plt>
   18c34:	ldr	r0, [r0]
   18c38:	bl	11328 <strerror@plt>
   18c3c:	mov	r1, r0
   18c40:	movw	r0, #9836	; 0x266c
   18c44:	movt	r0, #2
   18c48:	bl	123f4 <ftello64@plt+0xf10>
   18c4c:	mov	r0, #11
   18c50:	b	18b90 <ftello64@plt+0x76ac>
   18c54:	ldrb	r2, [sp, #84]	; 0x54
   18c58:	ldrb	r3, [sp, #88]	; 0x58
   18c5c:	cmp	r2, r3
   18c60:	bne	18b68 <ftello64@plt+0x7684>
   18c64:	ldrb	r2, [sp, #85]	; 0x55
   18c68:	ldrb	r3, [sp, #89]	; 0x59
   18c6c:	cmp	r2, r3
   18c70:	bne	18b68 <ftello64@plt+0x7684>
   18c74:	ldrb	r2, [sp, #86]	; 0x56
   18c78:	ldrb	r3, [sp, #90]	; 0x5a
   18c7c:	cmp	r2, r3
   18c80:	bne	18b68 <ftello64@plt+0x7684>
   18c84:	ldrb	r2, [sp, #87]	; 0x57
   18c88:	ldrb	r3, [sp, #91]	; 0x5b
   18c8c:	cmp	r2, r3
   18c90:	bne	18b68 <ftello64@plt+0x7684>
   18c94:	mov	r0, r4
   18c98:	mov	r1, #26
   18c9c:	mov	r2, #1
   18ca0:	ldr	r3, [r8]
   18ca4:	bl	112e0 <fread@plt>
   18ca8:	movw	r9, #28104	; 0x6dc8
   18cac:	movt	r9, #3
   18cb0:	cmp	r0, #1
   18cb4:	mov	r4, r0
   18cb8:	beq	18d08 <ftello64@plt+0x7824>
   18cbc:	ldr	r0, [r9]
   18cc0:	bl	11208 <ferror@plt>
   18cc4:	mov	r4, r0
   18cc8:	bl	113ac <__errno_location@plt>
   18ccc:	ldr	r0, [r0]
   18cd0:	bl	11328 <strerror@plt>
   18cd4:	mov	r1, r0
   18cd8:	movw	r0, #9860	; 0x2684
   18cdc:	movt	r0, #2
   18ce0:	bl	123f4 <ftello64@plt+0xf10>
   18ce4:	ldr	r3, [r7]
   18ce8:	cmp	r3, #2
   18cec:	beq	18cf8 <ftello64@plt+0x7814>
   18cf0:	ldr	r0, [r9]
   18cf4:	bl	11400 <fclose@plt>
   18cf8:	cmp	r4, #0
   18cfc:	bne	18e44 <ftello64@plt+0x7960>
   18d00:	mov	r0, #2
   18d04:	b	18b90 <ftello64@plt+0x76ac>
   18d08:	mov	r0, #120	; 0x78
   18d0c:	bl	11310 <malloc@plt>
   18d10:	subs	r6, r0, #0
   18d14:	beq	192fc <ftello64@plt+0x7e18>
   18d18:	ldrb	lr, [sp, #97]	; 0x61
   18d1c:	ldrb	r2, [sp, #96]	; 0x60
   18d20:	ldrb	ip, [sp, #101]	; 0x65
   18d24:	ldrb	r3, [sp, #100]	; 0x64
   18d28:	orr	lr, r2, lr, lsl #8
   18d2c:	ldrb	r2, [sp, #99]	; 0x63
   18d30:	orr	ip, r3, ip, lsl #8
   18d34:	ldrb	r3, [sp, #98]	; 0x62
   18d38:	ldrb	r0, [sp, #95]	; 0x5f
   18d3c:	orr	r3, r3, r2, lsl #8
   18d40:	ldrb	r1, [sp, #94]	; 0x5e
   18d44:	ldrb	sl, [sp, #89]	; 0x59
   18d48:	orr	ip, r3, ip, lsl #16
   18d4c:	ldrb	r3, [sp, #88]	; 0x58
   18d50:	orr	r1, r1, r0, lsl #8
   18d54:	ldr	r9, [r7]
   18d58:	orr	r1, r1, lr, lsl #16
   18d5c:	ldrb	r0, [sp, #91]	; 0x5b
   18d60:	orr	sl, r3, sl, lsl #8
   18d64:	ldrb	r2, [sp, #93]	; 0x5d
   18d68:	cmp	r9, #2
   18d6c:	str	r1, [r6, #8]
   18d70:	ldrb	r3, [sp, #92]	; 0x5c
   18d74:	ldrb	r1, [sp, #90]	; 0x5a
   18d78:	ldrb	lr, [sp, #111]	; 0x6f
   18d7c:	orr	r3, r3, r2, lsl #8
   18d80:	ldrb	r9, [sp, #113]	; 0x71
   18d84:	orr	r1, r1, r0, lsl #8
   18d88:	ldrb	r2, [sp, #112]	; 0x70
   18d8c:	ldrb	r0, [sp, #110]	; 0x6e
   18d90:	orr	r9, r2, r9, lsl #8
   18d94:	str	ip, [r6, #12]
   18d98:	orr	fp, r0, lr, lsl #8
   18d9c:	strh	sl, [r6, #2]
   18da0:	strh	r1, [r6, #46]	; 0x2e
   18da4:	strh	r3, [r6, #6]
   18da8:	strh	fp, [r6, #32]
   18dac:	strh	r9, [r6, #34]	; 0x22
   18db0:	beq	18e68 <ftello64@plt+0x7984>
   18db4:	mov	r3, #0
   18db8:	add	r0, fp, #1
   18dbc:	str	r3, [r6, #64]	; 0x40
   18dc0:	str	r3, [r6, #60]	; 0x3c
   18dc4:	str	r3, [r6, #80]	; 0x50
   18dc8:	str	r3, [r6, #84]	; 0x54
   18dcc:	str	r3, [r6, #88]	; 0x58
   18dd0:	bl	11310 <malloc@plt>
   18dd4:	cmp	r0, #0
   18dd8:	mov	r4, r0
   18ddc:	str	r0, [r6, #76]	; 0x4c
   18de0:	beq	18e60 <ftello64@plt+0x797c>
   18de4:	cmp	r9, #0
   18de8:	bne	18e4c <ftello64@plt+0x7968>
   18dec:	ldr	r3, [r8]
   18df0:	mov	r0, r4
   18df4:	mov	r1, fp
   18df8:	mov	r2, #1
   18dfc:	bl	112e0 <fread@plt>
   18e00:	movw	r3, #28104	; 0x6dc8
   18e04:	movt	r3, #3
   18e08:	cmp	r0, #1
   18e0c:	bne	18e34 <ftello64@plt+0x7950>
   18e10:	ldrh	r1, [r6, #34]	; 0x22
   18e14:	cmp	r1, #0
   18e18:	beq	18fd8 <ftello64@plt+0x7af4>
   18e1c:	mov	r2, r0
   18e20:	ldr	r3, [r3]
   18e24:	ldr	r0, [r6, #64]	; 0x40
   18e28:	bl	112e0 <fread@plt>
   18e2c:	cmp	r0, #1
   18e30:	beq	18fd8 <ftello64@plt+0x7af4>
   18e34:	ldr	r0, [r8]
   18e38:	bl	11208 <ferror@plt>
   18e3c:	cmp	r0, #0
   18e40:	beq	18d00 <ftello64@plt+0x781c>
   18e44:	mov	r0, #11
   18e48:	b	18b90 <ftello64@plt+0x76ac>
   18e4c:	mov	r0, r9
   18e50:	bl	11310 <malloc@plt>
   18e54:	cmp	r0, #0
   18e58:	str	r0, [r6, #64]	; 0x40
   18e5c:	bne	18dec <ftello64@plt+0x7908>
   18e60:	mov	r0, #4
   18e64:	b	18b90 <ftello64@plt+0x76ac>
   18e68:	ldrb	r0, [sp, #105]	; 0x69
   18e6c:	lsr	r2, sl, #8
   18e70:	ldrb	ip, [sp, #109]	; 0x6d
   18e74:	rsb	sl, r2, sl
   18e78:	ldrb	r1, [sp, #104]	; 0x68
   18e7c:	cmp	r2, #40	; 0x28
   18e80:	ldrb	lr, [sp, #103]	; 0x67
   18e84:	uxth	sl, sl
   18e88:	orr	r1, r1, r0, lsl #8
   18e8c:	ldrb	r0, [sp, #102]	; 0x66
   18e90:	str	ip, [sp, #76]	; 0x4c
   18e94:	orr	lr, r0, lr, lsl #8
   18e98:	ldr	r0, [sp, #76]	; 0x4c
   18e9c:	str	r1, [sp, #64]	; 0x40
   18ea0:	ldrb	r1, [sp, #108]	; 0x6c
   18ea4:	ldrb	ip, [sp, #107]	; 0x6b
   18ea8:	orr	r1, r1, r0, lsl #8
   18eac:	ldr	r0, [sp, #64]	; 0x40
   18eb0:	orr	lr, lr, r0, lsl #16
   18eb4:	ldrb	r0, [sp, #106]	; 0x6a
   18eb8:	str	lr, [r6, #16]
   18ebc:	mov	lr, #0
   18ec0:	orr	r0, r0, ip, lsl #8
   18ec4:	str	lr, [r6, #20]
   18ec8:	orr	r1, r0, r1, lsl #16
   18ecc:	str	lr, [r6, #28]
   18ed0:	str	r1, [r6, #24]
   18ed4:	bhi	18f38 <ftello64@plt+0x7a54>
   18ed8:	cmp	sl, #100	; 0x64
   18edc:	bhi	18f88 <ftello64@plt+0x7aa4>
   18ee0:	cmp	r3, #200	; 0xc8
   18ee4:	bls	18db4 <ftello64@plt+0x78d0>
   18ee8:	movw	r2, #5105	; 0x13f1
   18eec:	str	r3, [sp]
   18ef0:	mov	r1, r4
   18ef4:	movw	r0, #28940	; 0x710c
   18ef8:	movw	r3, #13004	; 0x32cc
   18efc:	movt	r0, #3
   18f00:	movt	r3, #2
   18f04:	bl	113c4 <__sprintf_chk@plt>
   18f08:	movw	r0, #28940	; 0x710c
   18f0c:	movw	r1, #12292	; 0x3004
   18f10:	movt	r0, #3
   18f14:	movt	r1, #2
   18f18:	bl	123f4 <ftello64@plt+0xf10>
   18f1c:	ldr	fp, [sp, #72]	; 0x48
   18f20:	movw	r0, #12944	; 0x3290
   18f24:	movt	r0, #2
   18f28:	ldr	r1, [fp, #76]	; 0x4c
   18f2c:	bl	123f4 <ftello64@plt+0xf10>
   18f30:	mov	r0, #3
   18f34:	b	18b90 <ftello64@plt+0x76ac>
   18f38:	str	r2, [sp]
   18f3c:	mov	r1, r4
   18f40:	movw	r2, #5105	; 0x13f1
   18f44:	movw	r0, #28940	; 0x710c
   18f48:	movw	r3, #12892	; 0x325c
   18f4c:	movt	r0, #3
   18f50:	movt	r3, #2
   18f54:	bl	113c4 <__sprintf_chk@plt>
   18f58:	movw	r0, #28940	; 0x710c
   18f5c:	movw	r1, #12292	; 0x3004
   18f60:	movt	r0, #3
   18f64:	movt	r1, #2
   18f68:	bl	123f4 <ftello64@plt+0xf10>
   18f6c:	ldr	r9, [sp, #72]	; 0x48
   18f70:	movw	r0, #12944	; 0x3290
   18f74:	movt	r0, #2
   18f78:	ldr	r1, [r9, #76]	; 0x4c
   18f7c:	bl	123f4 <ftello64@plt+0xf10>
   18f80:	mov	r0, #3
   18f84:	b	18b90 <ftello64@plt+0x76ac>
   18f88:	movw	r2, #5105	; 0x13f1
   18f8c:	str	sl, [sp]
   18f90:	mov	r1, r4
   18f94:	movw	r0, #28940	; 0x710c
   18f98:	movw	r3, #12956	; 0x329c
   18f9c:	movt	r0, #3
   18fa0:	movt	r3, #2
   18fa4:	bl	113c4 <__sprintf_chk@plt>
   18fa8:	movw	r0, #28940	; 0x710c
   18fac:	movw	r1, #12292	; 0x3004
   18fb0:	movt	r0, #3
   18fb4:	movt	r1, #2
   18fb8:	bl	123f4 <ftello64@plt+0xf10>
   18fbc:	ldr	sl, [sp, #72]	; 0x48
   18fc0:	movw	r0, #12944	; 0x3290
   18fc4:	movt	r0, #2
   18fc8:	ldr	r1, [sl, #76]	; 0x4c
   18fcc:	bl	123f4 <ftello64@plt+0xf10>
   18fd0:	mov	r0, #3
   18fd4:	b	18b90 <ftello64@plt+0x76ac>
   18fd8:	ldrh	r3, [r6, #32]
   18fdc:	mov	r8, #0
   18fe0:	ldr	r2, [r6, #76]	; 0x4c
   18fe4:	strb	r8, [r2, r3]
   18fe8:	ldrh	r0, [r6, #32]
   18fec:	add	r0, r0, #1
   18ff0:	bl	11310 <malloc@plt>
   18ff4:	cmp	r0, r8
   18ff8:	str	r0, [r6, #60]	; 0x3c
   18ffc:	beq	18e60 <ftello64@plt+0x797c>
   19000:	ldr	r1, [r6, #76]	; 0x4c
   19004:	movw	r4, #28168	; 0x6e08
   19008:	bl	112c8 <strcpy@plt>
   1900c:	mov	r0, r6
   19010:	bl	127b8 <ftello64@plt+0x12d4>
   19014:	ldr	r3, [r7]
   19018:	movt	r4, #3
   1901c:	movw	r9, #28368	; 0x6ed0
   19020:	cmp	r3, #2
   19024:	strh	r8, [r6]
   19028:	movt	r9, #3
   1902c:	str	r0, [r4]
   19030:	beq	19328 <ftello64@plt+0x7e44>
   19034:	movw	r3, #21316	; 0x5344
   19038:	ldr	ip, [sp, #72]	; 0x48
   1903c:	movt	r3, #3
   19040:	ldr	r3, [r3]
   19044:	ldrh	r2, [ip]
   19048:	cmp	r3, #3
   1904c:	strh	r2, [r6]
   19050:	beq	19084 <ftello64@plt+0x7ba0>
   19054:	ldrh	r3, [ip, #4]
   19058:	tst	r3, #2048	; 0x800
   1905c:	beq	193a0 <ftello64@plt+0x7ebc>
   19060:	ldr	r0, [r6, #76]	; 0x4c
   19064:	str	r0, [r6, #88]	; 0x58
   19068:	bl	1cf3c <ftello64@plt+0xba58>
   1906c:	cmp	r0, #0
   19070:	strne	r0, [r6, #76]	; 0x4c
   19074:	ldrne	r3, [r9]
   19078:	beq	197bc <ftello64@plt+0x82d8>
   1907c:	cmp	r3, #2
   19080:	beq	19328 <ftello64@plt+0x7e44>
   19084:	ldr	fp, [sp, #72]	; 0x48
   19088:	ldrh	r2, [r6, #2]
   1908c:	ldrh	r3, [fp, #2]
   19090:	cmp	r2, r3
   19094:	beq	190a8 <ftello64@plt+0x7bc4>
   19098:	movw	r0, #13060	; 0x3304
   1909c:	ldr	r1, [fp, #76]	; 0x4c
   190a0:	movt	r0, #2
   190a4:	bl	123f4 <ftello64@plt+0xf10>
   190a8:	ldr	ip, [sp, #72]	; 0x48
   190ac:	ldrh	r3, [r6, #46]	; 0x2e
   190b0:	ldrh	r2, [ip, #4]
   190b4:	cmp	r3, r2
   190b8:	beq	190d4 <ftello64@plt+0x7bf0>
   190bc:	movw	r0, #9952	; 0x26e0
   190c0:	ldr	r1, [ip, #76]	; 0x4c
   190c4:	movt	r0, #2
   190c8:	bl	123f4 <ftello64@plt+0xf10>
   190cc:	ldr	r9, [sp, #72]	; 0x48
   190d0:	ldrh	r3, [r9, #4]
   190d4:	tst	r3, #8
   190d8:	bne	19100 <ftello64@plt+0x7c1c>
   190dc:	ldr	sl, [sp, #72]	; 0x48
   190e0:	ldr	r2, [r6, #12]
   190e4:	ldr	r3, [sl, #12]
   190e8:	cmp	r2, r3
   190ec:	beq	19100 <ftello64@plt+0x7c1c>
   190f0:	movw	r0, #9992	; 0x2708
   190f4:	ldr	r1, [sl, #76]	; 0x4c
   190f8:	movt	r0, #2
   190fc:	bl	123f4 <ftello64@plt+0xf10>
   19100:	ldr	sl, [r7]
   19104:	movw	r8, #28368	; 0x6ed0
   19108:	movt	r8, #3
   1910c:	cmp	sl, #3
   19110:	beq	19130 <ftello64@plt+0x7c4c>
   19114:	ldr	fp, [sp, #72]	; 0x48
   19118:	ldr	r0, [r6, #76]	; 0x4c
   1911c:	ldr	r9, [fp, #76]	; 0x4c
   19120:	mov	r1, r9
   19124:	bl	111b4 <strcmp@plt>
   19128:	cmp	r0, #0
   1912c:	bne	193b0 <ftello64@plt+0x7ecc>
   19130:	mov	r1, sl
   19134:	ldr	ip, [sp, #72]	; 0x48
   19138:	cmp	r1, #3
   1913c:	ldrd	r2, [ip, #24]
   19140:	ldrd	r8, [ip, #16]
   19144:	strd	r2, [r6, #24]
   19148:	strd	r8, [r6, #16]
   1914c:	beq	193cc <ftello64@plt+0x7ee8>
   19150:	movw	r8, #28056	; 0x6d98
   19154:	movw	r9, #27992	; 0x6d58
   19158:	movt	r8, #3
   1915c:	movt	r9, #3
   19160:	ldr	fp, [sp, #72]	; 0x48
   19164:	cmp	r1, #2
   19168:	ldr	r0, [r8]
   1916c:	ldrd	r2, [r9]
   19170:	str	r0, [fp, #40]	; 0x28
   19174:	strd	r2, [fp, #48]	; 0x30
   19178:	beq	19374 <ftello64@plt+0x7e90>
   1917c:	ldrh	r0, [fp, #4]
   19180:	tst	r0, #1
   19184:	bne	19374 <ftello64@plt+0x7e90>
   19188:	ldrh	ip, [r6, #46]	; 0x2e
   1918c:	movw	r3, #65527	; 0xfff7
   19190:	and	r2, r0, r3
   19194:	strh	r2, [fp, #4]
   19198:	and	r3, ip, r3
   1919c:	strh	r2, [r6, #4]
   191a0:	strh	r3, [r6, #46]	; 0x2e
   191a4:	mov	r2, r3
   191a8:	strh	r3, [fp, #46]	; 0x2e
   191ac:	tst	r2, #8
   191b0:	beq	19380 <ftello64@plt+0x7e9c>
   191b4:	ldr	r3, [r4]
   191b8:	cmp	r3, #0
   191bc:	beq	19390 <ftello64@plt+0x7eac>
   191c0:	mov	r2, #24
   191c4:	mov	r3, #0
   191c8:	strd	r2, [sp, #64]	; 0x40
   191cc:	ldr	r3, [sp, #72]	; 0x48
   191d0:	movw	sl, #34064	; 0x8510
   191d4:	movt	sl, #3
   191d8:	ldrh	ip, [r6, #34]	; 0x22
   191dc:	str	sl, [sp, #76]	; 0x4c
   191e0:	ldrd	r2, [r3, #16]
   191e4:	ldrd	sl, [sl]
   191e8:	ldrh	r0, [r6, #32]
   191ec:	adds	sl, sl, r2
   191f0:	add	r0, r0, ip
   191f4:	adc	fp, fp, r3
   191f8:	add	r0, r0, #26
   191fc:	adds	r2, sl, #4
   19200:	adc	r3, fp, #0
   19204:	adds	sl, r2, r0
   19208:	adc	fp, r3, #0
   1920c:	ldrd	r2, [sp, #64]	; 0x40
   19210:	ldr	ip, [sp, #76]	; 0x4c
   19214:	adds	sl, sl, r2
   19218:	adc	fp, fp, r3
   1921c:	cmp	r1, #2
   19220:	strd	sl, [ip]
   19224:	beq	1941c <ftello64@plt+0x7f38>
   19228:	ldr	fp, [sp, #72]	; 0x48
   1922c:	ldr	r3, [fp, #12]
   19230:	str	r3, [r6, #12]
   19234:	mov	r0, r6
   19238:	mov	r1, #0
   1923c:	bl	159b8 <ftello64@plt+0x44d4>
   19240:	cmp	r0, #0
   19244:	movne	r0, #10
   19248:	bne	18b90 <ftello64@plt+0x76ac>
   1924c:	ldr	r3, [r7]
   19250:	cmp	r3, #2
   19254:	bne	19264 <ftello64@plt+0x7d80>
   19258:	ldrh	r3, [r6, #46]	; 0x2e
   1925c:	tst	r3, #8
   19260:	bne	196f0 <ftello64@plt+0x820c>
   19264:	ldrd	r0, [r6, #16]
   19268:	bl	1b914 <ftello64@plt+0xa430>
   1926c:	mov	r4, r0
   19270:	cmp	r4, #9
   19274:	beq	19720 <ftello64@plt+0x823c>
   19278:	cmp	r4, #2
   1927c:	beq	196b8 <ftello64@plt+0x81d4>
   19280:	movw	r3, #28336	; 0x6eb0
   19284:	movt	r3, #3
   19288:	ldr	r3, [r3]
   1928c:	cmp	r3, #0
   19290:	beq	19494 <ftello64@plt+0x7fb0>
   19294:	ldr	ip, [sp, #72]	; 0x48
   19298:	cmp	r4, #0
   1929c:	movw	r0, #13220	; 0x33a4
   192a0:	movt	r0, #2
   192a4:	moveq	r4, #3
   192a8:	ldr	r1, [ip, #84]	; 0x54
   192ac:	bl	123f4 <ftello64@plt+0xf10>
   192b0:	ldr	r3, [r7]
   192b4:	cmp	r3, #2
   192b8:	beq	19968 <ftello64@plt+0x8484>
   192bc:	ldrh	r3, [r6, #34]	; 0x22
   192c0:	cmp	r3, #0
   192c4:	beq	192d0 <ftello64@plt+0x7dec>
   192c8:	ldr	r0, [r6, #64]	; 0x40
   192cc:	bl	111f0 <free@plt>
   192d0:	ldrh	r3, [r6, #32]
   192d4:	cmp	r3, #0
   192d8:	bne	196d0 <ftello64@plt+0x81ec>
   192dc:	ldr	r0, [r6, #88]	; 0x58
   192e0:	cmp	r0, #0
   192e4:	beq	192ec <ftello64@plt+0x7e08>
   192e8:	bl	111f0 <free@plt>
   192ec:	mov	r0, r6
   192f0:	bl	111f0 <free@plt>
   192f4:	mov	r0, r4
   192f8:	b	18b90 <ftello64@plt+0x76ac>
   192fc:	movw	r0, #9884	; 0x269c
   19300:	movw	r1, #12292	; 0x3004
   19304:	movt	r0, #2
   19308:	movt	r1, #2
   1930c:	bl	123f4 <ftello64@plt+0xf10>
   19310:	ldr	r3, [r7]
   19314:	cmp	r3, #2
   19318:	beq	18e60 <ftello64@plt+0x797c>
   1931c:	ldr	r0, [r9]
   19320:	bl	11400 <fclose@plt>
   19324:	b	18e60 <ftello64@plt+0x797c>
   19328:	ldrd	r2, [r6, #24]
   1932c:	movw	r8, #28056	; 0x6d98
   19330:	ldrh	ip, [r6, #46]	; 0x2e
   19334:	movw	r9, #27992	; 0x6d58
   19338:	ldrd	sl, [r6, #16]
   1933c:	movt	r8, #3
   19340:	strd	r2, [sp, #32]
   19344:	movt	r9, #3
   19348:	ldr	r3, [sp, #72]	; 0x48
   1934c:	mov	r1, #2
   19350:	ldr	r0, [r8]
   19354:	strh	ip, [r3, #4]
   19358:	ldr	ip, [sp, #72]	; 0x48
   1935c:	ldrd	r2, [sp, #32]
   19360:	str	r0, [ip, #40]	; 0x28
   19364:	strd	r2, [ip, #24]
   19368:	ldrd	r2, [r9]
   1936c:	strd	sl, [ip, #16]
   19370:	strd	r2, [ip, #48]	; 0x30
   19374:	ldr	ip, [sp, #72]	; 0x48
   19378:	ldrh	r2, [ip, #46]	; 0x2e
   1937c:	b	191ac <ftello64@plt+0x7cc8>
   19380:	mov	sl, #0
   19384:	mov	fp, #0
   19388:	strd	sl, [sp, #64]	; 0x40
   1938c:	b	191cc <ftello64@plt+0x7ce8>
   19390:	mov	r2, #16
   19394:	mov	r3, #0
   19398:	strd	r2, [sp, #64]	; 0x40
   1939c:	b	191cc <ftello64@plt+0x7ce8>
   193a0:	mov	r0, r6
   193a4:	bl	12908 <ftello64@plt+0x1424>
   193a8:	ldr	r3, [r9]
   193ac:	b	1907c <ftello64@plt+0x7b98>
   193b0:	mov	r1, r9
   193b4:	movw	r0, #13112	; 0x3338
   193b8:	movt	r0, #2
   193bc:	bl	123f4 <ftello64@plt+0xf10>
   193c0:	ldr	r1, [r8]
   193c4:	b	19134 <ftello64@plt+0x7c50>
   193c8:	bl	11250 <__stack_chk_fail@plt>
   193cc:	ldr	r0, [ip, #76]	; 0x4c
   193d0:	bl	11388 <strlen@plt>
   193d4:	ldr	r9, [sp, #72]	; 0x48
   193d8:	uxth	r3, r0
   193dc:	ldr	r0, [r6, #76]	; 0x4c
   193e0:	strh	r3, [r9, #32]
   193e4:	strh	r3, [r6, #32]
   193e8:	bl	111f0 <free@plt>
   193ec:	ldr	r0, [r9, #76]	; 0x4c
   193f0:	bl	11388 <strlen@plt>
   193f4:	add	r0, r0, #1
   193f8:	bl	11310 <malloc@plt>
   193fc:	cmp	r0, #0
   19400:	str	r0, [r6, #76]	; 0x4c
   19404:	beq	19704 <ftello64@plt+0x8220>
   19408:	ldr	sl, [sp, #72]	; 0x48
   1940c:	ldr	r1, [sl, #76]	; 0x4c
   19410:	bl	112c8 <strcpy@plt>
   19414:	ldr	r1, [r7]
   19418:	b	19150 <ftello64@plt+0x7c6c>
   1941c:	ldr	r4, [r6, #76]	; 0x4c
   19420:	mov	r0, r4
   19424:	bl	11388 <strlen@plt>
   19428:	add	r0, r0, #1
   1942c:	bl	11310 <malloc@plt>
   19430:	ldr	sl, [sp, #72]	; 0x48
   19434:	cmp	r0, #0
   19438:	str	r0, [sl, #84]	; 0x54
   1943c:	beq	18e60 <ftello64@plt+0x797c>
   19440:	mov	r1, r4
   19444:	bl	112c8 <strcpy@plt>
   19448:	ldr	r2, [sl, #84]	; 0x54
   1944c:	mov	r1, #1
   19450:	movw	r0, #28940	; 0x710c
   19454:	movw	r3, #13180	; 0x337c
   19458:	movt	r0, #3
   1945c:	movt	r3, #2
   19460:	str	r2, [sp]
   19464:	movw	r2, #5105	; 0x13f1
   19468:	bl	113c4 <__sprintf_chk@plt>
   1946c:	movw	r0, #28940	; 0x710c
   19470:	mov	r1, #0
   19474:	movt	r0, #3
   19478:	bl	12164 <ftello64@plt+0xc80>
   1947c:	ldr	r3, [r7]
   19480:	cmp	r3, #2
   19484:	bne	19228 <ftello64@plt+0x7d44>
   19488:	ldr	r3, [r6, #12]
   1948c:	str	r3, [sl, #12]
   19490:	b	19234 <ftello64@plt+0x7d50>
   19494:	ldr	r3, [r7]
   19498:	cmp	r3, #2
   1949c:	beq	19660 <ftello64@plt+0x817c>
   194a0:	ldr	sl, [sp, #72]	; 0x48
   194a4:	ldrh	ip, [sl, #4]
   194a8:	tst	ip, #8
   194ac:	beq	194b8 <ftello64@plt+0x7fd4>
   194b0:	mov	r0, r6
   194b4:	bl	1689c <ftello64@plt+0x53b8>
   194b8:	movw	r3, #27984	; 0x6d50
   194bc:	movt	r3, #3
   194c0:	ldr	r3, [r3]
   194c4:	cmp	r3, #1
   194c8:	beq	19618 <ftello64@plt+0x8134>
   194cc:	ldr	r3, [r7]
   194d0:	cmp	r3, #2
   194d4:	beq	1951c <ftello64@plt+0x8038>
   194d8:	ldrh	r3, [r6, #34]	; 0x22
   194dc:	cmp	r3, #0
   194e0:	bne	197b0 <ftello64@plt+0x82cc>
   194e4:	ldrh	r3, [r6, #32]
   194e8:	cmp	r3, #0
   194ec:	bne	19790 <ftello64@plt+0x82ac>
   194f0:	ldr	r0, [r6, #88]	; 0x58
   194f4:	cmp	r0, #0
   194f8:	beq	19500 <ftello64@plt+0x801c>
   194fc:	bl	111f0 <free@plt>
   19500:	mov	r0, r6
   19504:	bl	111f0 <free@plt>
   19508:	ldr	r3, [r7]
   1950c:	cmp	r3, #2
   19510:	beq	19894 <ftello64@plt+0x83b0>
   19514:	mov	r0, r4
   19518:	b	18b90 <ftello64@plt+0x76ac>
   1951c:	ldrd	sl, [r6, #24]
   19520:	mov	r3, #0
   19524:	ldr	r2, [r6, #12]
   19528:	ldrh	r1, [r6, #46]	; 0x2e
   1952c:	ldrh	ip, [r6, #34]	; 0x22
   19530:	ldrh	r8, [r6, #2]
   19534:	ldr	r9, [sp, #72]	; 0x48
   19538:	strd	sl, [sp, #24]
   1953c:	ldr	fp, [sp, #72]	; 0x48
   19540:	ldrh	r0, [r6, #6]
   19544:	str	r2, [sp, #60]	; 0x3c
   19548:	ldr	lr, [r6, #8]
   1954c:	ldrh	r2, [r6, #32]
   19550:	strh	r1, [r9, #46]	; 0x2e
   19554:	ldrh	r1, [r6, #46]	; 0x2e
   19558:	strh	r8, [r9, #2]
   1955c:	ldrd	r8, [r6, #16]
   19560:	strh	ip, [fp, #34]	; 0x22
   19564:	ldr	ip, [sp, #60]	; 0x3c
   19568:	strh	r0, [fp, #6]
   1956c:	ldrh	r0, [r6, #34]	; 0x22
   19570:	str	lr, [fp, #8]
   19574:	ldr	lr, [r6, #64]	; 0x40
   19578:	cmp	r0, r3
   1957c:	str	ip, [fp, #12]
   19580:	strh	r1, [fp, #4]
   19584:	ldr	ip, [sp, #72]	; 0x48
   19588:	ldrd	sl, [sp, #24]
   1958c:	strd	r8, [ip, #16]
   19590:	strd	sl, [ip, #24]
   19594:	strh	r2, [ip, #32]
   19598:	strh	r0, [ip, #36]	; 0x24
   1959c:	str	lr, [ip, #64]	; 0x40
   195a0:	str	r3, [ip, #68]	; 0x44
   195a4:	beq	195c8 <ftello64@plt+0x80e4>
   195a8:	add	r0, r0, #1
   195ac:	bl	11310 <malloc@plt>
   195b0:	ldr	r9, [sp, #72]	; 0x48
   195b4:	cmp	r0, #0
   195b8:	str	r0, [r9, #68]	; 0x44
   195bc:	beq	18e60 <ftello64@plt+0x797c>
   195c0:	ldr	r1, [r6, #64]	; 0x40
   195c4:	bl	112c8 <strcpy@plt>
   195c8:	ldr	sl, [sp, #72]	; 0x48
   195cc:	mov	r3, #0
   195d0:	ldr	r1, [r6, #60]	; 0x3c
   195d4:	ldr	r8, [r6, #76]	; 0x4c
   195d8:	ldr	r2, [r6, #88]	; 0x58
   195dc:	ldrh	r0, [r6, #32]
   195e0:	str	r1, [sl, #60]	; 0x3c
   195e4:	str	r8, [sl, #76]	; 0x4c
   195e8:	add	r0, r0, #1
   195ec:	str	r2, [sl, #88]	; 0x58
   195f0:	strh	r3, [sl, #38]	; 0x26
   195f4:	strh	r3, [sl, #44]	; 0x2c
   195f8:	str	r3, [sl, #56]	; 0x38
   195fc:	bl	11310 <malloc@plt>
   19600:	cmp	r0, #0
   19604:	str	r0, [sl, #80]	; 0x50
   19608:	beq	18e60 <ftello64@plt+0x797c>
   1960c:	mov	r1, r8
   19610:	bl	112c8 <strcpy@plt>
   19614:	b	19508 <ftello64@plt+0x8024>
   19618:	movw	r3, #28060	; 0x6d9c
   1961c:	movt	r3, #3
   19620:	ldr	r2, [r8]
   19624:	ldr	r0, [r3]
   19628:	cmp	r0, r2
   1962c:	beq	194cc <ftello64@plt+0x7fe8>
   19630:	movw	r9, #28008	; 0x6d68
   19634:	movw	r8, #28012	; 0x6d6c
   19638:	movt	r9, #3
   1963c:	movt	r8, #3
   19640:	ldr	r1, [r9]
   19644:	ldr	r2, [r8]
   19648:	bl	1aefc <ftello64@plt+0x9a18>
   1964c:	ldr	r0, [r8]
   19650:	mov	r3, #0
   19654:	str	r3, [r9]
   19658:	bl	111f0 <free@plt>
   1965c:	b	194cc <ftello64@plt+0x7fe8>
   19660:	ldr	fp, [sp, #72]	; 0x48
   19664:	ldrh	ip, [fp, #4]
   19668:	tst	ip, #8
   1966c:	beq	194b8 <ftello64@plt+0x7fd4>
   19670:	movw	r3, #28332	; 0x6eac
   19674:	movt	r3, #3
   19678:	ldr	r9, [r3]
   1967c:	cmp	r9, #0
   19680:	beq	197ec <ftello64@plt+0x8308>
   19684:	movw	r2, #28328	; 0x6ea8
   19688:	movw	r3, #28320	; 0x6ea0
   1968c:	movt	r2, #3
   19690:	movt	r3, #3
   19694:	movw	r1, #28312	; 0x6e98
   19698:	movt	r1, #3
   1969c:	ldr	lr, [r2]
   196a0:	ldrd	r0, [r1]
   196a4:	ldrd	r2, [r3]
   196a8:	str	lr, [r6, #12]
   196ac:	strd	r0, [r6, #24]
   196b0:	strd	r2, [r6, #16]
   196b4:	b	194a8 <ftello64@plt+0x7fc4>
   196b8:	ldr	sl, [sp, #72]	; 0x48
   196bc:	movw	r0, #13220	; 0x33a4
   196c0:	movt	r0, #2
   196c4:	ldr	r1, [sl, #84]	; 0x54
   196c8:	bl	123f4 <ftello64@plt+0xf10>
   196cc:	b	192b0 <ftello64@plt+0x7dcc>
   196d0:	ldr	r0, [r6, #76]	; 0x4c
   196d4:	bl	111f0 <free@plt>
   196d8:	ldrh	r3, [r6, #32]
   196dc:	cmp	r3, #0
   196e0:	beq	192dc <ftello64@plt+0x7df8>
   196e4:	ldr	r0, [r6, #60]	; 0x3c
   196e8:	bl	111f0 <free@plt>
   196ec:	b	192dc <ftello64@plt+0x7df8>
   196f0:	mvn	r0, #1
   196f4:	mvn	r1, #0
   196f8:	bl	1b914 <ftello64@plt+0xa430>
   196fc:	mov	r4, r0
   19700:	b	19270 <ftello64@plt+0x7d8c>
   19704:	movw	r0, #13152	; 0x3360
   19708:	movw	r1, #12292	; 0x3004
   1970c:	movt	r0, #2
   19710:	movt	r1, #2
   19714:	bl	123f4 <ftello64@plt+0xf10>
   19718:	mov	r0, #4
   1971c:	b	18b90 <ftello64@plt+0x76ac>
   19720:	ldrh	r3, [r6, #34]	; 0x22
   19724:	cmp	r3, #0
   19728:	bne	19784 <ftello64@plt+0x82a0>
   1972c:	ldrh	r3, [r6, #32]
   19730:	cmp	r3, #0
   19734:	bne	19764 <ftello64@plt+0x8280>
   19738:	ldr	r0, [r6, #88]	; 0x58
   1973c:	cmp	r0, #0
   19740:	beq	19748 <ftello64@plt+0x8264>
   19744:	bl	111f0 <free@plt>
   19748:	mov	r0, r6
   1974c:	bl	111f0 <free@plt>
   19750:	movw	r1, #13196	; 0x338c
   19754:	mov	r0, #9
   19758:	movt	r1, #2
   1975c:	bl	12268 <ftello64@plt+0xd84>
   19760:	b	19280 <ftello64@plt+0x7d9c>
   19764:	ldr	r0, [r6, #76]	; 0x4c
   19768:	bl	111f0 <free@plt>
   1976c:	ldrh	r3, [r6, #32]
   19770:	cmp	r3, #0
   19774:	beq	19738 <ftello64@plt+0x8254>
   19778:	ldr	r0, [r6, #60]	; 0x3c
   1977c:	bl	111f0 <free@plt>
   19780:	b	19738 <ftello64@plt+0x8254>
   19784:	ldr	r0, [r6, #64]	; 0x40
   19788:	bl	111f0 <free@plt>
   1978c:	b	1972c <ftello64@plt+0x8248>
   19790:	ldr	r0, [r6, #76]	; 0x4c
   19794:	bl	111f0 <free@plt>
   19798:	ldrh	r3, [r6, #32]
   1979c:	cmp	r3, #0
   197a0:	beq	194f0 <ftello64@plt+0x800c>
   197a4:	ldr	r0, [r6, #60]	; 0x3c
   197a8:	bl	111f0 <free@plt>
   197ac:	b	194f0 <ftello64@plt+0x800c>
   197b0:	ldr	r0, [r6, #64]	; 0x40
   197b4:	bl	111f0 <free@plt>
   197b8:	b	194e4 <ftello64@plt+0x8000>
   197bc:	ldr	r8, [r6, #88]	; 0x58
   197c0:	mov	r0, r8
   197c4:	bl	11388 <strlen@plt>
   197c8:	add	r0, r0, #1
   197cc:	bl	11310 <malloc@plt>
   197d0:	cmp	r0, #0
   197d4:	str	r0, [r6, #76]	; 0x4c
   197d8:	beq	18e60 <ftello64@plt+0x797c>
   197dc:	mov	r1, r8
   197e0:	bl	112c8 <strcpy@plt>
   197e4:	ldr	r3, [r9]
   197e8:	b	1907c <ftello64@plt+0x7b98>
   197ec:	ldr	ip, [sp, #72]	; 0x48
   197f0:	movw	r0, #13260	; 0x33cc
   197f4:	movt	r0, #2
   197f8:	ldr	r1, [ip, #84]	; 0x54
   197fc:	bl	123f4 <ftello64@plt+0xf10>
   19800:	movw	r0, #13292	; 0x33ec
   19804:	movw	r1, #12292	; 0x3004
   19808:	movt	r0, #2
   1980c:	movt	r1, #2
   19810:	bl	123f4 <ftello64@plt+0xf10>
   19814:	movw	r2, #28108	; 0x6dcc
   19818:	movw	r3, #28000	; 0x6d60
   1981c:	movt	r2, #3
   19820:	movt	r3, #3
   19824:	str	r9, [sp]
   19828:	ldr	r0, [r2]
   1982c:	ldrd	r2, [r3]
   19830:	bl	1140c <fseeko64@plt>
   19834:	ldrh	r3, [r6, #34]	; 0x22
   19838:	cmp	r3, #0
   1983c:	beq	19848 <ftello64@plt+0x8364>
   19840:	ldr	r0, [r6, #64]	; 0x40
   19844:	bl	111f0 <free@plt>
   19848:	ldrh	r3, [r6, #32]
   1984c:	cmp	r3, #0
   19850:	bne	19874 <ftello64@plt+0x8390>
   19854:	ldr	r0, [r6, #88]	; 0x58
   19858:	cmp	r0, #0
   1985c:	beq	19864 <ftello64@plt+0x8380>
   19860:	bl	111f0 <free@plt>
   19864:	mov	r0, r6
   19868:	bl	111f0 <free@plt>
   1986c:	mov	r0, #3
   19870:	b	18b90 <ftello64@plt+0x76ac>
   19874:	ldr	r0, [r6, #76]	; 0x4c
   19878:	bl	111f0 <free@plt>
   1987c:	ldrh	r3, [r6, #32]
   19880:	cmp	r3, #0
   19884:	beq	19854 <ftello64@plt+0x8370>
   19888:	ldr	r0, [r6, #60]	; 0x3c
   1988c:	bl	111f0 <free@plt>
   19890:	b	19854 <ftello64@plt+0x8370>
   19894:	ldr	fp, [sp, #72]	; 0x48
   19898:	mov	r2, #0
   1989c:	movw	r3, #11828	; 0x2e34
   198a0:	movt	r3, #2
   198a4:	ldrd	r0, [fp, #16]
   198a8:	bl	1e97c <ftello64@plt+0xd498>
   198ac:	mov	r1, #1
   198b0:	movw	r2, #5105	; 0x13f1
   198b4:	movw	r3, #13336	; 0x3418
   198b8:	movt	r3, #2
   198bc:	str	r0, [sp]
   198c0:	movw	r0, #28940	; 0x710c
   198c4:	movt	r0, #3
   198c8:	bl	113c4 <__sprintf_chk@plt>
   198cc:	movw	r0, #28940	; 0x710c
   198d0:	mov	r1, #1
   198d4:	movt	r0, #3
   198d8:	bl	12164 <ftello64@plt+0xc80>
   198dc:	cmp	r4, #11
   198e0:	bne	19514 <ftello64@plt+0x8030>
   198e4:	ldr	r1, [fp, #84]	; 0x54
   198e8:	movw	r0, #13348	; 0x3424
   198ec:	movt	r0, #2
   198f0:	bl	123f4 <ftello64@plt+0xf10>
   198f4:	ldrd	r0, [r6, #16]
   198f8:	mov	r2, #0
   198fc:	movw	r3, #11828	; 0x2e34
   19900:	movt	r3, #2
   19904:	bl	1e97c <ftello64@plt+0xd498>
   19908:	movw	r1, #27952	; 0x6d30
   1990c:	movt	r1, #3
   19910:	mov	r2, #0
   19914:	movw	r3, #11828	; 0x2e34
   19918:	movt	r3, #2
   1991c:	mov	r6, r0
   19920:	ldrd	r0, [r1]
   19924:	bl	1e97c <ftello64@plt+0xd498>
   19928:	mov	r1, #1
   1992c:	movw	r2, #5105	; 0x13f1
   19930:	str	r6, [sp]
   19934:	movw	r3, #13368	; 0x3438
   19938:	movt	r3, #2
   1993c:	str	r0, [sp, #4]
   19940:	movw	r0, #28940	; 0x710c
   19944:	movt	r0, #3
   19948:	bl	113c4 <__sprintf_chk@plt>
   1994c:	movw	r0, #28940	; 0x710c
   19950:	movw	r1, #12292	; 0x3004
   19954:	movt	r0, #3
   19958:	movt	r1, #2
   1995c:	bl	123f4 <ftello64@plt+0xf10>
   19960:	mov	r0, r4
   19964:	b	18b90 <ftello64@plt+0x76ac>
   19968:	movw	r3, #28108	; 0x6dcc
   1996c:	movw	r7, #28000	; 0x6d60
   19970:	movt	r3, #3
   19974:	movt	r7, #3
   19978:	movw	r1, #28336	; 0x6eb0
   1997c:	movt	r1, #3
   19980:	ldr	r0, [r3]
   19984:	mov	ip, #0
   19988:	ldrd	r2, [r7]
   1998c:	str	ip, [sp]
   19990:	str	ip, [r1]
   19994:	bl	1140c <fseeko64@plt>
   19998:	cmp	r0, #0
   1999c:	beq	199b0 <ftello64@plt+0x84cc>
   199a0:	movw	r1, #13232	; 0x33b0
   199a4:	mov	r0, #14
   199a8:	movt	r1, #2
   199ac:	bl	12268 <ftello64@plt+0xd84>
   199b0:	ldrd	r2, [r7]
   199b4:	strd	r2, [r9]
   199b8:	ldr	r9, [sp, #76]	; 0x4c
   199bc:	strd	r2, [r9]
   199c0:	b	192bc <ftello64@plt+0x7dd8>
   199c4:	b	11268 <unlink@plt>
   199c8:	push	{r4, lr}
   199cc:	movw	r4, #21616	; 0x5470
   199d0:	movt	r4, #3
   199d4:	sub	sp, sp, #112	; 0x70
   199d8:	mov	r1, r0
   199dc:	mov	r0, #3
   199e0:	ldr	r3, [r4]
   199e4:	mov	r2, sp
   199e8:	str	r3, [sp, #108]	; 0x6c
   199ec:	bl	11490 <__xstat64@plt>
   199f0:	ldr	r2, [sp, #108]	; 0x6c
   199f4:	ldr	r3, [r4]
   199f8:	cmp	r0, #0
   199fc:	ldreq	r0, [sp, #16]
   19a00:	movne	r0, #0
   19a04:	cmp	r2, r3
   19a08:	bne	19a14 <ftello64@plt+0x8530>
   19a0c:	add	sp, sp, #112	; 0x70
   19a10:	pop	{r4, pc}
   19a14:	bl	11250 <__stack_chk_fail@plt>
   19a18:	b	11478 <chmod@plt>
   19a1c:	movw	r3, #28156	; 0x6dfc
   19a20:	movt	r3, #3
   19a24:	push	{r4, r5, r6, lr}
   19a28:	ldr	r5, [r3]
   19a2c:	cmp	r5, #0
   19a30:	beq	19ac0 <ftello64@plt+0x85dc>
   19a34:	mov	r0, r5
   19a38:	bl	11388 <strlen@plt>
   19a3c:	mov	r6, r0
   19a40:	add	r0, r0, #12
   19a44:	bl	11310 <malloc@plt>
   19a48:	subs	r4, r0, #0
   19a4c:	beq	19ad4 <ftello64@plt+0x85f0>
   19a50:	mov	r1, r5
   19a54:	add	r2, r6, #1
   19a58:	bl	11214 <memcpy@plt>
   19a5c:	ldrb	r3, [r4]
   19a60:	cmp	r3, #0
   19a64:	beq	19a78 <ftello64@plt+0x8594>
   19a68:	add	r3, r4, r6
   19a6c:	ldrb	r3, [r3, #-1]
   19a70:	cmp	r3, #47	; 0x2f
   19a74:	beq	19a88 <ftello64@plt+0x85a4>
   19a78:	movw	r3, #4008	; 0xfa8
   19a7c:	movt	r3, #2
   19a80:	ldrh	r3, [r3]
   19a84:	strh	r3, [r4, r6]
   19a88:	mov	r0, r4
   19a8c:	mov	r5, r4
   19a90:	bl	11388 <strlen@plt>
   19a94:	movw	r3, #4012	; 0xfac
   19a98:	movt	r3, #2
   19a9c:	add	r2, r4, r0
   19aa0:	mov	ip, r0
   19aa4:	ldm	r3!, {r0, r1}
   19aa8:	ldrb	r3, [r3]
   19aac:	str	r0, [r4, ip]
   19ab0:	str	r1, [r2, #4]
   19ab4:	strb	r3, [r2, #8]
   19ab8:	mov	r0, r5
   19abc:	pop	{r4, r5, r6, pc}
   19ac0:	mov	r0, #12
   19ac4:	bl	11310 <malloc@plt>
   19ac8:	subs	r4, r0, #0
   19acc:	strbne	r5, [r4]
   19ad0:	bne	19a88 <ftello64@plt+0x85a4>
   19ad4:	mov	r5, #0
   19ad8:	b	19ab8 <ftello64@plt+0x85d4>
   19adc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19ae0:	sub	sp, sp, #20
   19ae4:	mov	r8, r0
   19ae8:	mov	r0, #16384	; 0x4000
   19aec:	str	r1, [sp, #12]
   19af0:	mov	sl, r2
   19af4:	mov	fp, r3
   19af8:	bl	11310 <malloc@plt>
   19afc:	subs	r6, r0, #0
   19b00:	moveq	r0, #4
   19b04:	beq	19bec <ftello64@plt+0x8708>
   19b08:	and	r7, sl, fp
   19b0c:	cmn	r7, #1
   19b10:	movne	r7, #0
   19b14:	moveq	r7, #1
   19b18:	orrs	r3, sl, fp
   19b1c:	beq	19be0 <ftello64@plt+0x86fc>
   19b20:	mvn	r2, #0
   19b24:	mvn	r3, #0
   19b28:	cmp	fp, r3
   19b2c:	cmpeq	sl, r2
   19b30:	mov	r4, #0
   19b34:	mov	r5, #0
   19b38:	strne	r8, [sp, #8]
   19b3c:	bne	19b70 <ftello64@plt+0x868c>
   19b40:	b	19c28 <ftello64@plt+0x8744>
   19b44:	bl	11298 <fwrite@plt>
   19b48:	cmp	r0, r9
   19b4c:	bne	19bf4 <ftello64@plt+0x8710>
   19b50:	adds	r4, r4, r0
   19b54:	adc	r5, r5, #0
   19b58:	cmp	fp, r5
   19b5c:	cmpeq	sl, r4
   19b60:	movls	r3, r7
   19b64:	orrhi	r3, r7, #1
   19b68:	cmp	r3, #0
   19b6c:	beq	19be0 <ftello64@plt+0x86fc>
   19b70:	mov	r2, sl
   19b74:	mov	r3, fp
   19b78:	subs	r2, r2, r4
   19b7c:	sbc	r3, r3, r5
   19b80:	mov	r9, #0
   19b84:	movw	r8, #16383	; 0x3fff
   19b88:	cmp	r3, r9
   19b8c:	cmpeq	r2, r8
   19b90:	ldr	r9, [sp, #8]
   19b94:	rsb	r0, r4, sl
   19b98:	movhi	r0, #16384	; 0x4000
   19b9c:	mov	r1, #16384	; 0x4000
   19ba0:	mov	r3, r0
   19ba4:	mov	r2, #1
   19ba8:	str	r9, [sp]
   19bac:	mov	r0, r6
   19bb0:	bl	11424 <__fread_chk@plt>
   19bb4:	mov	r1, #1
   19bb8:	ldr	r3, [sp, #12]
   19bbc:	subs	r9, r0, #0
   19bc0:	mov	r0, r6
   19bc4:	mov	r2, r9
   19bc8:	bne	19b44 <ftello64@plt+0x8660>
   19bcc:	ldr	r8, [sp, #8]
   19bd0:	mov	r0, r8
   19bd4:	bl	11208 <ferror@plt>
   19bd8:	cmp	r0, #0
   19bdc:	bne	19c8c <ftello64@plt+0x87a8>
   19be0:	mov	r0, r6
   19be4:	bl	111f0 <free@plt>
   19be8:	mov	r0, #0
   19bec:	add	sp, sp, #20
   19bf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19bf4:	mov	r0, r6
   19bf8:	bl	111f0 <free@plt>
   19bfc:	movw	r3, #28936	; 0x7108
   19c00:	movt	r3, #3
   19c04:	mov	r1, #1
   19c08:	mov	r2, #20
   19c0c:	movw	r0, #13668	; 0x3564
   19c10:	ldr	r3, [r3]
   19c14:	movt	r0, #2
   19c18:	bl	11298 <fwrite@plt>
   19c1c:	mov	r0, #10
   19c20:	add	sp, sp, #20
   19c24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c28:	ldr	sl, [sp, #12]
   19c2c:	b	19c58 <ftello64@plt+0x8774>
   19c30:	bl	11298 <fwrite@plt>
   19c34:	cmp	r0, r9
   19c38:	bne	19bf4 <ftello64@plt+0x8710>
   19c3c:	adds	r4, r4, r0
   19c40:	adc	r5, r5, #0
   19c44:	and	r3, r4, r5
   19c48:	adds	r3, r3, #1
   19c4c:	movne	r3, #1
   19c50:	orrs	r3, r7, r3
   19c54:	beq	19be0 <ftello64@plt+0x86fc>
   19c58:	mov	r1, #16384	; 0x4000
   19c5c:	mov	r2, #1
   19c60:	mov	r3, r1
   19c64:	str	r8, [sp]
   19c68:	mov	r0, r6
   19c6c:	bl	11424 <__fread_chk@plt>
   19c70:	mov	r1, #1
   19c74:	mov	r3, sl
   19c78:	subs	r9, r0, #0
   19c7c:	mov	r0, r6
   19c80:	mov	r2, r9
   19c84:	bne	19c30 <ftello64@plt+0x874c>
   19c88:	b	19bd0 <ftello64@plt+0x86ec>
   19c8c:	mov	r0, r6
   19c90:	bl	111f0 <free@plt>
   19c94:	mov	r0, #11
   19c98:	add	sp, sp, #20
   19c9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ca0:	push	{r4, r5, r6, r7, r8, r9, lr}
   19ca4:	movw	r4, #21616	; 0x5470
   19ca8:	movt	r4, #3
   19cac:	sub	sp, sp, #116	; 0x74
   19cb0:	mov	r5, r0
   19cb4:	mov	r7, r1
   19cb8:	ldr	r3, [r4]
   19cbc:	mov	r1, r0
   19cc0:	mov	r2, sp
   19cc4:	mov	r0, #3
   19cc8:	str	r3, [sp, #108]	; 0x6c
   19ccc:	bl	114cc <__lxstat64@plt>
   19cd0:	cmp	r0, #0
   19cd4:	bne	19d9c <ftello64@plt+0x88b8>
   19cd8:	ldr	r3, [sp, #20]
   19cdc:	cmp	r3, #1
   19ce0:	bls	19d7c <ftello64@plt+0x8898>
   19ce4:	movw	r1, #4192	; 0x1060
   19ce8:	mov	r0, r7
   19cec:	movt	r1, #2
   19cf0:	bl	11460 <fopen64@plt>
   19cf4:	subs	r6, r0, #0
   19cf8:	beq	19dd4 <ftello64@plt+0x88f0>
   19cfc:	movw	r1, #4024	; 0xfb8
   19d00:	mov	r0, r5
   19d04:	movt	r1, #2
   19d08:	bl	11460 <fopen64@plt>
   19d0c:	subs	r8, r0, #0
   19d10:	mov	r0, r6
   19d14:	beq	19dc8 <ftello64@plt+0x88e4>
   19d18:	mov	r1, r8
   19d1c:	mvn	r2, #0
   19d20:	mov	r3, #0
   19d24:	bl	19adc <ftello64@plt+0x85f8>
   19d28:	mov	r9, r0
   19d2c:	mov	r0, r6
   19d30:	bl	11400 <fclose@plt>
   19d34:	mov	r0, r8
   19d38:	bl	11400 <fclose@plt>
   19d3c:	subs	r6, r0, #0
   19d40:	bne	19dfc <ftello64@plt+0x8918>
   19d44:	cmp	r9, #0
   19d48:	beq	19e14 <ftello64@plt+0x8930>
   19d4c:	mov	r0, r5
   19d50:	bl	11268 <unlink@plt>
   19d54:	cmp	r9, #10
   19d58:	movne	r6, r9
   19d5c:	moveq	r6, #14
   19d60:	ldr	r2, [sp, #108]	; 0x6c
   19d64:	mov	r0, r6
   19d68:	ldr	r3, [r4]
   19d6c:	cmp	r2, r3
   19d70:	bne	19e20 <ftello64@plt+0x893c>
   19d74:	add	sp, sp, #116	; 0x74
   19d78:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19d7c:	ldr	r3, [sp, #16]
   19d80:	and	r3, r3, #61440	; 0xf000
   19d84:	cmp	r3, #40960	; 0xa000
   19d88:	beq	19ce4 <ftello64@plt+0x8800>
   19d8c:	mov	r0, r5
   19d90:	bl	11268 <unlink@plt>
   19d94:	cmp	r0, #0
   19d98:	bne	19dc0 <ftello64@plt+0x88dc>
   19d9c:	mov	r0, r7
   19da0:	mov	r1, r5
   19da4:	bl	1134c <rename@plt>
   19da8:	subs	r6, r0, #0
   19dac:	beq	19d60 <ftello64@plt+0x887c>
   19db0:	bl	113ac <__errno_location@plt>
   19db4:	ldr	r3, [r0]
   19db8:	cmp	r3, #18
   19dbc:	beq	19ce4 <ftello64@plt+0x8800>
   19dc0:	mov	r6, #15
   19dc4:	b	19d60 <ftello64@plt+0x887c>
   19dc8:	mov	r6, #15
   19dcc:	bl	11400 <fclose@plt>
   19dd0:	b	19d60 <ftello64@plt+0x887c>
   19dd4:	movw	r1, #28936	; 0x7108
   19dd8:	movt	r1, #3
   19ddc:	mov	r3, r7
   19de0:	movw	r2, #13692	; 0x357c
   19de4:	ldr	r0, [r1]
   19de8:	movt	r2, #2
   19dec:	mov	r1, #1
   19df0:	mov	r6, #10
   19df4:	bl	113e8 <__fprintf_chk@plt>
   19df8:	b	19d60 <ftello64@plt+0x887c>
   19dfc:	mov	r0, r5
   19e00:	bl	11268 <unlink@plt>
   19e04:	cmp	r9, #0
   19e08:	moveq	r6, #14
   19e0c:	beq	19d60 <ftello64@plt+0x887c>
   19e10:	b	19d54 <ftello64@plt+0x8870>
   19e14:	mov	r0, r7
   19e18:	bl	11268 <unlink@plt>
   19e1c:	b	19d60 <ftello64@plt+0x887c>
   19e20:	bl	11250 <__stack_chk_fail@plt>
   19e24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e28:	movw	r6, #28092	; 0x6dbc
   19e2c:	movt	r6, #3
   19e30:	movw	r9, #21616	; 0x5470
   19e34:	movt	r9, #3
   19e38:	sub	sp, sp, #1072	; 0x430
   19e3c:	ldr	sl, [r6]
   19e40:	sub	sp, sp, #4
   19e44:	ldr	r3, [r9]
   19e48:	add	r8, r0, #1
   19e4c:	mov	r0, sl
   19e50:	str	r3, [sp, #1068]	; 0x42c
   19e54:	bl	11388 <strlen@plt>
   19e58:	add	r0, r0, #40	; 0x28
   19e5c:	bl	11310 <malloc@plt>
   19e60:	subs	r4, r0, #0
   19e64:	beq	1a33c <ftello64@plt+0x8e58>
   19e68:	mov	r0, r4
   19e6c:	mov	r1, sl
   19e70:	bl	11244 <stpcpy@plt>
   19e74:	subs	r7, r0, r4
   19e78:	bmi	19ebc <ftello64@plt+0x89d8>
   19e7c:	ldrb	r3, [r0]
   19e80:	cmp	r3, #92	; 0x5c
   19e84:	cmpne	r3, #47	; 0x2f
   19e88:	beq	1a2b4 <ftello64@plt+0x8dd0>
   19e8c:	cmp	r3, #58	; 0x3a
   19e90:	addne	r3, r4, r7
   19e94:	bne	19eb4 <ftello64@plt+0x89d0>
   19e98:	b	1a2b4 <ftello64@plt+0x8dd0>
   19e9c:	ldrb	r2, [r3, #-1]!
   19ea0:	cmp	r2, #47	; 0x2f
   19ea4:	cmpne	r2, #92	; 0x5c
   19ea8:	beq	1a2b4 <ftello64@plt+0x8dd0>
   19eac:	cmp	r2, #58	; 0x3a
   19eb0:	beq	1a2b4 <ftello64@plt+0x8dd0>
   19eb4:	subs	r7, r7, #1
   19eb8:	bcs	19e9c <ftello64@plt+0x89b8>
   19ebc:	mov	r0, sl
   19ec0:	bl	11388 <strlen@plt>
   19ec4:	add	r0, r0, #1
   19ec8:	bl	11310 <malloc@plt>
   19ecc:	subs	r5, r0, #0
   19ed0:	beq	1a324 <ftello64@plt+0x8e40>
   19ed4:	mov	r0, sl
   19ed8:	bl	11388 <strlen@plt>
   19edc:	mov	fp, r0
   19ee0:	mov	r0, r4
   19ee4:	bl	11388 <strlen@plt>
   19ee8:	cmp	fp, r0
   19eec:	moveq	r3, #0
   19ef0:	strbeq	r3, [r5]
   19ef4:	beq	19f04 <ftello64@plt+0x8a20>
   19ef8:	add	r1, sl, r0
   19efc:	mov	r0, r5
   19f00:	bl	112c8 <strcpy@plt>
   19f04:	cmp	r7, #0
   19f08:	blt	1a2ec <ftello64@plt+0x8e08>
   19f0c:	movw	r3, #27944	; 0x6d28
   19f10:	movt	r3, #3
   19f14:	movw	r7, #28936	; 0x7108
   19f18:	movt	r7, #3
   19f1c:	ldr	r3, [r3]
   19f20:	cmp	r3, #0
   19f24:	bne	1a2dc <ftello64@plt+0x8df8>
   19f28:	mov	r3, r8
   19f2c:	mov	r1, #1
   19f30:	movw	r2, #13752	; 0x35b8
   19f34:	ldr	r0, [r7]
   19f38:	movt	r2, #2
   19f3c:	movw	r8, #21632	; 0x5480
   19f40:	bl	113e8 <__fprintf_chk@plt>
   19f44:	mov	r1, #1
   19f48:	mov	r2, #38	; 0x26
   19f4c:	ldr	r3, [r7]
   19f50:	movw	r0, #13772	; 0x35cc
   19f54:	movt	r0, #2
   19f58:	bl	11298 <fwrite@plt>
   19f5c:	mov	r1, #1
   19f60:	mov	r3, r4
   19f64:	movw	r2, #13924	; 0x3664
   19f68:	ldr	r0, [r7]
   19f6c:	movt	r2, #2
   19f70:	bl	113e8 <__fprintf_chk@plt>
   19f74:	movw	r0, #13812	; 0x35f4
   19f78:	mov	r1, #1
   19f7c:	movt	r0, #2
   19f80:	mov	r2, #60	; 0x3c
   19f84:	ldr	r3, [r7]
   19f88:	bl	11298 <fwrite@plt>
   19f8c:	movw	sl, #28092	; 0x6dbc
   19f90:	movt	r8, #3
   19f94:	movt	sl, #3
   19f98:	mov	r1, #1
   19f9c:	mov	r2, #34	; 0x22
   19fa0:	ldr	r3, [r7]
   19fa4:	movw	r0, #13876	; 0x3634
   19fa8:	movt	r0, #2
   19fac:	bl	11298 <fwrite@plt>
   19fb0:	ldr	r0, [r7]
   19fb4:	bl	111d8 <fflush@plt>
   19fb8:	mov	r1, #1024	; 0x400
   19fbc:	mov	r0, sp
   19fc0:	ldr	r2, [r8]
   19fc4:	bl	111fc <fgets@plt>
   19fc8:	ldrb	r1, [sp]
   19fcc:	cmp	r1, #0
   19fd0:	beq	1a220 <ftello64@plt+0x8d3c>
   19fd4:	cmp	r1, #10
   19fd8:	movne	r3, #0
   19fdc:	bne	19fec <ftello64@plt+0x8b08>
   19fe0:	b	1a200 <ftello64@plt+0x8d1c>
   19fe4:	cmp	r2, #10
   19fe8:	beq	1a204 <ftello64@plt+0x8d20>
   19fec:	add	r3, r3, #1
   19ff0:	ldrb	r2, [sp, r3]
   19ff4:	cmp	r2, #0
   19ff8:	bne	19fe4 <ftello64@plt+0x8b00>
   19ffc:	cmp	r1, #46	; 0x2e
   1a000:	beq	1a274 <ftello64@plt+0x8d90>
   1a004:	mov	r0, sp
   1a008:	bl	11388 <strlen@plt>
   1a00c:	cmp	r0, #0
   1a010:	blt	1a060 <ftello64@plt+0x8b7c>
   1a014:	add	r2, sp, #1072	; 0x430
   1a018:	add	r3, r2, r0
   1a01c:	ldrb	r3, [r3, #-1072]	; 0xfffffbd0
   1a020:	cmp	r3, #92	; 0x5c
   1a024:	cmpne	r3, #47	; 0x2f
   1a028:	beq	1a158 <ftello64@plt+0x8c74>
   1a02c:	cmp	r3, #58	; 0x3a
   1a030:	addne	r2, sp, #0
   1a034:	addne	r3, r2, r0
   1a038:	bne	1a058 <ftello64@plt+0x8b74>
   1a03c:	b	1a158 <ftello64@plt+0x8c74>
   1a040:	ldrb	r2, [r3, #-1]!
   1a044:	cmp	r2, #47	; 0x2f
   1a048:	cmpne	r2, #92	; 0x5c
   1a04c:	beq	1a158 <ftello64@plt+0x8c74>
   1a050:	cmp	r2, #58	; 0x3a
   1a054:	beq	1a158 <ftello64@plt+0x8c74>
   1a058:	subs	r0, r0, #1
   1a05c:	bcs	1a040 <ftello64@plt+0x8b5c>
   1a060:	ldr	r0, [r6]
   1a064:	bl	111f0 <free@plt>
   1a068:	movw	ip, #13732	; 0x35a4
   1a06c:	movt	ip, #2
   1a070:	mov	lr, sp
   1a074:	ldm	ip!, {r0, r1, r2, r3}
   1a078:	ldr	ip, [ip]
   1a07c:	stmia	lr!, {r0, r1, r2, r3}
   1a080:	mov	r0, r5
   1a084:	str	ip, [lr]
   1a088:	bl	11388 <strlen@plt>
   1a08c:	add	r0, r0, #40	; 0x28
   1a090:	bl	11310 <malloc@plt>
   1a094:	cmp	r0, #0
   1a098:	str	r0, [r6]
   1a09c:	beq	1a30c <ftello64@plt+0x8e28>
   1a0a0:	mov	r1, r5
   1a0a4:	bl	112c8 <strcpy@plt>
   1a0a8:	mov	r1, #1
   1a0ac:	mov	r3, sp
   1a0b0:	movw	r2, #13912	; 0x3658
   1a0b4:	ldr	r0, [r7]
   1a0b8:	movt	r2, #2
   1a0bc:	bl	113e8 <__fprintf_chk@plt>
   1a0c0:	mov	r0, r5
   1a0c4:	bl	111f0 <free@plt>
   1a0c8:	mov	r0, r4
   1a0cc:	bl	111f0 <free@plt>
   1a0d0:	ldr	fp, [r6]
   1a0d4:	mov	r0, fp
   1a0d8:	bl	11388 <strlen@plt>
   1a0dc:	add	r0, r0, #40	; 0x28
   1a0e0:	bl	11310 <malloc@plt>
   1a0e4:	subs	r4, r0, #0
   1a0e8:	beq	1a284 <ftello64@plt+0x8da0>
   1a0ec:	mov	r0, r4
   1a0f0:	mov	r1, fp
   1a0f4:	bl	11244 <stpcpy@plt>
   1a0f8:	subs	r3, r0, r4
   1a0fc:	bmi	1a128 <ftello64@plt+0x8c44>
   1a100:	ldrb	r2, [r0]
   1a104:	cmp	r2, #47	; 0x2f
   1a108:	addne	r2, r4, r3
   1a10c:	bne	1a120 <ftello64@plt+0x8c3c>
   1a110:	b	1a250 <ftello64@plt+0x8d6c>
   1a114:	ldrb	r1, [r2, #-1]!
   1a118:	cmp	r1, #47	; 0x2f
   1a11c:	beq	1a250 <ftello64@plt+0x8d6c>
   1a120:	subs	r3, r3, #1
   1a124:	bcs	1a114 <ftello64@plt+0x8c30>
   1a128:	mov	r0, fp
   1a12c:	bl	11388 <strlen@plt>
   1a130:	add	r0, r0, #1
   1a134:	bl	11310 <malloc@plt>
   1a138:	subs	r5, r0, #0
   1a13c:	beq	1a29c <ftello64@plt+0x8db8>
   1a140:	mov	r0, r4
   1a144:	bl	11388 <strlen@plt>
   1a148:	add	r1, fp, r0
   1a14c:	mov	r0, r5
   1a150:	bl	112c8 <strcpy@plt>
   1a154:	b	19f98 <ftello64@plt+0x8ab4>
   1a158:	add	r2, sp, #1072	; 0x430
   1a15c:	add	r3, r2, r0
   1a160:	ldr	r0, [r6]
   1a164:	mov	r2, #0
   1a168:	strb	r2, [r3, #-1071]	; 0xfffffbd1
   1a16c:	bl	111f0 <free@plt>
   1a170:	mov	r0, sp
   1a174:	bl	11388 <strlen@plt>
   1a178:	cmp	r0, #0
   1a17c:	blt	1a1b4 <ftello64@plt+0x8cd0>
   1a180:	add	r2, sp, #1072	; 0x430
   1a184:	add	r3, r2, r0
   1a188:	ldrb	r3, [r3, #-1072]	; 0xfffffbd0
   1a18c:	cmp	r3, #47	; 0x2f
   1a190:	addne	r2, sp, #0
   1a194:	addne	r3, r2, r0
   1a198:	bne	1a1ac <ftello64@plt+0x8cc8>
   1a19c:	b	1a260 <ftello64@plt+0x8d7c>
   1a1a0:	ldrb	r2, [r3, #-1]!
   1a1a4:	cmp	r2, #47	; 0x2f
   1a1a8:	beq	1a260 <ftello64@plt+0x8d7c>
   1a1ac:	subs	r0, r0, #1
   1a1b0:	bcs	1a1a0 <ftello64@plt+0x8cbc>
   1a1b4:	mov	r3, #0
   1a1b8:	strb	r3, [sp]
   1a1bc:	mov	r0, sp
   1a1c0:	bl	11388 <strlen@plt>
   1a1c4:	mov	fp, r0
   1a1c8:	mov	r0, r5
   1a1cc:	bl	11388 <strlen@plt>
   1a1d0:	add	r0, fp, r0
   1a1d4:	add	r0, r0, #40	; 0x28
   1a1d8:	bl	11310 <malloc@plt>
   1a1dc:	cmp	r0, #0
   1a1e0:	str	r0, [r6]
   1a1e4:	beq	1a2c4 <ftello64@plt+0x8de0>
   1a1e8:	mov	r1, sp
   1a1ec:	bl	112c8 <strcpy@plt>
   1a1f0:	ldr	r0, [r6]
   1a1f4:	mov	r1, r5
   1a1f8:	bl	112a4 <strcat@plt>
   1a1fc:	b	1a0a8 <ftello64@plt+0x8bc4>
   1a200:	mov	r3, #0
   1a204:	add	r2, sp, #1072	; 0x430
   1a208:	add	r3, r2, r3
   1a20c:	mov	r2, #0
   1a210:	strb	r2, [r3, #-1072]	; 0xfffffbd0
   1a214:	ldrb	r1, [sp]
   1a218:	cmp	r1, r2
   1a21c:	bne	19ffc <ftello64@plt+0x8b18>
   1a220:	mov	r0, r4
   1a224:	bl	111f0 <free@plt>
   1a228:	mov	r0, r5
   1a22c:	bl	111f0 <free@plt>
   1a230:	ldr	r2, [sp, #1068]	; 0x42c
   1a234:	ldr	r3, [r9]
   1a238:	mov	r0, #1
   1a23c:	cmp	r2, r3
   1a240:	bne	1a354 <ftello64@plt+0x8e70>
   1a244:	add	sp, sp, #1072	; 0x430
   1a248:	add	sp, sp, #4
   1a24c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a250:	add	r3, r4, r3
   1a254:	mov	r2, #0
   1a258:	strb	r2, [r3, #1]
   1a25c:	b	1a128 <ftello64@plt+0x8c44>
   1a260:	add	r3, sp, #1072	; 0x430
   1a264:	add	r0, r3, r0
   1a268:	mov	r3, #0
   1a26c:	strb	r3, [r0, #-1071]	; 0xfffffbd1
   1a270:	b	1a1bc <ftello64@plt+0x8cd8>
   1a274:	ldrb	r3, [sp, #1]
   1a278:	cmp	r3, #0
   1a27c:	strbeq	r3, [sp]
   1a280:	b	1a004 <ftello64@plt+0x8b20>
   1a284:	movw	r1, #13720	; 0x3598
   1a288:	mov	r0, #4
   1a28c:	movt	r1, #2
   1a290:	bl	12268 <ftello64@plt+0xd84>
   1a294:	ldr	fp, [sl]
   1a298:	b	1a0ec <ftello64@plt+0x8c08>
   1a29c:	movw	r1, #13720	; 0x3598
   1a2a0:	mov	r0, #4
   1a2a4:	movt	r1, #2
   1a2a8:	bl	12268 <ftello64@plt+0xd84>
   1a2ac:	ldr	fp, [r6]
   1a2b0:	b	1a140 <ftello64@plt+0x8c5c>
   1a2b4:	add	r3, r4, r7
   1a2b8:	mov	r2, #0
   1a2bc:	strb	r2, [r3, #1]
   1a2c0:	b	19ebc <ftello64@plt+0x89d8>
   1a2c4:	mov	r0, #4
   1a2c8:	movw	r1, #13720	; 0x3598
   1a2cc:	movt	r1, #2
   1a2d0:	bl	12268 <ftello64@plt+0xd84>
   1a2d4:	ldr	r0, [sl]
   1a2d8:	b	1a1e8 <ftello64@plt+0x8d04>
   1a2dc:	ldr	r1, [r7]
   1a2e0:	mov	r0, #10
   1a2e4:	bl	11448 <fputc@plt>
   1a2e8:	b	19f28 <ftello64@plt+0x8a44>
   1a2ec:	movw	ip, #13732	; 0x35a4
   1a2f0:	movt	ip, #2
   1a2f4:	mov	lr, r4
   1a2f8:	ldm	ip!, {r0, r1, r2, r3}
   1a2fc:	ldr	ip, [ip]
   1a300:	stmia	lr!, {r0, r1, r2, r3}
   1a304:	str	ip, [lr]
   1a308:	b	19f0c <ftello64@plt+0x8a28>
   1a30c:	mov	r0, #4
   1a310:	movw	r1, #13720	; 0x3598
   1a314:	movt	r1, #2
   1a318:	bl	12268 <ftello64@plt+0xd84>
   1a31c:	ldr	r0, [sl]
   1a320:	b	1a0a0 <ftello64@plt+0x8bbc>
   1a324:	movw	r1, #13720	; 0x3598
   1a328:	mov	r0, #4
   1a32c:	movt	r1, #2
   1a330:	bl	12268 <ftello64@plt+0xd84>
   1a334:	ldr	sl, [r6]
   1a338:	b	19ed4 <ftello64@plt+0x89f0>
   1a33c:	movw	r1, #13720	; 0x3598
   1a340:	mov	r0, #4
   1a344:	movt	r1, #2
   1a348:	bl	12268 <ftello64@plt+0xd84>
   1a34c:	ldr	sl, [r6]
   1a350:	b	19e68 <ftello64@plt+0x8984>
   1a354:	bl	11250 <__stack_chk_fail@plt>
   1a358:	movw	r3, #28084	; 0x6db4
   1a35c:	movt	r3, #3
   1a360:	push	{r4, r5, r6, r7, lr}
   1a364:	movw	r4, #21616	; 0x5470
   1a368:	movt	r4, #3
   1a36c:	ldr	r3, [r3]
   1a370:	add	r5, r1, #1
   1a374:	sub	sp, sp, #28
   1a378:	ldr	r2, [r4]
   1a37c:	cmp	r5, r3
   1a380:	mov	r6, r0
   1a384:	str	r2, [sp, #20]
   1a388:	beq	1a430 <ftello64@plt+0x8f4c>
   1a38c:	movw	r3, #34463	; 0x869f
   1a390:	movt	r3, #1
   1a394:	cmp	r5, r3
   1a398:	bhi	1a41c <ftello64@plt+0x8f38>
   1a39c:	mov	r1, #1
   1a3a0:	mov	r2, #6
   1a3a4:	str	r5, [sp]
   1a3a8:	movw	r3, #13976	; 0x3698
   1a3ac:	add	r0, sp, #12
   1a3b0:	movt	r3, #2
   1a3b4:	bl	113c4 <__sprintf_chk@plt>
   1a3b8:	mov	r0, r6
   1a3bc:	bl	11388 <strlen@plt>
   1a3c0:	sub	r7, r0, #3
   1a3c4:	add	r0, sp, #12
   1a3c8:	bl	11388 <strlen@plt>
   1a3cc:	add	r0, r7, r0
   1a3d0:	add	r0, r0, #1
   1a3d4:	bl	11310 <malloc@plt>
   1a3d8:	subs	r5, r0, #0
   1a3dc:	beq	1a458 <ftello64@plt+0x8f74>
   1a3e0:	mov	r1, r6
   1a3e4:	mov	r0, r5
   1a3e8:	bl	112c8 <strcpy@plt>
   1a3ec:	mov	r3, #0
   1a3f0:	add	r1, sp, #12
   1a3f4:	mov	r0, r5
   1a3f8:	strb	r3, [r5, r7]
   1a3fc:	bl	112a4 <strcat@plt>
   1a400:	mov	r0, r5
   1a404:	ldr	r2, [sp, #20]
   1a408:	ldr	r3, [r4]
   1a40c:	cmp	r2, r3
   1a410:	bne	1a480 <ftello64@plt+0x8f9c>
   1a414:	add	sp, sp, #28
   1a418:	pop	{r4, r5, r6, r7, pc}
   1a41c:	movw	r1, #13944	; 0x3678
   1a420:	mov	r0, #6
   1a424:	movt	r1, #2
   1a428:	bl	12268 <ftello64@plt+0xd84>
   1a42c:	b	1a39c <ftello64@plt+0x8eb8>
   1a430:	bl	11388 <strlen@plt>
   1a434:	add	r0, r0, #1
   1a438:	bl	11310 <malloc@plt>
   1a43c:	subs	r5, r0, #0
   1a440:	beq	1a46c <ftello64@plt+0x8f88>
   1a444:	mov	r1, r6
   1a448:	mov	r0, r5
   1a44c:	bl	112c8 <strcpy@plt>
   1a450:	mov	r0, r5
   1a454:	b	1a404 <ftello64@plt+0x8f20>
   1a458:	movw	r1, #13720	; 0x3598
   1a45c:	mov	r0, #4
   1a460:	movt	r1, #2
   1a464:	bl	12268 <ftello64@plt+0xd84>
   1a468:	b	1a3e0 <ftello64@plt+0x8efc>
   1a46c:	movw	r1, #13932	; 0x366c
   1a470:	mov	r0, #4
   1a474:	movt	r1, #2
   1a478:	bl	12268 <ftello64@plt+0xd84>
   1a47c:	b	1a444 <ftello64@plt+0x8f60>
   1a480:	bl	11250 <__stack_chk_fail@plt>
   1a484:	movw	ip, #21616	; 0x5470
   1a488:	movt	ip, #3
   1a48c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a490:	sub	sp, sp, #5120	; 0x1400
   1a494:	sub	sp, sp, #52	; 0x34
   1a498:	ldr	r3, [ip]
   1a49c:	movw	r6, #28100	; 0x6dc4
   1a4a0:	movt	r6, #3
   1a4a4:	add	lr, sp, #8192	; 0x2000
   1a4a8:	mov	r1, r0
   1a4ac:	str	r0, [sp, #16]
   1a4b0:	ldr	r0, [r6]
   1a4b4:	str	ip, [sp, #12]
   1a4b8:	str	r3, [lr, #-3028]	; 0xfffff42c
   1a4bc:	bl	1a358 <ftello64@plt+0x8e74>
   1a4c0:	ldr	r5, [r6]
   1a4c4:	mov	r7, r0
   1a4c8:	mov	r0, r5
   1a4cc:	bl	11388 <strlen@plt>
   1a4d0:	add	r0, r0, #40	; 0x28
   1a4d4:	bl	11310 <malloc@plt>
   1a4d8:	subs	r4, r0, #0
   1a4dc:	beq	1adcc <ftello64@plt+0x98e8>
   1a4e0:	mov	r0, r4
   1a4e4:	mov	r1, r5
   1a4e8:	bl	11244 <stpcpy@plt>
   1a4ec:	mvn	sl, r4
   1a4f0:	adds	sl, r0, sl
   1a4f4:	bpl	1a50c <ftello64@plt+0x9028>
   1a4f8:	b	1ad0c <ftello64@plt+0x9828>
   1a4fc:	cmp	r3, #58	; 0x3a
   1a500:	beq	1a51c <ftello64@plt+0x9038>
   1a504:	subs	sl, sl, #1
   1a508:	bcc	1ad0c <ftello64@plt+0x9828>
   1a50c:	ldrb	r3, [r4, sl]
   1a510:	cmp	r3, #47	; 0x2f
   1a514:	cmpne	r3, #92	; 0x5c
   1a518:	bne	1a4fc <ftello64@plt+0x9018>
   1a51c:	add	r3, r4, sl
   1a520:	mov	r2, #0
   1a524:	strb	r2, [r3, #1]
   1a528:	mov	r0, r5
   1a52c:	bl	11388 <strlen@plt>
   1a530:	add	r0, r0, #1
   1a534:	bl	11310 <malloc@plt>
   1a538:	subs	r9, r0, #0
   1a53c:	beq	1adb4 <ftello64@plt+0x98d0>
   1a540:	mov	r0, r5
   1a544:	bl	11388 <strlen@plt>
   1a548:	mov	fp, r0
   1a54c:	mov	r0, r4
   1a550:	bl	11388 <strlen@plt>
   1a554:	cmp	fp, r0
   1a558:	mov	r8, r0
   1a55c:	moveq	r3, #0
   1a560:	strbeq	r3, [r9]
   1a564:	beq	1a574 <ftello64@plt+0x9090>
   1a568:	mov	r0, r9
   1a56c:	add	r1, r5, r8
   1a570:	bl	112c8 <strcpy@plt>
   1a574:	mov	r0, r7
   1a578:	bl	11388 <strlen@plt>
   1a57c:	add	r0, r0, #1
   1a580:	bl	11310 <malloc@plt>
   1a584:	cmp	r0, #0
   1a588:	str	r0, [sp, #20]
   1a58c:	beq	1ade4 <ftello64@plt+0x9900>
   1a590:	mov	r0, r5
   1a594:	bl	11388 <strlen@plt>
   1a598:	cmp	r8, r0
   1a59c:	beq	1ac78 <ftello64@plt+0x9794>
   1a5a0:	add	r1, r7, r8
   1a5a4:	ldr	r0, [sp, #20]
   1a5a8:	bl	112c8 <strcpy@plt>
   1a5ac:	cmp	sl, #0
   1a5b0:	blt	1ac8c <ftello64@plt+0x97a8>
   1a5b4:	movw	r5, #28936	; 0x7108
   1a5b8:	movt	r5, #3
   1a5bc:	mov	r1, #1
   1a5c0:	mov	r2, #18
   1a5c4:	ldr	r3, [r5]
   1a5c8:	movw	r0, #13984	; 0x36a0
   1a5cc:	movt	r0, #2
   1a5d0:	movw	ip, #21632	; 0x5480
   1a5d4:	str	ip, [sp, #8]
   1a5d8:	bl	11298 <fwrite@plt>
   1a5dc:	ldr	ip, [sp, #8]
   1a5e0:	mov	r1, #1
   1a5e4:	mov	r3, r7
   1a5e8:	ldr	r0, [r5]
   1a5ec:	movw	r2, #13924	; 0x3664
   1a5f0:	movt	r2, #2
   1a5f4:	movt	ip, #3
   1a5f8:	str	ip, [sp, #8]
   1a5fc:	bl	113e8 <__fprintf_chk@plt>
   1a600:	movw	r8, #28368	; 0x6ed0
   1a604:	bl	11334 <__ctype_toupper_loc@plt>
   1a608:	movt	r8, #3
   1a60c:	mov	ip, #0
   1a610:	str	ip, [sp, #4]
   1a614:	mov	fp, r0
   1a618:	cmp	ip, #0
   1a61c:	bne	1a908 <ftello64@plt+0x9424>
   1a620:	ldr	sl, [r8]
   1a624:	movw	r0, #14004	; 0x36b4
   1a628:	cmp	sl, #1
   1a62c:	beq	1acac <ftello64@plt+0x97c8>
   1a630:	cmp	sl, #2
   1a634:	mov	r1, #1
   1a638:	movt	r0, #2
   1a63c:	mov	r2, #53	; 0x35
   1a640:	ldr	r3, [r5]
   1a644:	beq	1ab3c <ftello64@plt+0x9658>
   1a648:	bl	11298 <fwrite@plt>
   1a64c:	movw	r0, #14060	; 0x36ec
   1a650:	movt	r0, #2
   1a654:	mov	r1, #1
   1a658:	mov	r2, #34	; 0x22
   1a65c:	ldr	r3, [r5]
   1a660:	bl	11298 <fwrite@plt>
   1a664:	movw	r0, #14172	; 0x375c
   1a668:	mov	r1, #1
   1a66c:	movt	r0, #2
   1a670:	mov	r2, #44	; 0x2c
   1a674:	ldr	r3, [r5]
   1a678:	bl	11298 <fwrite@plt>
   1a67c:	ldr	r0, [r5]
   1a680:	bl	111d8 <fflush@plt>
   1a684:	ldr	ip, [sp, #8]
   1a688:	add	r0, sp, #24
   1a68c:	movw	r1, #5034	; 0x13aa
   1a690:	ldr	r2, [ip]
   1a694:	bl	111fc <fgets@plt>
   1a698:	add	r0, sp, #5120	; 0x1400
   1a69c:	movw	r3, #60392	; 0xebe8
   1a6a0:	add	r0, r0, #48	; 0x30
   1a6a4:	movt	r3, #65535	; 0xffff
   1a6a8:	ldrb	r3, [r0, r3]
   1a6ac:	uxtb	sl, r3
   1a6b0:	cmp	sl, #0
   1a6b4:	beq	1a6e8 <ftello64@plt+0x9204>
   1a6b8:	cmp	sl, #10
   1a6bc:	movne	r3, #0
   1a6c0:	bne	1a6d0 <ftello64@plt+0x91ec>
   1a6c4:	b	1a954 <ftello64@plt+0x9470>
   1a6c8:	cmp	r2, #10
   1a6cc:	beq	1a958 <ftello64@plt+0x9474>
   1a6d0:	add	r3, r3, #1
   1a6d4:	add	r1, sp, #24
   1a6d8:	ldrb	r1, [r1, r3]
   1a6dc:	uxtb	r2, r1
   1a6e0:	cmp	r2, #0
   1a6e4:	bne	1a6c8 <ftello64@plt+0x91e4>
   1a6e8:	ldr	r3, [fp]
   1a6ec:	ldr	r2, [r3, sl, lsl #2]
   1a6f0:	cmp	r2, #81	; 0x51
   1a6f4:	beq	1adac <ftello64@plt+0x98c8>
   1a6f8:	ldr	r3, [r8]
   1a6fc:	sub	r1, r3, #1
   1a700:	cmp	r1, #1
   1a704:	bls	1aa20 <ftello64@plt+0x953c>
   1a708:	cmp	r2, #67	; 0x43
   1a70c:	beq	1abd4 <ftello64@plt+0x96f0>
   1a710:	cmp	r3, #2
   1a714:	beq	1aa4c <ftello64@plt+0x9568>
   1a718:	cmp	sl, #0
   1a71c:	beq	1a9ac <ftello64@plt+0x94c8>
   1a720:	cmp	sl, #46	; 0x2e
   1a724:	beq	1ab1c <ftello64@plt+0x9638>
   1a728:	add	r0, sp, #24
   1a72c:	bl	11388 <strlen@plt>
   1a730:	cmp	r0, #0
   1a734:	blt	1aac8 <ftello64@plt+0x95e4>
   1a738:	add	r2, sp, #24
   1a73c:	add	ip, sp, #24
   1a740:	ldrb	r2, [r2, r0]
   1a744:	uxtb	r3, r2
   1a748:	add	r2, ip, r0
   1a74c:	cmp	r3, #92	; 0x5c
   1a750:	cmpne	r3, #47	; 0x2f
   1a754:	bne	1a774 <ftello64@plt+0x9290>
   1a758:	b	1a77c <ftello64@plt+0x9298>
   1a75c:	subs	r0, r0, #1
   1a760:	bcc	1aac8 <ftello64@plt+0x95e4>
   1a764:	ldrb	r3, [r2, #-1]!
   1a768:	cmp	r3, #47	; 0x2f
   1a76c:	cmpne	r3, #92	; 0x5c
   1a770:	beq	1a77c <ftello64@plt+0x9298>
   1a774:	cmp	r3, #58	; 0x3a
   1a778:	bne	1a75c <ftello64@plt+0x9278>
   1a77c:	add	lr, sp, #5120	; 0x1400
   1a780:	mov	r2, #0
   1a784:	add	lr, lr, #48	; 0x30
   1a788:	add	r3, lr, r0
   1a78c:	ldr	r0, [r6]
   1a790:	sub	r3, r3, #5120	; 0x1400
   1a794:	strb	r2, [r3, #-23]	; 0xffffffe9
   1a798:	bl	111f0 <free@plt>
   1a79c:	add	r0, sp, #24
   1a7a0:	bl	11388 <strlen@plt>
   1a7a4:	cmp	r0, #0
   1a7a8:	blt	1a7e0 <ftello64@plt+0x92fc>
   1a7ac:	add	r1, sp, #24
   1a7b0:	add	ip, sp, #24
   1a7b4:	add	r3, ip, r0
   1a7b8:	ldrb	r1, [r1, r0]
   1a7bc:	uxtb	r2, r1
   1a7c0:	cmp	r2, #47	; 0x2f
   1a7c4:	bne	1a7d8 <ftello64@plt+0x92f4>
   1a7c8:	b	1a990 <ftello64@plt+0x94ac>
   1a7cc:	ldrb	r2, [r3, #-1]!
   1a7d0:	cmp	r2, #47	; 0x2f
   1a7d4:	beq	1a990 <ftello64@plt+0x94ac>
   1a7d8:	subs	r0, r0, #1
   1a7dc:	bcs	1a7cc <ftello64@plt+0x92e8>
   1a7e0:	add	lr, sp, #5120	; 0x1400
   1a7e4:	movw	r3, #60392	; 0xebe8
   1a7e8:	add	lr, lr, #48	; 0x30
   1a7ec:	movt	r3, #65535	; 0xffff
   1a7f0:	mov	r2, #0
   1a7f4:	strb	r2, [lr, r3]
   1a7f8:	add	r0, sp, #24
   1a7fc:	movw	sl, #28100	; 0x6dc4
   1a800:	bl	11388 <strlen@plt>
   1a804:	movt	sl, #3
   1a808:	mov	r3, r0
   1a80c:	mov	r0, r9
   1a810:	str	r3, [sp]
   1a814:	bl	11388 <strlen@plt>
   1a818:	ldr	r3, [sp]
   1a81c:	add	r0, r3, r0
   1a820:	add	r0, r0, #40	; 0x28
   1a824:	bl	11310 <malloc@plt>
   1a828:	cmp	r0, #0
   1a82c:	str	r0, [r6]
   1a830:	beq	1ad94 <ftello64@plt+0x98b0>
   1a834:	add	r1, sp, #24
   1a838:	bl	112c8 <strcpy@plt>
   1a83c:	ldr	r0, [r6]
   1a840:	mov	r1, r9
   1a844:	bl	112a4 <strcat@plt>
   1a848:	mov	r0, r7
   1a84c:	movw	sl, #28100	; 0x6dc4
   1a850:	bl	111f0 <free@plt>
   1a854:	ldr	r1, [sp, #16]
   1a858:	ldr	r0, [r6]
   1a85c:	movt	sl, #3
   1a860:	bl	1a358 <ftello64@plt+0x8e74>
   1a864:	mov	r7, r0
   1a868:	mov	r0, r4
   1a86c:	bl	111f0 <free@plt>
   1a870:	ldr	r1, [r6]
   1a874:	mov	r0, r1
   1a878:	str	r1, [sp]
   1a87c:	bl	11388 <strlen@plt>
   1a880:	add	r0, r0, #40	; 0x28
   1a884:	bl	11310 <malloc@plt>
   1a888:	ldr	r1, [sp]
   1a88c:	subs	r4, r0, #0
   1a890:	beq	1ad7c <ftello64@plt+0x9898>
   1a894:	mov	r0, r4
   1a898:	bl	11244 <stpcpy@plt>
   1a89c:	subs	r3, r0, r4
   1a8a0:	bmi	1a8cc <ftello64@plt+0x93e8>
   1a8a4:	ldrb	r2, [r0]
   1a8a8:	cmp	r2, #47	; 0x2f
   1a8ac:	addne	r2, r4, r3
   1a8b0:	bne	1a8c4 <ftello64@plt+0x93e0>
   1a8b4:	b	1a980 <ftello64@plt+0x949c>
   1a8b8:	ldrb	r1, [r2, #-1]!
   1a8bc:	cmp	r1, #47	; 0x2f
   1a8c0:	beq	1a980 <ftello64@plt+0x949c>
   1a8c4:	subs	r3, r3, #1
   1a8c8:	bcs	1a8b8 <ftello64@plt+0x93d4>
   1a8cc:	movw	r1, #4192	; 0x1060
   1a8d0:	mov	r0, r7
   1a8d4:	movt	r1, #2
   1a8d8:	bl	11460 <fopen64@plt>
   1a8dc:	cmp	r0, #0
   1a8e0:	beq	1ab9c <ftello64@plt+0x96b8>
   1a8e4:	bl	11400 <fclose@plt>
   1a8e8:	movw	r2, #14420	; 0x3854
   1a8ec:	ldr	r0, [r5]
   1a8f0:	movt	r2, #2
   1a8f4:	mov	r1, #1
   1a8f8:	mov	r3, r7
   1a8fc:	bl	113e8 <__fprintf_chk@plt>
   1a900:	mov	ip, #1
   1a904:	str	ip, [sp, #4]
   1a908:	ldr	r3, [r5]
   1a90c:	mov	r1, #1
   1a910:	mov	r2, #53	; 0x35
   1a914:	movw	r0, #14004	; 0x36b4
   1a918:	movt	r0, #2
   1a91c:	bl	11298 <fwrite@plt>
   1a920:	ldr	r3, [r5]
   1a924:	mov	r1, #1
   1a928:	mov	r2, #34	; 0x22
   1a92c:	movw	r0, #14060	; 0x36ec
   1a930:	movt	r0, #2
   1a934:	bl	11298 <fwrite@plt>
   1a938:	movw	r0, #14096	; 0x3710
   1a93c:	mov	r1, #1
   1a940:	mov	r2, #40	; 0x28
   1a944:	ldr	r3, [r5]
   1a948:	movt	r0, #2
   1a94c:	bl	11298 <fwrite@plt>
   1a950:	b	1a67c <ftello64@plt+0x9198>
   1a954:	mov	r3, #0
   1a958:	add	r0, sp, #5120	; 0x1400
   1a95c:	movw	r2, #60392	; 0xebe8
   1a960:	add	ip, sp, #24
   1a964:	movt	r2, #65535	; 0xffff
   1a968:	add	r0, r0, #48	; 0x30
   1a96c:	mov	r1, #0
   1a970:	strb	r1, [ip, r3]
   1a974:	ldrb	r2, [r0, r2]
   1a978:	uxtb	sl, r2
   1a97c:	b	1a6e8 <ftello64@plt+0x9204>
   1a980:	add	r3, r4, r3
   1a984:	mov	r2, #0
   1a988:	strb	r2, [r3, #1]
   1a98c:	b	1a8cc <ftello64@plt+0x93e8>
   1a990:	add	lr, sp, #5120	; 0x1400
   1a994:	mov	r3, #0
   1a998:	add	lr, lr, #48	; 0x30
   1a99c:	add	r0, lr, r0
   1a9a0:	sub	r0, r0, #5120	; 0x1400
   1a9a4:	strb	r3, [r0, #-23]	; 0xffffffe9
   1a9a8:	b	1a7f8 <ftello64@plt+0x9314>
   1a9ac:	movw	r1, #4192	; 0x1060
   1a9b0:	mov	r0, r7
   1a9b4:	movt	r1, #2
   1a9b8:	bl	11460 <fopen64@plt>
   1a9bc:	cmp	r0, #0
   1a9c0:	beq	1ab9c <ftello64@plt+0x96b8>
   1a9c4:	bl	11400 <fclose@plt>
   1a9c8:	mov	r3, r7
   1a9cc:	mov	r1, #1
   1a9d0:	ldr	r0, [r5]
   1a9d4:	movw	r2, #14432	; 0x3860
   1a9d8:	movt	r2, #2
   1a9dc:	bl	113e8 <__fprintf_chk@plt>
   1a9e0:	mov	r0, r9
   1a9e4:	bl	111f0 <free@plt>
   1a9e8:	mov	r0, r4
   1a9ec:	bl	111f0 <free@plt>
   1a9f0:	ldr	r0, [sp, #20]
   1a9f4:	bl	111f0 <free@plt>
   1a9f8:	mov	r0, sl
   1a9fc:	ldr	ip, [sp, #12]
   1aa00:	add	r1, sp, #8192	; 0x2000
   1aa04:	ldr	r2, [r1, #-3028]	; 0xfffff42c
   1aa08:	ldr	r3, [ip]
   1aa0c:	cmp	r2, r3
   1aa10:	bne	1ae1c <ftello64@plt+0x9938>
   1aa14:	add	sp, sp, #5120	; 0x1400
   1aa18:	add	sp, sp, #52	; 0x34
   1aa1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aa20:	cmp	r2, #83	; 0x53
   1aa24:	bne	1a708 <ftello64@plt+0x9224>
   1aa28:	movw	r2, #28080	; 0x6db0
   1aa2c:	movt	r2, #3
   1aa30:	movw	r3, #28336	; 0x6eb0
   1aa34:	movt	r3, #3
   1aa38:	ldr	r2, [r2]
   1aa3c:	mov	r0, #3
   1aa40:	add	r2, r2, #1
   1aa44:	str	r2, [r3]
   1aa48:	b	1a9fc <ftello64@plt+0x9518>
   1aa4c:	cmp	r2, #69	; 0x45
   1aa50:	beq	1adfc <ftello64@plt+0x9918>
   1aa54:	cmp	r2, #90	; 0x5a
   1aa58:	bne	1a718 <ftello64@plt+0x9234>
   1aa5c:	ldr	ip, [sp, #16]
   1aa60:	movw	r3, #28084	; 0x6db4
   1aa64:	movt	r3, #3
   1aa68:	mov	r0, r7
   1aa6c:	add	r2, ip, #1
   1aa70:	movw	sl, #60392	; 0xebe8
   1aa74:	str	r2, [r3]
   1aa78:	bl	111f0 <free@plt>
   1aa7c:	ldr	r1, [sp, #16]
   1aa80:	movt	sl, #65535	; 0xffff
   1aa84:	ldr	r0, [r6]
   1aa88:	bl	1a358 <ftello64@plt+0x8e74>
   1aa8c:	add	lr, sp, #5120	; 0x1400
   1aa90:	add	lr, lr, #48	; 0x30
   1aa94:	movw	r2, #5034	; 0x13aa
   1aa98:	movw	r3, #5134	; 0x140e
   1aa9c:	mov	ip, #0
   1aaa0:	strb	ip, [lr, sl]
   1aaa4:	mov	r1, r0
   1aaa8:	mov	r7, r0
   1aaac:	add	r0, sp, #24
   1aab0:	bl	1119c <__strncat_chk@plt>
   1aab4:	add	r0, sp, #5120	; 0x1400
   1aab8:	add	r0, r0, #48	; 0x30
   1aabc:	ldrb	sl, [r0, sl]
   1aac0:	uxtb	sl, sl
   1aac4:	b	1a718 <ftello64@plt+0x9234>
   1aac8:	ldr	r0, [r6]
   1aacc:	movw	sl, #28100	; 0x6dc4
   1aad0:	bl	111f0 <free@plt>
   1aad4:	movw	ip, #13732	; 0x35a4
   1aad8:	movt	ip, #2
   1aadc:	add	lr, sp, #24
   1aae0:	movt	sl, #3
   1aae4:	ldm	ip!, {r0, r1, r2, r3}
   1aae8:	ldr	ip, [ip]
   1aaec:	stmia	lr!, {r0, r1, r2, r3}
   1aaf0:	mov	r0, r9
   1aaf4:	str	ip, [lr]
   1aaf8:	bl	11388 <strlen@plt>
   1aafc:	add	r0, r0, #40	; 0x28
   1ab00:	bl	11310 <malloc@plt>
   1ab04:	cmp	r0, #0
   1ab08:	str	r0, [r6]
   1ab0c:	beq	1ae04 <ftello64@plt+0x9920>
   1ab10:	mov	r1, r9
   1ab14:	bl	112c8 <strcpy@plt>
   1ab18:	b	1a848 <ftello64@plt+0x9364>
   1ab1c:	ldrb	r2, [sp, #25]
   1ab20:	movw	r3, #60392	; 0xebe8
   1ab24:	movt	r3, #65535	; 0xffff
   1ab28:	cmp	r2, #0
   1ab2c:	addeq	r1, sp, #5120	; 0x1400
   1ab30:	addeq	r1, r1, #48	; 0x30
   1ab34:	strbeq	r2, [r1, r3]
   1ab38:	b	1a728 <ftello64@plt+0x9244>
   1ab3c:	bl	11298 <fwrite@plt>
   1ab40:	mov	r1, #1
   1ab44:	mov	r2, #29
   1ab48:	ldr	r3, [r5]
   1ab4c:	movw	r0, #14140	; 0x373c
   1ab50:	movt	r0, #2
   1ab54:	bl	11298 <fwrite@plt>
   1ab58:	mov	r1, #1
   1ab5c:	mov	r2, #34	; 0x22
   1ab60:	ldr	r3, [r5]
   1ab64:	movw	r0, #14060	; 0x36ec
   1ab68:	movt	r0, #2
   1ab6c:	bl	11298 <fwrite@plt>
   1ab70:	mov	r1, #1
   1ab74:	mov	r2, #47	; 0x2f
   1ab78:	movw	r0, #14220	; 0x378c
   1ab7c:	ldr	r3, [r5]
   1ab80:	movt	r0, #2
   1ab84:	bl	11298 <fwrite@plt>
   1ab88:	movw	r0, #14268	; 0x37bc
   1ab8c:	mov	r1, #1
   1ab90:	movt	r0, #2
   1ab94:	mov	r2, #50	; 0x32
   1ab98:	b	1a65c <ftello64@plt+0x9178>
   1ab9c:	mov	r1, #1
   1aba0:	mov	r2, #24
   1aba4:	ldr	r3, [r5]
   1aba8:	movw	r0, #14392	; 0x3838
   1abac:	movt	r0, #2
   1abb0:	bl	11298 <fwrite@plt>
   1abb4:	movw	r2, #13924	; 0x3664
   1abb8:	ldr	r0, [r5]
   1abbc:	movt	r2, #2
   1abc0:	mov	r1, #1
   1abc4:	mov	r3, r7
   1abc8:	bl	113e8 <__fprintf_chk@plt>
   1abcc:	ldr	ip, [sp, #4]
   1abd0:	b	1a618 <ftello64@plt+0x9134>
   1abd4:	mov	r1, #1
   1abd8:	ldr	r3, [r5]
   1abdc:	movw	r0, #14320	; 0x37f0
   1abe0:	movt	r0, #2
   1abe4:	bl	11298 <fwrite@plt>
   1abe8:	ldr	r3, [r5]
   1abec:	mov	r1, #1
   1abf0:	mov	r2, #3
   1abf4:	movw	r0, #14388	; 0x3834
   1abf8:	movt	r0, #2
   1abfc:	bl	11298 <fwrite@plt>
   1ac00:	ldr	r0, [r5]
   1ac04:	bl	111d8 <fflush@plt>
   1ac08:	ldr	ip, [sp, #8]
   1ac0c:	add	r0, sp, #24
   1ac10:	movw	r1, #5034	; 0x13aa
   1ac14:	ldr	r2, [ip]
   1ac18:	bl	111fc <fgets@plt>
   1ac1c:	add	lr, sp, #5120	; 0x1400
   1ac20:	movw	r3, #60392	; 0xebe8
   1ac24:	add	lr, lr, #48	; 0x30
   1ac28:	movt	r3, #65535	; 0xffff
   1ac2c:	ldrb	r3, [lr, r3]
   1ac30:	uxtb	sl, r3
   1ac34:	cmp	sl, #0
   1ac38:	beq	1ad48 <ftello64@plt+0x9864>
   1ac3c:	cmp	sl, #10
   1ac40:	movne	r3, #0
   1ac44:	bne	1ac54 <ftello64@plt+0x9770>
   1ac48:	b	1ad18 <ftello64@plt+0x9834>
   1ac4c:	cmp	r2, #10
   1ac50:	beq	1ad1c <ftello64@plt+0x9838>
   1ac54:	add	r3, r3, #1
   1ac58:	add	ip, sp, #24
   1ac5c:	ldrb	ip, [ip, r3]
   1ac60:	uxtb	r2, ip
   1ac64:	cmp	r2, #0
   1ac68:	bne	1ac4c <ftello64@plt+0x9768>
   1ac6c:	mov	ip, #0
   1ac70:	str	ip, [sp, #4]
   1ac74:	b	1a720 <ftello64@plt+0x923c>
   1ac78:	ldr	ip, [sp, #20]
   1ac7c:	cmp	sl, #0
   1ac80:	mov	r3, #0
   1ac84:	strb	r3, [ip]
   1ac88:	bge	1a5b4 <ftello64@plt+0x90d0>
   1ac8c:	movw	ip, #13732	; 0x35a4
   1ac90:	movt	ip, #2
   1ac94:	mov	lr, r4
   1ac98:	ldm	ip!, {r0, r1, r2, r3}
   1ac9c:	ldr	ip, [ip]
   1aca0:	stmia	lr!, {r0, r1, r2, r3}
   1aca4:	str	ip, [lr]
   1aca8:	b	1a5b4 <ftello64@plt+0x90d0>
   1acac:	mov	r1, sl
   1acb0:	ldr	r3, [r5]
   1acb4:	mov	r2, #53	; 0x35
   1acb8:	movt	r0, #2
   1acbc:	bl	11298 <fwrite@plt>
   1acc0:	mov	r1, sl
   1acc4:	ldr	r3, [r5]
   1acc8:	mov	r2, #29
   1accc:	movw	r0, #14140	; 0x373c
   1acd0:	movt	r0, #2
   1acd4:	bl	11298 <fwrite@plt>
   1acd8:	mov	r1, sl
   1acdc:	ldr	r3, [r5]
   1ace0:	mov	r2, #34	; 0x22
   1ace4:	movw	r0, #14060	; 0x36ec
   1ace8:	movt	r0, #2
   1acec:	bl	11298 <fwrite@plt>
   1acf0:	mov	r1, sl
   1acf4:	movw	r0, #14172	; 0x375c
   1acf8:	mov	r2, #44	; 0x2c
   1acfc:	ldr	r3, [r5]
   1ad00:	movt	r0, #2
   1ad04:	bl	11298 <fwrite@plt>
   1ad08:	b	1a67c <ftello64@plt+0x9198>
   1ad0c:	mov	r3, #0
   1ad10:	strb	r3, [r4]
   1ad14:	b	1a528 <ftello64@plt+0x9044>
   1ad18:	mov	r3, #0
   1ad1c:	add	r0, sp, #24
   1ad20:	mov	r1, #0
   1ad24:	movw	r2, #60392	; 0xebe8
   1ad28:	movt	r2, #65535	; 0xffff
   1ad2c:	strb	r1, [r0, r3]
   1ad30:	add	r1, sp, #5120	; 0x1400
   1ad34:	add	r1, r1, #48	; 0x30
   1ad38:	ldrb	r2, [r1, r2]
   1ad3c:	uxtb	sl, r2
   1ad40:	cmp	sl, #0
   1ad44:	bne	1ac6c <ftello64@plt+0x9788>
   1ad48:	add	r0, sp, #24
   1ad4c:	mov	r1, r7
   1ad50:	movw	r2, #5134	; 0x140e
   1ad54:	mov	ip, #0
   1ad58:	str	ip, [sp, #4]
   1ad5c:	bl	112d4 <__strcpy_chk@plt>
   1ad60:	add	lr, sp, #5120	; 0x1400
   1ad64:	movw	r3, #60392	; 0xebe8
   1ad68:	add	lr, lr, #48	; 0x30
   1ad6c:	movt	r3, #65535	; 0xffff
   1ad70:	ldrb	r3, [lr, r3]
   1ad74:	uxtb	sl, r3
   1ad78:	b	1a718 <ftello64@plt+0x9234>
   1ad7c:	movw	r1, #13720	; 0x3598
   1ad80:	mov	r0, #4
   1ad84:	movt	r1, #2
   1ad88:	bl	12268 <ftello64@plt+0xd84>
   1ad8c:	ldr	r1, [sl]
   1ad90:	b	1a894 <ftello64@plt+0x93b0>
   1ad94:	mov	r0, #4
   1ad98:	movw	r1, #13720	; 0x3598
   1ad9c:	movt	r1, #2
   1ada0:	bl	12268 <ftello64@plt+0xd84>
   1ada4:	ldr	r0, [sl]
   1ada8:	b	1a834 <ftello64@plt+0x9350>
   1adac:	mov	r0, #9
   1adb0:	b	1a9fc <ftello64@plt+0x9518>
   1adb4:	movw	r1, #13720	; 0x3598
   1adb8:	mov	r0, #4
   1adbc:	movt	r1, #2
   1adc0:	bl	12268 <ftello64@plt+0xd84>
   1adc4:	ldr	r5, [r6]
   1adc8:	b	1a540 <ftello64@plt+0x905c>
   1adcc:	movw	r1, #13720	; 0x3598
   1add0:	mov	r0, #4
   1add4:	movt	r1, #2
   1add8:	bl	12268 <ftello64@plt+0xd84>
   1addc:	ldr	r5, [r6]
   1ade0:	b	1a4e0 <ftello64@plt+0x8ffc>
   1ade4:	movw	r1, #13720	; 0x3598
   1ade8:	mov	r0, #4
   1adec:	movt	r1, #2
   1adf0:	bl	12268 <ftello64@plt+0xd84>
   1adf4:	ldr	r5, [r6]
   1adf8:	b	1a590 <ftello64@plt+0x90ac>
   1adfc:	mov	r0, r3
   1ae00:	b	1a9fc <ftello64@plt+0x9518>
   1ae04:	mov	r0, #4
   1ae08:	movw	r1, #13720	; 0x3598
   1ae0c:	movt	r1, #2
   1ae10:	bl	12268 <ftello64@plt+0xd84>
   1ae14:	ldr	r0, [sl]
   1ae18:	b	1ab10 <ftello64@plt+0x962c>
   1ae1c:	bl	11250 <__stack_chk_fail@plt>
   1ae20:	push	{r4, r5, r6, r7, lr}
   1ae24:	movw	r4, #21616	; 0x5470
   1ae28:	movt	r4, #3
   1ae2c:	add	r5, r1, #1
   1ae30:	movw	r3, #34463	; 0x869f
   1ae34:	movt	r3, #1
   1ae38:	ldr	r2, [r4]
   1ae3c:	sub	sp, sp, #28
   1ae40:	cmp	r5, r3
   1ae44:	mov	r7, r0
   1ae48:	str	r2, [sp, #20]
   1ae4c:	bhi	1aed0 <ftello64@plt+0x99ec>
   1ae50:	mov	r1, #1
   1ae54:	mov	r2, #6
   1ae58:	str	r5, [sp]
   1ae5c:	movw	r3, #13976	; 0x3698
   1ae60:	add	r0, sp, #12
   1ae64:	movt	r3, #2
   1ae68:	bl	113c4 <__sprintf_chk@plt>
   1ae6c:	mov	r0, r7
   1ae70:	bl	11388 <strlen@plt>
   1ae74:	sub	r6, r0, #3
   1ae78:	add	r0, sp, #12
   1ae7c:	bl	11388 <strlen@plt>
   1ae80:	add	r0, r6, r0
   1ae84:	add	r0, r0, #1
   1ae88:	bl	11310 <malloc@plt>
   1ae8c:	subs	r5, r0, #0
   1ae90:	beq	1aee4 <ftello64@plt+0x9a00>
   1ae94:	mov	r1, r7
   1ae98:	mov	r0, r5
   1ae9c:	bl	112c8 <strcpy@plt>
   1aea0:	mov	r3, #0
   1aea4:	add	r1, sp, #12
   1aea8:	strb	r3, [r5, r6]
   1aeac:	mov	r0, r5
   1aeb0:	bl	112a4 <strcat@plt>
   1aeb4:	ldr	r2, [sp, #20]
   1aeb8:	ldr	r3, [r4]
   1aebc:	mov	r0, r5
   1aec0:	cmp	r2, r3
   1aec4:	bne	1aef8 <ftello64@plt+0x9a14>
   1aec8:	add	sp, sp, #28
   1aecc:	pop	{r4, r5, r6, r7, pc}
   1aed0:	movw	r1, #13944	; 0x3678
   1aed4:	mov	r0, #6
   1aed8:	movt	r1, #2
   1aedc:	bl	12268 <ftello64@plt+0xd84>
   1aee0:	b	1ae50 <ftello64@plt+0x996c>
   1aee4:	movw	r1, #13720	; 0x3598
   1aee8:	mov	r0, #4
   1aeec:	movt	r1, #2
   1aef0:	bl	12268 <ftello64@plt+0xd84>
   1aef4:	b	1ae94 <ftello64@plt+0x99b0>
   1aef8:	bl	11250 <__stack_chk_fail@plt>
   1aefc:	push	{r4, r5, r6, r7, r8, r9, lr}
   1af00:	movw	r5, #21616	; 0x5470
   1af04:	movt	r5, #3
   1af08:	add	r4, r0, #1
   1af0c:	movw	r3, #34463	; 0x869f
   1af10:	movt	r3, #1
   1af14:	ldr	r0, [r5]
   1af18:	sub	sp, sp, #28
   1af1c:	cmp	r4, r3
   1af20:	movw	r3, #28092	; 0x6dbc
   1af24:	movt	r3, #3
   1af28:	mov	r9, r1
   1af2c:	mov	r8, r2
   1af30:	str	r0, [sp, #20]
   1af34:	ldr	r7, [r3]
   1af38:	bhi	1affc <ftello64@plt+0x9b18>
   1af3c:	mov	r1, #1
   1af40:	mov	r2, #6
   1af44:	str	r4, [sp]
   1af48:	movw	r3, #13976	; 0x3698
   1af4c:	add	r0, sp, #12
   1af50:	movt	r3, #2
   1af54:	bl	113c4 <__sprintf_chk@plt>
   1af58:	mov	r0, r7
   1af5c:	bl	11388 <strlen@plt>
   1af60:	sub	r6, r0, #3
   1af64:	add	r0, sp, #12
   1af68:	bl	11388 <strlen@plt>
   1af6c:	add	r0, r6, r0
   1af70:	add	r0, r0, #1
   1af74:	bl	11310 <malloc@plt>
   1af78:	subs	r4, r0, #0
   1af7c:	beq	1b010 <ftello64@plt+0x9b2c>
   1af80:	mov	r1, r7
   1af84:	mov	r0, r4
   1af88:	bl	112c8 <strcpy@plt>
   1af8c:	mov	r3, #0
   1af90:	add	r1, sp, #12
   1af94:	strb	r3, [r4, r6]
   1af98:	mov	r0, r4
   1af9c:	bl	112a4 <strcat@plt>
   1afa0:	movw	r3, #27948	; 0x6d2c
   1afa4:	movt	r3, #3
   1afa8:	ldr	r3, [r3]
   1afac:	cmp	r3, #0
   1afb0:	beq	1afc4 <ftello64@plt+0x9ae0>
   1afb4:	movw	r0, #14448	; 0x3870
   1afb8:	mov	r1, r4
   1afbc:	movt	r0, #2
   1afc0:	bl	121dc <ftello64@plt+0xcf8>
   1afc4:	mov	r0, r9
   1afc8:	bl	11400 <fclose@plt>
   1afcc:	mov	r1, r4
   1afd0:	mov	r0, r8
   1afd4:	bl	12358 <ftello64@plt+0xe74>
   1afd8:	mov	r0, r4
   1afdc:	bl	1215c <ftello64@plt+0xc78>
   1afe0:	ldr	r2, [sp, #20]
   1afe4:	ldr	r3, [r5]
   1afe8:	mov	r0, #0
   1afec:	cmp	r2, r3
   1aff0:	bne	1b024 <ftello64@plt+0x9b40>
   1aff4:	add	sp, sp, #28
   1aff8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1affc:	movw	r1, #13944	; 0x3678
   1b000:	mov	r0, #6
   1b004:	movt	r1, #2
   1b008:	bl	12268 <ftello64@plt+0xd84>
   1b00c:	b	1af3c <ftello64@plt+0x9a58>
   1b010:	movw	r1, #13720	; 0x3598
   1b014:	mov	r0, #4
   1b018:	movt	r1, #2
   1b01c:	bl	12268 <ftello64@plt+0xd84>
   1b020:	b	1af80 <ftello64@plt+0x9a9c>
   1b024:	bl	11250 <__stack_chk_fail@plt>
   1b028:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b02c:	cmp	r3, #1
   1b030:	sub	sp, sp, #52	; 0x34
   1b034:	mov	r4, r3
   1b038:	mul	fp, r2, r1
   1b03c:	str	r1, [sp, #12]
   1b040:	str	r2, [sp, #16]
   1b044:	str	r0, [sp, #24]
   1b048:	beq	1b514 <ftello64@plt+0xa030>
   1b04c:	movw	r3, #27976	; 0x6d48
   1b050:	movt	r3, #3
   1b054:	ldrd	r8, [r3]
   1b058:	orrs	r0, r8, r9
   1b05c:	beq	1b214 <ftello64@plt+0x9d30>
   1b060:	movw	r3, #27992	; 0x6d58
   1b064:	movt	r3, #3
   1b068:	ldrd	r2, [r3]
   1b06c:	subs	r8, r8, r2
   1b070:	sbc	r9, r9, r3
   1b074:	mov	r2, fp
   1b078:	mov	r3, #0
   1b07c:	cmp	r9, r3
   1b080:	cmpeq	r8, r2
   1b084:	bcs	1b214 <ftello64@plt+0x9d30>
   1b088:	bic	r3, r4, #2
   1b08c:	cmp	r3, #1
   1b090:	bne	1b504 <ftello64@plt+0xa020>
   1b094:	cmp	r4, #2
   1b098:	mov	r8, #0
   1b09c:	bne	1b220 <ftello64@plt+0x9d3c>
   1b0a0:	movw	r3, #21304	; 0x5338
   1b0a4:	movt	r3, #3
   1b0a8:	ldr	r2, [r3]
   1b0ac:	cmn	r2, #1
   1b0b0:	beq	1b6b0 <ftello64@plt+0xa1cc>
   1b0b4:	movw	r2, #28040	; 0x6d88
   1b0b8:	movt	r2, #3
   1b0bc:	movw	r3, #28032	; 0x6d80
   1b0c0:	movt	r3, #3
   1b0c4:	ldrd	r0, [r2]
   1b0c8:	ldrd	r6, [r3]
   1b0cc:	adds	r0, r0, #1
   1b0d0:	adc	r1, r1, #0
   1b0d4:	strd	r0, [r2]
   1b0d8:	adds	r0, r6, #1
   1b0dc:	adc	r1, r7, #0
   1b0e0:	cmp	r8, #0
   1b0e4:	strd	r0, [r3]
   1b0e8:	streq	fp, [sp, #8]
   1b0ec:	beq	1b22c <ftello64@plt+0x9d48>
   1b0f0:	movw	r6, #28108	; 0x6dcc
   1b0f4:	movt	r6, #3
   1b0f8:	mov	r2, r8
   1b0fc:	ldr	r1, [sp, #12]
   1b100:	ldr	r3, [r6]
   1b104:	ldr	r0, [sp, #24]
   1b108:	bl	11298 <fwrite@plt>
   1b10c:	movw	ip, #27992	; 0x6d58
   1b110:	movt	ip, #3
   1b114:	mov	r1, #0
   1b118:	mov	r8, r0
   1b11c:	rsb	r2, r8, fp
   1b120:	str	r2, [sp, #8]
   1b124:	ldrd	r2, [ip]
   1b128:	adds	r2, r2, r0
   1b12c:	adc	r3, r3, r1
   1b130:	cmp	r4, #0
   1b134:	strd	r2, [ip]
   1b138:	bne	1b22c <ftello64@plt+0x9d48>
   1b13c:	movw	ip, #27952	; 0x6d30
   1b140:	movt	ip, #3
   1b144:	ldrd	r2, [ip]
   1b148:	adds	r2, r2, r0
   1b14c:	adc	r3, r3, r1
   1b150:	strd	r2, [ip]
   1b154:	ldr	ip, [sp, #8]
   1b158:	cmp	ip, #0
   1b15c:	bne	1b238 <ftello64@plt+0x9d54>
   1b160:	movw	r3, #28284	; 0x6e7c
   1b164:	movt	r3, #3
   1b168:	ldr	r3, [r3]
   1b16c:	cmp	r3, #0
   1b170:	beq	1b208 <ftello64@plt+0x9d24>
   1b174:	movw	r4, #28304	; 0x6e90
   1b178:	movt	r4, #3
   1b17c:	ldrd	r2, [r4]
   1b180:	cmp	r2, #1
   1b184:	sbcs	r0, r3, #0
   1b188:	blt	1b1ec <ftello64@plt+0x9d08>
   1b18c:	movw	r9, #28296	; 0x6e88
   1b190:	movt	r9, #3
   1b194:	mvn	r0, #0
   1b198:	mvn	r1, #0
   1b19c:	ldrd	r6, [r9]
   1b1a0:	cmp	r7, r1
   1b1a4:	cmpeq	r6, r0
   1b1a8:	beq	1b800 <ftello64@plt+0xa31c>
   1b1ac:	cmp	fp, #1000	; 0x3e8
   1b1b0:	bls	1b1ec <ftello64@plt+0x9d08>
   1b1b4:	ldr	ip, [sp, #12]
   1b1b8:	adds	r6, r6, #1
   1b1bc:	adc	r7, r7, #0
   1b1c0:	umull	r0, r1, r6, ip
   1b1c4:	mla	r1, ip, r7, r1
   1b1c8:	ldr	ip, [sp, #16]
   1b1cc:	umull	r4, r5, r0, ip
   1b1d0:	mla	r5, ip, r1, r5
   1b1d4:	cmp	r4, r2
   1b1d8:	sbcs	r0, r5, r3
   1b1dc:	strdlt	r6, [r9]
   1b1e0:	movge	r0, #0
   1b1e4:	movge	r1, #0
   1b1e8:	strdge	r0, [r9]
   1b1ec:	orrs	r1, r2, r3
   1b1f0:	beq	1b208 <ftello64@plt+0x9d24>
   1b1f4:	movw	ip, #28296	; 0x6e88
   1b1f8:	movt	ip, #3
   1b1fc:	ldrd	r2, [ip]
   1b200:	orrs	r0, r2, r3
   1b204:	beq	1b5d8 <ftello64@plt+0xa0f4>
   1b208:	mov	r0, r8
   1b20c:	add	sp, sp, #52	; 0x34
   1b210:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b214:	cmp	r4, #2
   1b218:	mov	r8, fp
   1b21c:	beq	1b0a0 <ftello64@plt+0x9bbc>
   1b220:	cmp	r8, #0
   1b224:	streq	fp, [sp, #8]
   1b228:	bne	1b0f0 <ftello64@plt+0x9c0c>
   1b22c:	ldr	ip, [sp, #8]
   1b230:	cmp	ip, #0
   1b234:	beq	1b160 <ftello64@plt+0x9c7c>
   1b238:	movw	sl, #27984	; 0x6d50
   1b23c:	movt	sl, #3
   1b240:	ldr	ip, [sl]
   1b244:	cmp	ip, #0
   1b248:	beq	1b61c <ftello64@plt+0xa138>
   1b24c:	movw	lr, #27960	; 0x6d38
   1b250:	movw	r9, #27992	; 0x6d58
   1b254:	movt	lr, #3
   1b258:	movt	r9, #3
   1b25c:	movw	r6, #28108	; 0x6dcc
   1b260:	movt	r6, #3
   1b264:	ldrd	r2, [lr]
   1b268:	ldrd	r0, [r9]
   1b26c:	adds	r2, r2, r0
   1b270:	adc	r3, r3, r1
   1b274:	cmp	ip, #1
   1b278:	strd	r2, [lr]
   1b27c:	beq	1b83c <ftello64@plt+0xa358>
   1b280:	cmp	ip, #2
   1b284:	beq	1b854 <ftello64@plt+0xa370>
   1b288:	cmp	ip, #1
   1b28c:	beq	1b574 <ftello64@plt+0xa090>
   1b290:	movw	ip, #28056	; 0x6d98
   1b294:	movt	ip, #3
   1b298:	str	ip, [sp, #20]
   1b29c:	ldr	r0, [ip]
   1b2a0:	movw	r7, #28112	; 0x6dd0
   1b2a4:	movt	r7, #3
   1b2a8:	ldr	r1, [r6]
   1b2ac:	mov	r5, #0
   1b2b0:	ldr	r2, [r7]
   1b2b4:	bl	1aefc <ftello64@plt+0x9a18>
   1b2b8:	ldr	r0, [r7]
   1b2bc:	str	r5, [r6]
   1b2c0:	bl	111f0 <free@plt>
   1b2c4:	ldr	r0, [sp, #20]
   1b2c8:	movw	r1, #28040	; 0x6d88
   1b2cc:	ldr	ip, [sl]
   1b2d0:	movt	r1, #3
   1b2d4:	mov	r2, #0
   1b2d8:	str	r5, [r7]
   1b2dc:	ldr	r3, [r0]
   1b2e0:	cmp	ip, #2
   1b2e4:	movw	r5, #27984	; 0x6d50
   1b2e8:	movt	r5, #3
   1b2ec:	add	r3, r3, #1
   1b2f0:	str	r3, [r0]
   1b2f4:	mov	r3, #0
   1b2f8:	strd	r2, [r1]
   1b2fc:	strd	r2, [r9]
   1b300:	beq	1b670 <ftello64@plt+0xa18c>
   1b304:	movw	r5, #28156	; 0x6dfc
   1b308:	movt	r5, #3
   1b30c:	str	fp, [sp, #44]	; 0x2c
   1b310:	sub	r4, r4, #1
   1b314:	mov	fp, r5
   1b318:	movw	r1, #34092	; 0x852c
   1b31c:	movw	r2, #28112	; 0x6dd0
   1b320:	movt	r1, #3
   1b324:	movt	r2, #3
   1b328:	movw	r3, #4008	; 0xfa8
   1b32c:	str	r4, [sp, #32]
   1b330:	movt	r3, #2
   1b334:	str	r1, [sp, #40]	; 0x28
   1b338:	str	r2, [sp, #36]	; 0x24
   1b33c:	str	r3, [sp, #28]
   1b340:	cmp	ip, #2
   1b344:	beq	1b768 <ftello64@plt+0xa284>
   1b348:	ldr	r4, [fp]
   1b34c:	cmp	r4, #0
   1b350:	beq	1b6dc <ftello64@plt+0xa1f8>
   1b354:	mov	r0, r4
   1b358:	bl	11388 <strlen@plt>
   1b35c:	add	r0, r0, #12
   1b360:	bl	11310 <malloc@plt>
   1b364:	cmp	r0, #0
   1b368:	str	r0, [r7]
   1b36c:	movne	r1, r4
   1b370:	beq	1b898 <ftello64@plt+0xa3b4>
   1b374:	bl	112c8 <strcpy@plt>
   1b378:	ldr	r4, [r7]
   1b37c:	ldrb	r3, [r4]
   1b380:	mov	r0, r4
   1b384:	cmp	r3, #0
   1b388:	beq	1b664 <ftello64@plt+0xa180>
   1b38c:	bl	11388 <strlen@plt>
   1b390:	mov	r2, r0
   1b394:	add	r0, r4, r0
   1b398:	ldrb	r3, [r0, #-1]
   1b39c:	cmp	r3, #47	; 0x2f
   1b3a0:	beq	1b3c0 <ftello64@plt+0x9edc>
   1b3a4:	ldr	ip, [sp, #28]
   1b3a8:	ldrh	r3, [ip]
   1b3ac:	strh	r3, [r0]
   1b3b0:	ldr	r4, [r7]
   1b3b4:	mov	r0, r4
   1b3b8:	bl	11388 <strlen@plt>
   1b3bc:	mov	r2, r0
   1b3c0:	movw	r3, #4012	; 0xfac
   1b3c4:	movt	r3, #2
   1b3c8:	add	ip, r4, r2
   1b3cc:	ldm	r3!, {r0, r1}
   1b3d0:	ldrb	r3, [r3]
   1b3d4:	str	r0, [r4, r2]
   1b3d8:	str	r1, [ip, #4]
   1b3dc:	strb	r3, [ip, #8]
   1b3e0:	ldr	r0, [r7]
   1b3e4:	bl	112f8 <mkstemp64@plt>
   1b3e8:	cmn	r0, #1
   1b3ec:	mov	r4, r0
   1b3f0:	beq	1b790 <ftello64@plt+0xa2ac>
   1b3f4:	mov	r0, r4
   1b3f8:	movw	r1, #4024	; 0xfb8
   1b3fc:	movt	r1, #2
   1b400:	movw	r4, #28108	; 0x6dcc
   1b404:	bl	11184 <fdopen@plt>
   1b408:	movt	r4, #3
   1b40c:	cmp	r0, #0
   1b410:	str	r0, [r6]
   1b414:	movne	r3, r0
   1b418:	beq	1b884 <ftello64@plt+0xa3a0>
   1b41c:	ldr	ip, [sp, #24]
   1b420:	mov	r1, #1
   1b424:	ldr	r2, [sp, #8]
   1b428:	mov	r5, #0
   1b42c:	add	r0, ip, r8
   1b430:	bl	11298 <fwrite@plt>
   1b434:	ldrd	r2, [r9]
   1b438:	ldr	ip, [sp, #32]
   1b43c:	adds	r2, r2, r0
   1b440:	add	r8, r8, r0
   1b444:	adc	r3, r3, r5
   1b448:	cmp	ip, #2
   1b44c:	strd	r2, [r9]
   1b450:	bls	1b46c <ftello64@plt+0x9f88>
   1b454:	movw	r1, #27952	; 0x6d30
   1b458:	movt	r1, #3
   1b45c:	ldrd	r2, [r1]
   1b460:	adds	r2, r2, r0
   1b464:	adc	r3, r3, r5
   1b468:	strd	r2, [r1]
   1b46c:	ldr	ip, [sp, #8]
   1b470:	cmp	ip, r0
   1b474:	bls	1b8c0 <ftello64@plt+0xa3dc>
   1b478:	ldr	r3, [sl]
   1b47c:	movw	r4, #27984	; 0x6d50
   1b480:	movt	r4, #3
   1b484:	cmp	r3, #2
   1b488:	beq	1b648 <ftello64@plt+0xa164>
   1b48c:	movw	r1, #14544	; 0x38d0
   1b490:	mov	r0, #14
   1b494:	movt	r1, #2
   1b498:	ldr	fp, [sp, #44]	; 0x2c
   1b49c:	bl	12268 <ftello64@plt+0xd84>
   1b4a0:	ldr	ip, [sp, #32]
   1b4a4:	cmp	ip, #2
   1b4a8:	bhi	1b160 <ftello64@plt+0x9c7c>
   1b4ac:	ldr	r3, [sl]
   1b4b0:	movw	r9, #28008	; 0x6d68
   1b4b4:	movt	r9, #3
   1b4b8:	cmp	r3, #1
   1b4bc:	beq	1b7a4 <ftello64@plt+0xa2c0>
   1b4c0:	ldr	ip, [sp, #20]
   1b4c4:	movw	r5, #28060	; 0x6d9c
   1b4c8:	movw	r3, #28012	; 0x6d6c
   1b4cc:	movt	r5, #3
   1b4d0:	movt	r3, #3
   1b4d4:	ldr	r0, [ip]
   1b4d8:	ldr	r4, [r7]
   1b4dc:	movw	r2, #28000	; 0x6d60
   1b4e0:	ldr	ip, [r6]
   1b4e4:	movt	r2, #3
   1b4e8:	str	r0, [r5]
   1b4ec:	mov	r1, #0
   1b4f0:	mov	r0, #0
   1b4f4:	str	r4, [r3]
   1b4f8:	str	ip, [r9]
   1b4fc:	strd	r0, [r2]
   1b500:	b	1b160 <ftello64@plt+0x9c7c>
   1b504:	cmp	r4, #2
   1b508:	bne	1b220 <ftello64@plt+0x9d3c>
   1b50c:	mov	r8, #0
   1b510:	b	1b0a0 <ftello64@plt+0x9bbc>
   1b514:	movw	r6, #28108	; 0x6dcc
   1b518:	movw	r2, #28056	; 0x6d98
   1b51c:	movt	r6, #3
   1b520:	movt	r2, #3
   1b524:	movw	r3, #27992	; 0x6d58
   1b528:	movt	r3, #3
   1b52c:	ldr	r0, [r6]
   1b530:	movw	r9, #28008	; 0x6d68
   1b534:	ldr	r1, [r2]
   1b538:	movt	r9, #3
   1b53c:	ldrd	r2, [r3]
   1b540:	movw	r5, #28060	; 0x6d9c
   1b544:	movw	r6, #28000	; 0x6d60
   1b548:	movt	r5, #3
   1b54c:	movt	r6, #3
   1b550:	movw	ip, #27952	; 0x6d30
   1b554:	movt	ip, #3
   1b558:	str	r0, [r9]
   1b55c:	str	r1, [r5]
   1b560:	mov	r0, #0
   1b564:	mov	r1, #0
   1b568:	strd	r2, [r6]
   1b56c:	strd	r0, [ip]
   1b570:	b	1b04c <ftello64@plt+0x9b68>
   1b574:	movw	r5, #28060	; 0x6d9c
   1b578:	movw	r0, #28056	; 0x6d98
   1b57c:	movt	r5, #3
   1b580:	movt	r0, #3
   1b584:	str	r0, [sp, #20]
   1b588:	ldr	r1, [r5]
   1b58c:	ldr	r0, [r0]
   1b590:	cmp	r1, r0
   1b594:	bne	1b2a0 <ftello64@plt+0x9dbc>
   1b598:	movw	r7, #28112	; 0x6dd0
   1b59c:	movt	r7, #3
   1b5a0:	ldr	r0, [sp, #20]
   1b5a4:	movw	r3, #28012	; 0x6d6c
   1b5a8:	ldr	lr, [r7]
   1b5ac:	movw	r2, #28040	; 0x6d88
   1b5b0:	movt	r3, #3
   1b5b4:	movt	r2, #3
   1b5b8:	add	r1, r1, #1
   1b5bc:	str	r1, [r0]
   1b5c0:	str	lr, [r3]
   1b5c4:	mov	r0, #0
   1b5c8:	mov	r1, #0
   1b5cc:	strd	r0, [r2]
   1b5d0:	strd	r0, [r9]
   1b5d4:	b	1b304 <ftello64@plt+0x9e20>
   1b5d8:	movw	r4, #28936	; 0x7108
   1b5dc:	movt	r4, #3
   1b5e0:	mov	r0, #46	; 0x2e
   1b5e4:	mov	r2, #1
   1b5e8:	ldr	r1, [r4]
   1b5ec:	mov	r3, #0
   1b5f0:	strd	r2, [ip]
   1b5f4:	bl	1128c <_IO_putc@plt>
   1b5f8:	ldr	r0, [r4]
   1b5fc:	bl	111d8 <fflush@plt>
   1b600:	movw	r3, #27944	; 0x6d28
   1b604:	movt	r3, #3
   1b608:	mov	r2, #1
   1b60c:	mov	r0, r8
   1b610:	str	r2, [r3]
   1b614:	add	sp, sp, #52	; 0x34
   1b618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b61c:	movw	r3, #28108	; 0x6dcc
   1b620:	movt	r3, #3
   1b624:	ldr	r0, [r3]
   1b628:	bl	11208 <ferror@plt>
   1b62c:	cmp	r0, #0
   1b630:	beq	1b160 <ftello64@plt+0x9c7c>
   1b634:	movw	r1, #14568	; 0x38e8
   1b638:	mov	r0, #14
   1b63c:	movt	r1, #2
   1b640:	bl	12268 <ftello64@plt+0xd84>
   1b644:	b	1b160 <ftello64@plt+0x9c7c>
   1b648:	movw	r0, #14544	; 0x38d0
   1b64c:	movw	r1, #12292	; 0x3004
   1b650:	movt	r0, #2
   1b654:	movt	r1, #2
   1b658:	bl	123f4 <ftello64@plt+0xf10>
   1b65c:	ldr	ip, [r4]
   1b660:	b	1b340 <ftello64@plt+0x9e5c>
   1b664:	bl	11388 <strlen@plt>
   1b668:	add	r0, r4, r0
   1b66c:	b	1b3a4 <ftello64@plt+0x9ec0>
   1b670:	movw	r3, #27968	; 0x6d40
   1b674:	movt	r3, #3
   1b678:	ldr	r3, [r3]
   1b67c:	cmp	r3, #0
   1b680:	beq	1b304 <ftello64@plt+0x9e20>
   1b684:	movw	r3, #28936	; 0x7108
   1b688:	movt	r3, #3
   1b68c:	mov	r0, #7
   1b690:	ldr	r1, [r3]
   1b694:	str	r3, [sp, #4]
   1b698:	bl	1128c <_IO_putc@plt>
   1b69c:	ldr	r3, [sp, #4]
   1b6a0:	ldr	r0, [r3]
   1b6a4:	bl	111d8 <fflush@plt>
   1b6a8:	ldr	ip, [r5]
   1b6ac:	b	1b304 <ftello64@plt+0x9e20>
   1b6b0:	movw	r0, #28056	; 0x6d98
   1b6b4:	movw	r1, #27992	; 0x6d58
   1b6b8:	movt	r0, #3
   1b6bc:	movt	r1, #3
   1b6c0:	movw	r2, #28048	; 0x6d90
   1b6c4:	movt	r2, #3
   1b6c8:	ldr	ip, [r0]
   1b6cc:	ldrd	r0, [r1]
   1b6d0:	str	ip, [r3]
   1b6d4:	strd	r0, [r2]
   1b6d8:	b	1b0b4 <ftello64@plt+0x9bd0>
   1b6dc:	ldr	ip, [sp, #40]	; 0x28
   1b6e0:	ldr	r4, [ip]
   1b6e4:	mov	r0, r4
   1b6e8:	bl	11388 <strlen@plt>
   1b6ec:	add	r0, r0, #12
   1b6f0:	bl	11310 <malloc@plt>
   1b6f4:	cmp	r0, #0
   1b6f8:	str	r0, [r7]
   1b6fc:	movne	r1, r4
   1b700:	beq	1b8f0 <ftello64@plt+0xa40c>
   1b704:	bl	112c8 <strcpy@plt>
   1b708:	ldr	r4, [r7]
   1b70c:	mov	r0, r4
   1b710:	bl	11388 <strlen@plt>
   1b714:	cmp	r0, #0
   1b718:	ble	1b74c <ftello64@plt+0xa268>
   1b71c:	add	r3, r4, r0
   1b720:	ldrb	r2, [r3, #-1]
   1b724:	cmp	r2, #47	; 0x2f
   1b728:	moveq	r0, r0
   1b72c:	bne	1b740 <ftello64@plt+0xa25c>
   1b730:	b	1b74c <ftello64@plt+0xa268>
   1b734:	ldrb	r2, [r3, #-1]
   1b738:	cmp	r2, #47	; 0x2f
   1b73c:	beq	1b74c <ftello64@plt+0xa268>
   1b740:	subs	r0, r0, #1
   1b744:	sub	r3, r3, #1
   1b748:	bne	1b734 <ftello64@plt+0xa250>
   1b74c:	mov	r3, #0
   1b750:	strb	r3, [r4, r0]
   1b754:	ldr	r4, [r7]
   1b758:	mov	r0, r4
   1b75c:	bl	11388 <strlen@plt>
   1b760:	mov	r2, r0
   1b764:	b	1b3c0 <ftello64@plt+0x9edc>
   1b768:	ldr	ip, [sp, #20]
   1b76c:	ldr	r0, [ip]
   1b770:	bl	19e24 <ftello64@plt+0x8940>
   1b774:	cmp	r0, #0
   1b778:	bne	1b348 <ftello64@plt+0x9e64>
   1b77c:	movw	r1, #14520	; 0x38b8
   1b780:	mov	r0, #9
   1b784:	movt	r1, #2
   1b788:	bl	12268 <ftello64@plt+0xd84>
   1b78c:	b	1b348 <ftello64@plt+0x9e64>
   1b790:	ldr	ip, [sp, #36]	; 0x24
   1b794:	mov	r0, #10
   1b798:	ldr	r1, [ip]
   1b79c:	bl	12268 <ftello64@plt+0xd84>
   1b7a0:	b	1b3f4 <ftello64@plt+0x9f10>
   1b7a4:	ldr	r1, [r9]
   1b7a8:	cmp	r1, #0
   1b7ac:	beq	1b4c0 <ftello64@plt+0x9fdc>
   1b7b0:	ldr	ip, [sp, #20]
   1b7b4:	movw	r5, #28060	; 0x6d9c
   1b7b8:	movt	r5, #3
   1b7bc:	movw	r4, #28056	; 0x6d98
   1b7c0:	movt	r4, #3
   1b7c4:	ldr	r3, [ip]
   1b7c8:	ldr	r0, [r5]
   1b7cc:	cmp	r0, r3
   1b7d0:	movw	r3, #28012	; 0x6d6c
   1b7d4:	movt	r3, #3
   1b7d8:	beq	1b4d8 <ftello64@plt+0x9ff4>
   1b7dc:	ldr	r2, [r3]
   1b7e0:	str	r3, [sp, #4]
   1b7e4:	bl	1aefc <ftello64@plt+0x9a18>
   1b7e8:	ldr	r3, [sp, #4]
   1b7ec:	ldr	r0, [r3]
   1b7f0:	bl	111f0 <free@plt>
   1b7f4:	ldr	r0, [r4]
   1b7f8:	ldr	r3, [sp, #4]
   1b7fc:	b	1b4d8 <ftello64@plt+0x9ff4>
   1b800:	movw	r5, #28936	; 0x7108
   1b804:	movt	r5, #3
   1b808:	mov	r0, #32
   1b80c:	ldr	r1, [r5]
   1b810:	bl	1128c <_IO_putc@plt>
   1b814:	ldr	r0, [r5]
   1b818:	bl	111d8 <fflush@plt>
   1b81c:	mov	r2, #1
   1b820:	mov	r3, #0
   1b824:	mov	r6, r2
   1b828:	str	r2, [r9]
   1b82c:	mov	r7, r3
   1b830:	str	r3, [r9, #4]
   1b834:	ldrd	r2, [r4]
   1b838:	b	1b1ac <ftello64@plt+0x9cc8>
   1b83c:	ldr	r0, [r6]
   1b840:	bl	11208 <ferror@plt>
   1b844:	cmp	r0, #0
   1b848:	bne	1b8c8 <ftello64@plt+0xa3e4>
   1b84c:	ldr	ip, [sl]
   1b850:	b	1b280 <ftello64@plt+0x9d9c>
   1b854:	ldr	r0, [r6]
   1b858:	bl	11208 <ferror@plt>
   1b85c:	cmp	r0, #0
   1b860:	beq	1b87c <ftello64@plt+0xa398>
   1b864:	ldrd	r2, [r9]
   1b868:	movw	r0, #65535	; 0xffff
   1b86c:	mov	r1, #0
   1b870:	cmp	r3, r1
   1b874:	cmpeq	r2, r0
   1b878:	bls	1b8dc <ftello64@plt+0xa3f8>
   1b87c:	ldr	ip, [sl]
   1b880:	b	1b288 <ftello64@plt+0x9da4>
   1b884:	mov	r0, #10
   1b888:	ldr	r1, [r7]
   1b88c:	bl	12268 <ftello64@plt+0xd84>
   1b890:	ldr	r3, [r4]
   1b894:	b	1b41c <ftello64@plt+0x9f38>
   1b898:	mov	r0, #4
   1b89c:	movw	r1, #3980	; 0xf8c
   1b8a0:	movt	r1, #2
   1b8a4:	bl	12268 <ftello64@plt+0xd84>
   1b8a8:	ldr	ip, [sp, #36]	; 0x24
   1b8ac:	movw	r2, #28156	; 0x6dfc
   1b8b0:	movt	r2, #3
   1b8b4:	ldr	r0, [ip]
   1b8b8:	ldr	r1, [r2]
   1b8bc:	b	1b374 <ftello64@plt+0x9e90>
   1b8c0:	ldr	fp, [sp, #44]	; 0x2c
   1b8c4:	b	1b4a0 <ftello64@plt+0x9fbc>
   1b8c8:	movw	r1, #14464	; 0x3880
   1b8cc:	mov	r0, #14
   1b8d0:	movt	r1, #2
   1b8d4:	bl	12268 <ftello64@plt+0xd84>
   1b8d8:	b	1b84c <ftello64@plt+0xa368>
   1b8dc:	movw	r1, #14488	; 0x3898
   1b8e0:	mov	r0, #14
   1b8e4:	movt	r1, #2
   1b8e8:	bl	12268 <ftello64@plt+0xd84>
   1b8ec:	b	1b87c <ftello64@plt+0xa398>
   1b8f0:	mov	r0, #4
   1b8f4:	movw	r1, #3980	; 0xf8c
   1b8f8:	movt	r1, #2
   1b8fc:	bl	12268 <ftello64@plt+0xd84>
   1b900:	ldr	ip, [sp, #36]	; 0x24
   1b904:	ldr	r0, [ip]
   1b908:	ldr	ip, [sp, #40]	; 0x28
   1b90c:	ldr	r1, [ip]
   1b910:	b	1b704 <ftello64@plt+0xa220>
   1b914:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b918:	sub	sp, sp, #140	; 0x8c
   1b91c:	strd	r0, [sp, #48]	; 0x30
   1b920:	mov	r0, #16384	; 0x4000
   1b924:	bl	11310 <malloc@plt>
   1b928:	subs	fp, r0, #0
   1b92c:	moveq	r0, #4
   1b930:	beq	1be1c <ftello64@plt+0xa938>
   1b934:	movw	r4, #28180	; 0x6e14
   1b938:	movt	r4, #3
   1b93c:	str	r4, [sp, #56]	; 0x38
   1b940:	ldr	r3, [r4]
   1b944:	cmp	r3, #0
   1b948:	bne	1c03c <ftello64@plt+0xab58>
   1b94c:	movw	r5, #28368	; 0x6ed0
   1b950:	movt	r5, #3
   1b954:	str	r5, [sp, #104]	; 0x68
   1b958:	ldr	r3, [r5]
   1b95c:	cmp	r3, #2
   1b960:	beq	1c114 <ftello64@plt+0xac30>
   1b964:	ldr	ip, [sp, #48]	; 0x30
   1b968:	mov	r2, #0
   1b96c:	ldr	lr, [sp, #52]	; 0x34
   1b970:	mov	r5, #0
   1b974:	str	r2, [sp, #44]	; 0x2c
   1b978:	and	r1, ip, lr
   1b97c:	cmn	r1, #1
   1b980:	movne	r4, #0
   1b984:	moveq	r4, #1
   1b988:	str	r4, [sp, #64]	; 0x40
   1b98c:	mov	r4, #0
   1b990:	strd	r4, [sp, #96]	; 0x60
   1b994:	mov	r3, #0
   1b998:	adds	r1, r1, #1
   1b99c:	movw	r7, #28332	; 0x6eac
   1b9a0:	movt	r7, #3
   1b9a4:	mov	r6, r3
   1b9a8:	mov	r9, r3
   1b9ac:	mov	r8, r3
   1b9b0:	movne	r1, #1
   1b9b4:	movw	ip, #28104	; 0x6dc8
   1b9b8:	orr	r1, r2, r1
   1b9bc:	movt	ip, #3
   1b9c0:	str	r1, [sp, #76]	; 0x4c
   1b9c4:	movw	r4, #28080	; 0x6db0
   1b9c8:	str	ip, [sp, #40]	; 0x28
   1b9cc:	movt	r4, #3
   1b9d0:	movw	ip, #28084	; 0x6db4
   1b9d4:	str	r4, [sp, #60]	; 0x3c
   1b9d8:	movt	ip, #3
   1b9dc:	movw	r4, #28336	; 0x6eb0
   1b9e0:	mov	r0, #0
   1b9e4:	movt	r4, #3
   1b9e8:	mov	r1, #0
   1b9ec:	str	r3, [r7]
   1b9f0:	str	ip, [sp, #68]	; 0x44
   1b9f4:	str	r4, [sp, #72]	; 0x48
   1b9f8:	strd	r0, [sp, #24]
   1b9fc:	ldr	r4, [sp, #64]	; 0x40
   1ba00:	cmp	r4, #0
   1ba04:	bne	1bd80 <ftello64@plt+0xa89c>
   1ba08:	ldrd	r4, [sp, #24]
   1ba0c:	ldrd	r0, [sp, #48]	; 0x30
   1ba10:	cmp	r5, r1
   1ba14:	cmpeq	r4, r0
   1ba18:	bcs	1c0d0 <ftello64@plt+0xabec>
   1ba1c:	subs	r0, r0, r4
   1ba20:	sbc	r1, r1, r5
   1ba24:	mov	r3, #0
   1ba28:	movw	r2, #16383	; 0x3fff
   1ba2c:	cmp	r1, r3
   1ba30:	cmpeq	r0, r2
   1ba34:	movw	sl, #28104	; 0x6dc8
   1ba38:	movt	sl, #3
   1ba3c:	ldrls	r5, [sp, #48]	; 0x30
   1ba40:	movhi	r4, #16384	; 0x4000
   1ba44:	ldrls	ip, [sp, #24]
   1ba48:	rsbls	r4, ip, r5
   1ba4c:	ldr	r5, [sp, #40]	; 0x28
   1ba50:	ldr	r0, [r5]
   1ba54:	bl	114e4 <ftello64@plt>
   1ba58:	ldr	r3, [r5]
   1ba5c:	strd	r0, [sp, #32]
   1ba60:	str	r3, [sp]
   1ba64:	mov	r0, fp
   1ba68:	mov	r1, #16384	; 0x4000
   1ba6c:	mov	r2, #1
   1ba70:	mov	r3, r4
   1ba74:	bl	11424 <__fread_chk@plt>
   1ba78:	subs	r5, r0, #0
   1ba7c:	beq	1bde8 <ftello64@plt+0xa904>
   1ba80:	ldr	r4, [sp, #44]	; 0x2c
   1ba84:	cmp	r4, #0
   1ba88:	beq	1bb60 <ftello64@plt+0xa67c>
   1ba8c:	ldrb	r3, [fp]
   1ba90:	movw	r0, #28328	; 0x6ea8
   1ba94:	movw	lr, #28320	; 0x6ea0
   1ba98:	movt	r0, #3
   1ba9c:	movt	lr, #3
   1baa0:	movw	r1, #28312	; 0x6e98
   1baa4:	cmp	r3, #80	; 0x50
   1baa8:	movt	r1, #3
   1baac:	mov	r2, #0
   1bab0:	mov	r3, #0
   1bab4:	mov	ip, #0
   1bab8:	strd	r2, [lr]
   1babc:	str	ip, [r0]
   1bac0:	strd	r2, [r1]
   1bac4:	beq	1be24 <ftello64@plt+0xa940>
   1bac8:	mov	r2, r6
   1bacc:	mov	r3, #0
   1bad0:	b	1baec <ftello64@plt+0xa608>
   1bad4:	add	r3, r3, #1
   1bad8:	mov	r9, r8
   1badc:	cmp	r3, r5
   1bae0:	beq	1bda4 <ftello64@plt+0xa8c0>
   1bae4:	mov	r8, r2
   1bae8:	mov	r2, r6
   1baec:	cmp	r9, #80	; 0x50
   1baf0:	ldrb	r6, [fp, r3]
   1baf4:	bne	1bad4 <ftello64@plt+0xa5f0>
   1baf8:	cmp	r8, #75	; 0x4b
   1bafc:	bne	1bad4 <ftello64@plt+0xa5f0>
   1bb00:	cmp	r2, #7
   1bb04:	bne	1bad4 <ftello64@plt+0xa5f0>
   1bb08:	cmp	r6, #8
   1bb0c:	bne	1bad4 <ftello64@plt+0xa5f0>
   1bb10:	movw	r2, #27992	; 0x6d58
   1bb14:	movt	r2, #3
   1bb18:	sub	r5, r3, #3
   1bb1c:	mov	r1, #0
   1bb20:	ldrd	r2, [r2]
   1bb24:	ldr	r0, [sl]
   1bb28:	adds	r2, r2, r5
   1bb2c:	str	r1, [sp]
   1bb30:	adc	r3, r3, #0
   1bb34:	bl	1140c <fseeko64@plt>
   1bb38:	cmp	r0, #0
   1bb3c:	beq	1bb50 <ftello64@plt+0xa66c>
   1bb40:	movw	r1, #14592	; 0x3900
   1bb44:	mov	r0, #11
   1bb48:	movt	r1, #2
   1bb4c:	bl	12268 <ftello64@plt+0xd84>
   1bb50:	ldr	r0, [sl]
   1bb54:	mov	r8, #7
   1bb58:	bl	114e4 <ftello64@plt>
   1bb5c:	mov	r9, #75	; 0x4b
   1bb60:	ldr	r3, [r7]
   1bb64:	cmp	r3, #0
   1bb68:	beq	1bdb8 <ftello64@plt+0xa8d4>
   1bb6c:	ldr	r4, [sp, #56]	; 0x38
   1bb70:	ldr	r3, [r4]
   1bb74:	cmp	r3, #0
   1bb78:	beq	1bc44 <ftello64@plt+0xa760>
   1bb7c:	movw	r3, #28284	; 0x6e7c
   1bb80:	movt	r3, #3
   1bb84:	ldr	r3, [r3]
   1bb88:	cmp	r3, #0
   1bb8c:	bne	1bc44 <ftello64@plt+0xa760>
   1bb90:	movw	ip, #28304	; 0x6e90
   1bb94:	movt	ip, #3
   1bb98:	ldrd	r0, [ip]
   1bb9c:	strd	r0, [sp, #32]
   1bba0:	cmp	r0, #1
   1bba4:	sbcs	r1, r1, #0
   1bba8:	blt	1bbfc <ftello64@plt+0xa718>
   1bbac:	movw	r2, #21336	; 0x5358
   1bbb0:	movt	r2, #3
   1bbb4:	ldr	r2, [r2]
   1bbb8:	cmp	r2, #0
   1bbbc:	bne	1bfcc <ftello64@plt+0xaae8>
   1bbc0:	movw	r2, #28296	; 0x6e88
   1bbc4:	movt	r2, #3
   1bbc8:	str	r2, [sp, #88]	; 0x58
   1bbcc:	ldrd	r0, [r2]
   1bbd0:	adds	r0, r0, r5
   1bbd4:	ldrd	r4, [sp, #32]
   1bbd8:	adc	r1, r1, #0
   1bbdc:	cmp	r0, r4
   1bbe0:	sbcs	r5, r1, r5
   1bbe4:	ldrlt	ip, [sp, #88]	; 0x58
   1bbe8:	movge	r0, #0
   1bbec:	ldrge	r2, [sp, #88]	; 0x58
   1bbf0:	movge	r1, #0
   1bbf4:	strdlt	r0, [ip]
   1bbf8:	strdge	r0, [r2]
   1bbfc:	movw	r3, #28372	; 0x6ed4
   1bc00:	movt	r3, #3
   1bc04:	ldr	r3, [r3]
   1bc08:	cmp	r3, #0
   1bc0c:	bne	1bc24 <ftello64@plt+0xa740>
   1bc10:	movw	r3, #21336	; 0x5358
   1bc14:	movt	r3, #3
   1bc18:	ldr	r3, [r3]
   1bc1c:	cmp	r3, #0
   1bc20:	beq	1bc44 <ftello64@plt+0xa760>
   1bc24:	ldrd	r4, [sp, #32]
   1bc28:	orrs	r5, r4, r5
   1bc2c:	beq	1bc44 <ftello64@plt+0xa760>
   1bc30:	movw	r3, #28296	; 0x6e88
   1bc34:	movt	r3, #3
   1bc38:	ldrd	r2, [r3]
   1bc3c:	orrs	ip, r2, r3
   1bc40:	beq	1c0e4 <ftello64@plt+0xac00>
   1bc44:	ldr	r3, [r7]
   1bc48:	cmp	r3, #0
   1bc4c:	bne	1c0d0 <ftello64@plt+0xabec>
   1bc50:	ldr	r4, [sp, #44]	; 0x2c
   1bc54:	cmp	r4, #0
   1bc58:	bne	1b9fc <ftello64@plt+0xa518>
   1bc5c:	ldr	r5, [sp, #76]	; 0x4c
   1bc60:	cmp	r5, #0
   1bc64:	beq	1b9fc <ftello64@plt+0xa518>
   1bc68:	ldrd	r4, [sp, #24]
   1bc6c:	ldrd	r0, [sp, #48]	; 0x30
   1bc70:	cmp	r5, r1
   1bc74:	cmpeq	r4, r0
   1bc78:	bcs	1b9fc <ftello64@plt+0xa518>
   1bc7c:	ldr	r0, [sl]
   1bc80:	bl	1137c <feof@plt>
   1bc84:	cmp	r0, #0
   1bc88:	beq	1b9fc <ftello64@plt+0xa518>
   1bc8c:	ldr	r4, [sp, #60]	; 0x3c
   1bc90:	ldr	r5, [sp, #68]	; 0x44
   1bc94:	ldr	r1, [r4]
   1bc98:	ldr	r3, [r5]
   1bc9c:	add	r1, r1, #1
   1bca0:	str	r1, [r4]
   1bca4:	cmp	r1, r3
   1bca8:	bcs	1c0d0 <ftello64@plt+0xabec>
   1bcac:	sub	r3, r3, #1
   1bcb0:	movw	r5, #28100	; 0x6dc4
   1bcb4:	cmp	r1, r3
   1bcb8:	movt	r5, #3
   1bcbc:	beq	1c1ec <ftello64@plt+0xad08>
   1bcc0:	ldr	r0, [r5]
   1bcc4:	bl	1a358 <ftello64@plt+0x8e74>
   1bcc8:	mov	r4, r0
   1bccc:	ldr	r0, [sl]
   1bcd0:	movw	ip, #34092	; 0x852c
   1bcd4:	str	ip, [sp, #32]
   1bcd8:	bl	11400 <fclose@plt>
   1bcdc:	str	r6, [sp, #80]	; 0x50
   1bce0:	ldr	r6, [sp, #104]	; 0x68
   1bce4:	ldr	r3, [sp, #32]
   1bce8:	movt	r3, #3
   1bcec:	str	r3, [sp, #32]
   1bcf0:	movw	r1, #4192	; 0x1060
   1bcf4:	mov	r0, r4
   1bcf8:	movt	r1, #2
   1bcfc:	bl	11460 <fopen64@plt>
   1bd00:	cmp	r0, #0
   1bd04:	str	r0, [sl]
   1bd08:	bne	1c1bc <ftello64@plt+0xacd8>
   1bd0c:	ldr	r3, [r6]
   1bd10:	cmp	r3, #1
   1bd14:	bne	1bd28 <ftello64@plt+0xa844>
   1bd18:	ldr	ip, [sp, #72]	; 0x48
   1bd1c:	ldr	r3, [ip]
   1bd20:	cmp	r3, #0
   1bd24:	bne	1c238 <ftello64@plt+0xad54>
   1bd28:	ldr	ip, [sp, #60]	; 0x3c
   1bd2c:	ldr	r0, [ip]
   1bd30:	bl	1a484 <ftello64@plt+0x8fa0>
   1bd34:	cmp	r0, #9
   1bd38:	beq	1c158 <ftello64@plt+0xac74>
   1bd3c:	cmp	r0, #2
   1bd40:	beq	1c190 <ftello64@plt+0xacac>
   1bd44:	ldr	r3, [r6]
   1bd48:	cmp	r3, #2
   1bd4c:	beq	1c09c <ftello64@plt+0xabb8>
   1bd50:	ldr	r4, [sp, #60]	; 0x3c
   1bd54:	ldr	r1, [r4]
   1bd58:	ldr	ip, [sp, #68]	; 0x44
   1bd5c:	ldr	r3, [ip]
   1bd60:	sub	r3, r3, #1
   1bd64:	cmp	r3, r1
   1bd68:	beq	1c064 <ftello64@plt+0xab80>
   1bd6c:	ldr	r3, [sp, #32]
   1bd70:	ldr	r0, [r3]
   1bd74:	bl	1a358 <ftello64@plt+0x8e74>
   1bd78:	mov	r4, r0
   1bd7c:	b	1bcf0 <ftello64@plt+0xa80c>
   1bd80:	ldr	r4, [sp, #40]	; 0x28
   1bd84:	movw	sl, #28104	; 0x6dc8
   1bd88:	movt	sl, #3
   1bd8c:	ldr	r0, [r4]
   1bd90:	bl	114e4 <ftello64@plt>
   1bd94:	ldr	r3, [r4]
   1bd98:	mov	r4, #16384	; 0x4000
   1bd9c:	strd	r0, [sp, #32]
   1bda0:	b	1ba60 <ftello64@plt+0xa57c>
   1bda4:	ldr	r3, [r7]
   1bda8:	mov	r9, r8
   1bdac:	mov	r8, r2
   1bdb0:	cmp	r3, #0
   1bdb4:	bne	1bb6c <ftello64@plt+0xa688>
   1bdb8:	mov	r0, fp
   1bdbc:	mov	r1, #1
   1bdc0:	mov	r2, r5
   1bdc4:	mov	r3, #0
   1bdc8:	bl	1b028 <ftello64@plt+0x9b44>
   1bdcc:	cmp	r5, r0
   1bdd0:	bne	1c250 <ftello64@plt+0xad6c>
   1bdd4:	ldrd	r0, [sp, #24]
   1bdd8:	adds	r0, r0, r5
   1bddc:	adc	r1, r1, #0
   1bde0:	strd	r0, [sp, #24]
   1bde4:	b	1bb6c <ftello64@plt+0xa688>
   1bde8:	ldr	ip, [sp, #104]	; 0x68
   1bdec:	ldr	r3, [ip]
   1bdf0:	cmp	r3, #2
   1bdf4:	bne	1be00 <ftello64@plt+0xa91c>
   1bdf8:	cmp	r4, #0
   1bdfc:	bne	1be10 <ftello64@plt+0xa92c>
   1be00:	ldr	r0, [sl]
   1be04:	bl	11208 <ferror@plt>
   1be08:	cmp	r0, #0
   1be0c:	beq	1c0d0 <ftello64@plt+0xabec>
   1be10:	mov	r0, fp
   1be14:	bl	111f0 <free@plt>
   1be18:	mov	r0, #11
   1be1c:	add	sp, sp, #140	; 0x8c
   1be20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1be24:	ldrb	r3, [fp, #1]
   1be28:	cmp	r3, #75	; 0x4b
   1be2c:	bne	1bac8 <ftello64@plt+0xa5e4>
   1be30:	ldrb	r3, [fp, #2]
   1be34:	cmp	r3, #7
   1be38:	bne	1bac8 <ftello64@plt+0xa5e4>
   1be3c:	ldrb	r3, [fp, #3]
   1be40:	cmp	r3, #8
   1be44:	bne	1bac8 <ftello64@plt+0xa5e4>
   1be48:	movw	r3, #28168	; 0x6e08
   1be4c:	movt	r3, #3
   1be50:	mov	r2, #0
   1be54:	movw	r4, #28332	; 0x6eac
   1be58:	ldr	r3, [r3]
   1be5c:	movt	r4, #3
   1be60:	str	r2, [r7]
   1be64:	cmp	r3, r2
   1be68:	str	r4, [sp, #80]	; 0x50
   1be6c:	str	r3, [sp, #88]	; 0x58
   1be70:	beq	1c280 <ftello64@plt+0xad9c>
   1be74:	cmp	r5, #23
   1be78:	bls	1bdb8 <ftello64@plt+0xa8d4>
   1be7c:	ldrb	ip, [fp, #15]
   1be80:	ldrb	r3, [fp, #14]
   1be84:	ldrb	r5, [fp, #13]
   1be88:	orr	r4, r3, ip, lsl #8
   1be8c:	ldrb	ip, [fp, #12]
   1be90:	ldrb	r2, [fp, #11]
   1be94:	ldrb	r3, [fp, #10]
   1be98:	orr	ip, ip, r5, lsl #8
   1be9c:	ldrb	r5, [fp, #9]
   1bea0:	orr	ip, ip, r4, lsl #16
   1bea4:	str	ip, [sp, #124]	; 0x7c
   1bea8:	orr	r3, r3, r2, lsl #8
   1beac:	ldrb	ip, [fp, #8]
   1beb0:	mov	r4, #0
   1beb4:	ldrb	r2, [fp, #23]
   1beb8:	orr	r5, ip, r5, lsl #8
   1bebc:	ldrb	ip, [fp, #22]
   1bec0:	orr	r5, r5, r3, lsl #16
   1bec4:	ldrb	r3, [fp, #21]
   1bec8:	str	r4, [sp, #120]	; 0x78
   1becc:	orr	ip, ip, r2, lsl #8
   1bed0:	ldrb	r4, [fp, #19]
   1bed4:	str	r3, [sp, #12]
   1bed8:	ldrd	r2, [sp, #120]	; 0x78
   1bedc:	str	r4, [sp, #112]	; 0x70
   1bee0:	orr	r2, r2, r5
   1bee4:	ldrd	r4, [sp, #96]	; 0x60
   1bee8:	strd	r2, [sp, #88]	; 0x58
   1beec:	strd	r2, [lr]
   1bef0:	ldrd	r2, [sp, #32]
   1bef4:	str	ip, [sp, #108]	; 0x6c
   1bef8:	subs	r2, r2, r4
   1befc:	sbc	r3, r3, r5
   1bf00:	ldr	r5, [sp, #12]
   1bf04:	ldrb	ip, [fp, #20]
   1bf08:	ldr	lr, [sp, #108]	; 0x6c
   1bf0c:	orr	ip, ip, r5, lsl #8
   1bf10:	ldrd	r4, [sp, #88]	; 0x58
   1bf14:	cmp	r5, r3
   1bf18:	cmpeq	r4, r2
   1bf1c:	ldr	r2, [sp, #112]	; 0x70
   1bf20:	ldrb	r5, [fp, #18]
   1bf24:	orr	ip, ip, lr, lsl #16
   1bf28:	ldrb	lr, [fp, #17]
   1bf2c:	mov	r3, #0
   1bf30:	str	ip, [sp, #132]	; 0x84
   1bf34:	orr	r5, r5, r2, lsl #8
   1bf38:	ldrb	ip, [fp, #7]
   1bf3c:	ldrb	r2, [fp, #16]
   1bf40:	str	r3, [sp, #128]	; 0x80
   1bf44:	ldrb	r3, [fp, #6]
   1bf48:	orr	r2, r2, lr, lsl #8
   1bf4c:	ldrb	lr, [fp, #5]
   1bf50:	orr	r2, r2, r5, lsl #16
   1bf54:	orr	r3, r3, ip, lsl #8
   1bf58:	ldrb	ip, [fp, #4]
   1bf5c:	ldrd	r4, [sp, #128]	; 0x80
   1bf60:	orr	ip, ip, lr, lsl #8
   1bf64:	orr	r4, r4, r2
   1bf68:	orr	r3, ip, r3, lsl #16
   1bf6c:	strd	r4, [r1]
   1bf70:	str	r3, [r0]
   1bf74:	ldr	r0, [sl]
   1bf78:	beq	1c378 <ftello64@plt+0xae94>
   1bf7c:	ldrd	r2, [sp, #32]
   1bf80:	mov	r5, #0
   1bf84:	str	r5, [sp]
   1bf88:	adds	r2, r2, #4
   1bf8c:	adc	r3, r3, #0
   1bf90:	bl	1140c <fseeko64@plt>
   1bf94:	cmp	r0, r5
   1bf98:	bne	1c350 <ftello64@plt+0xae6c>
   1bf9c:	mov	r0, fp
   1bfa0:	mov	r1, #1
   1bfa4:	mov	r2, #4
   1bfa8:	mov	r3, #0
   1bfac:	bl	1b028 <ftello64@plt+0x9b44>
   1bfb0:	cmp	r0, #4
   1bfb4:	bne	1c250 <ftello64@plt+0xad6c>
   1bfb8:	ldrd	r4, [sp, #24]
   1bfbc:	adds	r4, r4, #4
   1bfc0:	adc	r5, r5, #0
   1bfc4:	strd	r4, [sp, #24]
   1bfc8:	b	1b9fc <ftello64@plt+0xa518>
   1bfcc:	movw	r3, #28296	; 0x6e88
   1bfd0:	movt	r3, #3
   1bfd4:	mvn	r2, #0
   1bfd8:	str	r3, [sp, #88]	; 0x58
   1bfdc:	ldrd	r0, [r3]
   1bfe0:	mvn	r3, #0
   1bfe4:	cmp	r1, r3
   1bfe8:	cmpeq	r0, r2
   1bfec:	strd	r0, [sp, #80]	; 0x50
   1bff0:	bne	1bbd0 <ftello64@plt+0xa6ec>
   1bff4:	movw	r4, #28936	; 0x7108
   1bff8:	movt	r4, #3
   1bffc:	mov	r0, #32
   1c000:	ldr	r1, [r4]
   1c004:	str	ip, [sp, #20]
   1c008:	bl	1128c <_IO_putc@plt>
   1c00c:	ldr	r0, [r4]
   1c010:	bl	111d8 <fflush@plt>
   1c014:	ldr	r3, [sp, #88]	; 0x58
   1c018:	ldr	ip, [sp, #20]
   1c01c:	ldrd	r0, [r3]
   1c020:	ldrd	r2, [ip]
   1c024:	adds	r0, r0, #1
   1c028:	adc	r1, r1, #0
   1c02c:	strd	r2, [sp, #32]
   1c030:	ldr	r3, [sp, #88]	; 0x58
   1c034:	strd	r0, [r3]
   1c038:	b	1bbd0 <ftello64@plt+0xa6ec>
   1c03c:	movw	r3, #28284	; 0x6e7c
   1c040:	movt	r3, #3
   1c044:	ldr	r3, [r3]
   1c048:	cmp	r3, #0
   1c04c:	movweq	r1, #28296	; 0x6e88
   1c050:	movteq	r1, #3
   1c054:	mvneq	r2, #0
   1c058:	mvneq	r3, #0
   1c05c:	strdeq	r2, [r1]
   1c060:	b	1b94c <ftello64@plt+0xa468>
   1c064:	ldr	r1, [r5]
   1c068:	mov	r0, r1
   1c06c:	str	r1, [sp, #16]
   1c070:	bl	11388 <strlen@plt>
   1c074:	add	r2, r0, #1
   1c078:	str	r2, [sp, #20]
   1c07c:	mov	r0, r2
   1c080:	bl	11310 <malloc@plt>
   1c084:	ldr	r1, [sp, #16]
   1c088:	ldr	r2, [sp, #20]
   1c08c:	subs	r4, r0, #0
   1c090:	beq	1c224 <ftello64@plt+0xad40>
   1c094:	bl	11214 <memcpy@plt>
   1c098:	b	1bcf0 <ftello64@plt+0xa80c>
   1c09c:	ldr	ip, [sp, #72]	; 0x48
   1c0a0:	ldr	r3, [ip]
   1c0a4:	cmp	r3, #0
   1c0a8:	beq	1bd50 <ftello64@plt+0xa86c>
   1c0ac:	mov	r1, r4
   1c0b0:	movw	r0, #14664	; 0x3948
   1c0b4:	movt	r0, #2
   1c0b8:	bl	123f4 <ftello64@plt+0xf10>
   1c0bc:	ldr	r4, [sp, #60]	; 0x3c
   1c0c0:	ldr	r1, [r4]
   1c0c4:	add	r1, r1, #1
   1c0c8:	str	r1, [r4]
   1c0cc:	b	1bd58 <ftello64@plt+0xa874>
   1c0d0:	mov	r0, fp
   1c0d4:	bl	111f0 <free@plt>
   1c0d8:	mov	r0, #0
   1c0dc:	add	sp, sp, #140	; 0x8c
   1c0e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c0e4:	movw	r4, #28936	; 0x7108
   1c0e8:	movt	r4, #3
   1c0ec:	mov	r0, #46	; 0x2e
   1c0f0:	ldr	r1, [r4]
   1c0f4:	bl	1128c <_IO_putc@plt>
   1c0f8:	ldr	r0, [r4]
   1c0fc:	bl	111d8 <fflush@plt>
   1c100:	movw	r3, #27944	; 0x6d28
   1c104:	movt	r3, #3
   1c108:	mov	r2, #1
   1c10c:	str	r2, [r3]
   1c110:	b	1bc44 <ftello64@plt+0xa760>
   1c114:	ldrd	r4, [sp, #48]	; 0x30
   1c118:	mvn	r2, #1
   1c11c:	mvn	r3, #0
   1c120:	cmp	r5, r3
   1c124:	cmpeq	r4, r2
   1c128:	bne	1b964 <ftello64@plt+0xa480>
   1c12c:	movw	r3, #28104	; 0x6dc8
   1c130:	movt	r3, #3
   1c134:	mov	r5, #1
   1c138:	str	r5, [sp, #64]	; 0x40
   1c13c:	ldr	r0, [r3]
   1c140:	str	r5, [sp, #44]	; 0x2c
   1c144:	bl	114e4 <ftello64@plt>
   1c148:	ldr	r2, [sp, #64]	; 0x40
   1c14c:	strd	r0, [sp, #96]	; 0x60
   1c150:	mvn	r1, #1
   1c154:	b	1b994 <ftello64@plt+0xa4b0>
   1c158:	mov	r3, r0
   1c15c:	movw	r0, #11736	; 0x2dd8
   1c160:	movt	r0, #2
   1c164:	mov	r1, r4
   1c168:	str	r3, [sp, #20]
   1c16c:	bl	123f4 <ftello64@plt+0xf10>
   1c170:	mov	r0, r4
   1c174:	bl	111f0 <free@plt>
   1c178:	mov	r0, fp
   1c17c:	bl	111f0 <free@plt>
   1c180:	ldr	r3, [sp, #20]
   1c184:	mov	r0, r3
   1c188:	add	sp, sp, #140	; 0x8c
   1c18c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c190:	mov	r3, r0
   1c194:	mov	r1, #1
   1c198:	movw	r0, #12292	; 0x3004
   1c19c:	movt	r0, #2
   1c1a0:	str	r3, [sp, #20]
   1c1a4:	bl	12164 <ftello64@plt+0xc80>
   1c1a8:	movw	r0, #14624	; 0x3920
   1c1ac:	movw	r1, #12292	; 0x3004
   1c1b0:	movt	r0, #2
   1c1b4:	movt	r1, #2
   1c1b8:	b	1c16c <ftello64@plt+0xac88>
   1c1bc:	ldr	r5, [sp, #104]	; 0x68
   1c1c0:	mov	r0, r4
   1c1c4:	ldr	r6, [sp, #80]	; 0x50
   1c1c8:	ldr	r3, [r5]
   1c1cc:	cmp	r3, #2
   1c1d0:	bne	1c1e4 <ftello64@plt+0xad00>
   1c1d4:	ldr	ip, [sp, #72]	; 0x48
   1c1d8:	ldr	r3, [ip]
   1c1dc:	cmp	r3, #0
   1c1e0:	bne	1c364 <ftello64@plt+0xae80>
   1c1e4:	bl	111f0 <free@plt>
   1c1e8:	b	1b9fc <ftello64@plt+0xa518>
   1c1ec:	ldr	r1, [r5]
   1c1f0:	mov	r0, r1
   1c1f4:	str	r1, [sp, #16]
   1c1f8:	bl	11388 <strlen@plt>
   1c1fc:	add	r2, r0, #1
   1c200:	str	r2, [sp, #20]
   1c204:	mov	r0, r2
   1c208:	bl	11310 <malloc@plt>
   1c20c:	ldr	r1, [sp, #16]
   1c210:	ldr	r2, [sp, #20]
   1c214:	subs	r4, r0, #0
   1c218:	beq	1c224 <ftello64@plt+0xad40>
   1c21c:	bl	11214 <memcpy@plt>
   1c220:	b	1bccc <ftello64@plt+0xa7e8>
   1c224:	movw	r0, #10828	; 0x2a4c
   1c228:	movt	r0, #2
   1c22c:	bl	123f4 <ftello64@plt+0xf10>
   1c230:	mov	r0, #4
   1c234:	b	1be1c <ftello64@plt+0xa938>
   1c238:	mov	r0, r4
   1c23c:	bl	111f0 <free@plt>
   1c240:	mov	r0, fp
   1c244:	bl	111f0 <free@plt>
   1c248:	mov	r0, #3
   1c24c:	b	1be1c <ftello64@plt+0xa938>
   1c250:	mov	r0, fp
   1c254:	bl	111f0 <free@plt>
   1c258:	movw	r3, #28936	; 0x7108
   1c25c:	movt	r3, #3
   1c260:	movw	r0, #13668	; 0x3564
   1c264:	mov	r1, #1
   1c268:	movt	r0, #2
   1c26c:	ldr	r3, [r3]
   1c270:	mov	r2, #20
   1c274:	bl	11298 <fwrite@plt>
   1c278:	mov	r0, #10
   1c27c:	b	1be1c <ftello64@plt+0xa938>
   1c280:	cmp	r5, #15
   1c284:	bls	1bdb8 <ftello64@plt+0xa8d4>
   1c288:	ldrb	r4, [fp, #11]
   1c28c:	ldrb	ip, [fp, #10]
   1c290:	ldrb	r2, [fp, #9]
   1c294:	orr	ip, ip, r4, lsl #8
   1c298:	ldrb	r5, [fp, #15]
   1c29c:	ldrb	r4, [fp, #7]
   1c2a0:	ldrb	r3, [fp, #8]
   1c2a4:	str	r5, [sp, #12]
   1c2a8:	orr	r3, r3, r2, lsl #8
   1c2ac:	str	r4, [sp, #108]	; 0x6c
   1c2b0:	orr	ip, r3, ip, lsl #16
   1c2b4:	ldrd	r4, [sp, #32]
   1c2b8:	ldrd	r2, [sp, #96]	; 0x60
   1c2bc:	subs	r4, r4, r2
   1c2c0:	sbc	r5, r5, r3
   1c2c4:	strd	r4, [sp, #112]	; 0x70
   1c2c8:	ldr	r4, [sp, #88]	; 0x58
   1c2cc:	mov	r2, ip
   1c2d0:	ldr	ip, [sp, #12]
   1c2d4:	mov	r3, #0
   1c2d8:	strd	r2, [lr]
   1c2dc:	str	r4, [r1, #4]
   1c2e0:	ldrd	r4, [sp, #112]	; 0x70
   1c2e4:	ldrb	lr, [fp, #5]
   1c2e8:	cmp	r3, r5
   1c2ec:	cmpeq	r2, r4
   1c2f0:	ldrb	r3, [fp, #14]
   1c2f4:	ldrb	r2, [fp, #4]
   1c2f8:	ldr	r5, [sp, #108]	; 0x6c
   1c2fc:	orr	r3, r3, ip, lsl #8
   1c300:	ldrb	r4, [fp, #6]
   1c304:	orr	lr, r2, lr, lsl #8
   1c308:	ldrb	ip, [fp, #13]
   1c30c:	ldrb	r2, [fp, #12]
   1c310:	orr	r4, r4, r5, lsl #8
   1c314:	orr	r2, r2, ip, lsl #8
   1c318:	orr	lr, lr, r4, lsl #16
   1c31c:	orr	r3, r2, r3, lsl #16
   1c320:	str	lr, [r0]
   1c324:	str	r3, [r1]
   1c328:	ldr	r0, [sl]
   1c32c:	beq	1c3d0 <ftello64@plt+0xaeec>
   1c330:	ldrd	r2, [sp, #32]
   1c334:	ldr	r4, [sp, #88]	; 0x58
   1c338:	adds	r2, r2, #4
   1c33c:	adc	r3, r3, #0
   1c340:	str	r4, [sp]
   1c344:	bl	1140c <fseeko64@plt>
   1c348:	cmp	r0, #0
   1c34c:	beq	1bf9c <ftello64@plt+0xaab8>
   1c350:	movw	r1, #14592	; 0x3900
   1c354:	mov	r0, #11
   1c358:	movt	r1, #2
   1c35c:	bl	12268 <ftello64@plt+0xd84>
   1c360:	b	1bf9c <ftello64@plt+0xaab8>
   1c364:	bl	111f0 <free@plt>
   1c368:	mov	r0, fp
   1c36c:	bl	111f0 <free@plt>
   1c370:	mov	r0, #3
   1c374:	b	1be1c <ftello64@plt+0xa938>
   1c378:	ldr	r5, [sp, #80]	; 0x50
   1c37c:	mov	r3, #1
   1c380:	str	r3, [r5]
   1c384:	bl	114e4 <ftello64@plt>
   1c388:	ldrd	r2, [sp, #32]
   1c38c:	mov	ip, #0
   1c390:	ldr	r0, [sl]
   1c394:	adds	r2, r2, #24
   1c398:	str	ip, [sp]
   1c39c:	adc	r3, r3, #0
   1c3a0:	bl	1140c <fseeko64@plt>
   1c3a4:	cmp	r0, #0
   1c3a8:	beq	1c3bc <ftello64@plt+0xaed8>
   1c3ac:	movw	r1, #14592	; 0x3900
   1c3b0:	mov	r0, #11
   1c3b4:	movt	r1, #2
   1c3b8:	bl	12268 <ftello64@plt+0xd84>
   1c3bc:	ldr	r0, [sl]
   1c3c0:	mov	r5, #24
   1c3c4:	bl	114e4 <ftello64@plt>
   1c3c8:	strd	r0, [sp, #96]	; 0x60
   1c3cc:	b	1bb60 <ftello64@plt+0xa67c>
   1c3d0:	ldr	r5, [sp, #80]	; 0x50
   1c3d4:	mov	r3, #1
   1c3d8:	str	r3, [r5]
   1c3dc:	bl	114e4 <ftello64@plt>
   1c3e0:	ldrd	r2, [sp, #32]
   1c3e4:	ldr	ip, [sp, #88]	; 0x58
   1c3e8:	adds	r2, r2, #16
   1c3ec:	ldr	r0, [sl]
   1c3f0:	adc	r3, r3, #0
   1c3f4:	str	ip, [sp]
   1c3f8:	bl	1140c <fseeko64@plt>
   1c3fc:	cmp	r0, #0
   1c400:	beq	1c414 <ftello64@plt+0xaf30>
   1c404:	movw	r1, #14592	; 0x3900
   1c408:	mov	r0, #11
   1c40c:	movt	r1, #2
   1c410:	bl	12268 <ftello64@plt+0xd84>
   1c414:	ldr	r0, [sl]
   1c418:	mov	r5, #16
   1c41c:	bl	114e4 <ftello64@plt>
   1c420:	strd	r0, [sp, #96]	; 0x60
   1c424:	b	1bb60 <ftello64@plt+0xa67c>
   1c428:	cmp	r0, #0
   1c42c:	bxeq	lr
   1c430:	ldrb	r3, [r0]
   1c434:	cmp	r3, #0
   1c438:	bne	1c44c <ftello64@plt+0xaf68>
   1c43c:	b	1c45c <ftello64@plt+0xaf78>
   1c440:	ldrb	r3, [r0, #1]!
   1c444:	cmp	r3, #0
   1c448:	beq	1c45c <ftello64@plt+0xaf78>
   1c44c:	tst	r3, #128	; 0x80
   1c450:	beq	1c440 <ftello64@plt+0xaf5c>
   1c454:	mov	r0, #0
   1c458:	bx	lr
   1c45c:	mov	r0, #1
   1c460:	bx	lr
   1c464:	push	{r4, r5, r6, r7, lr}
   1c468:	movw	r7, #21616	; 0x5470
   1c46c:	movt	r7, #3
   1c470:	sub	sp, sp, #36	; 0x24
   1c474:	cmp	r0, #0
   1c478:	mov	r2, #0
   1c47c:	ldr	r3, [r7]
   1c480:	str	r2, [sp, #16]
   1c484:	str	r3, [sp, #28]
   1c488:	beq	1c54c <ftello64@plt+0xb068>
   1c48c:	lsrs	r2, r0, #8
   1c490:	strb	r0, [sp, #16]
   1c494:	beq	1c554 <ftello64@plt+0xb070>
   1c498:	lsrs	r3, r0, #16
   1c49c:	strb	r2, [sp, #17]
   1c4a0:	beq	1c55c <ftello64@plt+0xb078>
   1c4a4:	lsrs	r0, r0, #24
   1c4a8:	strb	r3, [sp, #18]
   1c4ac:	beq	1c564 <ftello64@plt+0xb080>
   1c4b0:	mov	r4, #4
   1c4b4:	strb	r0, [sp, #19]
   1c4b8:	mov	r0, #16
   1c4bc:	bl	11310 <malloc@plt>
   1c4c0:	subs	r5, r0, #0
   1c4c4:	beq	1c56c <ftello64@plt+0xb088>
   1c4c8:	cmp	r4, #2
   1c4cc:	mov	r3, #35	; 0x23
   1c4d0:	strh	r3, [r5]
   1c4d4:	add	r6, sp, #16
   1c4d8:	movwle	r3, #14716	; 0x397c
   1c4dc:	movwgt	r3, #4440	; 0x1158
   1c4e0:	movtle	r3, #2
   1c4e4:	movtgt	r3, #2
   1c4e8:	movle	r4, #1
   1c4ec:	movgt	r4, #2
   1c4f0:	ldrh	r3, [r3]
   1c4f4:	strh	r3, [r5, #1]
   1c4f8:	ldrb	ip, [r6, r4]
   1c4fc:	mov	r1, #1
   1c500:	mov	r2, #7
   1c504:	movw	r3, #14720	; 0x3980
   1c508:	add	r0, sp, #8
   1c50c:	movt	r3, #2
   1c510:	str	ip, [sp]
   1c514:	bl	113c4 <__sprintf_chk@plt>
   1c518:	mov	r0, r5
   1c51c:	add	r1, sp, #8
   1c520:	mov	r2, #16
   1c524:	bl	113b8 <__strcat_chk@plt>
   1c528:	subs	r4, r4, #1
   1c52c:	bpl	1c4f8 <ftello64@plt+0xb014>
   1c530:	ldr	r2, [sp, #28]
   1c534:	mov	r0, r5
   1c538:	ldr	r3, [r7]
   1c53c:	cmp	r2, r3
   1c540:	bne	1c580 <ftello64@plt+0xb09c>
   1c544:	add	sp, sp, #36	; 0x24
   1c548:	pop	{r4, r5, r6, r7, pc}
   1c54c:	mov	r4, r0
   1c550:	b	1c4b8 <ftello64@plt+0xafd4>
   1c554:	mov	r4, #1
   1c558:	b	1c4b8 <ftello64@plt+0xafd4>
   1c55c:	mov	r4, #2
   1c560:	b	1c4b8 <ftello64@plt+0xafd4>
   1c564:	mov	r4, #3
   1c568:	b	1c4b8 <ftello64@plt+0xafd4>
   1c56c:	movw	r1, #14688	; 0x3960
   1c570:	mov	r0, #4
   1c574:	movt	r1, #2
   1c578:	bl	12268 <ftello64@plt+0xd84>
   1c57c:	b	1c4c8 <ftello64@plt+0xafe4>
   1c580:	bl	11250 <__stack_chk_fail@plt>
   1c584:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c588:	movw	sl, #21616	; 0x5470
   1c58c:	movt	sl, #3
   1c590:	sub	sp, sp, #28
   1c594:	mov	r6, r0
   1c598:	ldr	r3, [sl]
   1c59c:	str	r3, [sp, #20]
   1c5a0:	bl	112b0 <__ctype_get_mb_cur_max@plt>
   1c5a4:	ldr	r4, [r6]
   1c5a8:	cmp	r4, #0
   1c5ac:	beq	1c5c8 <ftello64@plt+0xb0e4>
   1c5b0:	mov	r3, r6
   1c5b4:	mov	r4, #0
   1c5b8:	ldr	r2, [r3, #4]!
   1c5bc:	add	r4, r4, #1
   1c5c0:	cmp	r2, #0
   1c5c4:	bne	1c5b8 <ftello64@plt+0xb0d4>
   1c5c8:	cmp	r0, #8
   1c5cc:	movlt	r0, #8
   1c5d0:	mul	r0, r0, r4
   1c5d4:	add	r0, r0, #1
   1c5d8:	bl	11310 <malloc@plt>
   1c5dc:	subs	r7, r0, #0
   1c5e0:	beq	1c754 <ftello64@plt+0xb270>
   1c5e4:	mov	r5, #0
   1c5e8:	mov	r1, #97	; 0x61
   1c5ec:	strb	r5, [r7]
   1c5f0:	mov	r0, r5
   1c5f4:	bl	111a8 <wctomb@plt>
   1c5f8:	cmp	r4, r5
   1c5fc:	beq	1c6b0 <ftello64@plt+0xb1cc>
   1c600:	movw	r8, #28148	; 0x6df4
   1c604:	movw	r9, #27936	; 0x6d20
   1c608:	movw	r3, #14752	; 0x39a0
   1c60c:	movt	r8, #3
   1c610:	movt	r3, #2
   1c614:	movt	r9, #3
   1c618:	str	r3, [sp, #4]
   1c61c:	b	1c660 <ftello64@plt+0xb17c>
   1c620:	cmp	r0, #1
   1c624:	bne	1c634 <ftello64@plt+0xb150>
   1c628:	ldrsb	r3, [sp, #8]
   1c62c:	cmp	r3, #0
   1c630:	bge	1c6f8 <ftello64@plt+0xb214>
   1c634:	ldr	r0, [r6, #-4]
   1c638:	bl	1c464 <ftello64@plt+0xaf80>
   1c63c:	mov	fp, r0
   1c640:	mov	r0, r7
   1c644:	mov	r1, fp
   1c648:	bl	112a4 <strcat@plt>
   1c64c:	mov	r0, fp
   1c650:	bl	111f0 <free@plt>
   1c654:	add	r5, r5, #1
   1c658:	cmp	r5, r4
   1c65c:	beq	1c6b0 <ftello64@plt+0xb1cc>
   1c660:	add	r0, sp, #8
   1c664:	ldr	r1, [r6], #4
   1c668:	mov	r2, #9
   1c66c:	bl	11418 <__wctomb_chk@plt>
   1c670:	ldr	r3, [r8]
   1c674:	cmp	r3, #0
   1c678:	bne	1c620 <ftello64@plt+0xb13c>
   1c67c:	cmp	r0, #0
   1c680:	bgt	1c6f8 <ftello64@plt+0xb214>
   1c684:	ldr	r3, [r9]
   1c688:	cmp	r3, #0
   1c68c:	beq	1c70c <ftello64@plt+0xb228>
   1c690:	mov	r0, r7
   1c694:	add	r5, r5, #1
   1c698:	bl	11388 <strlen@plt>
   1c69c:	ldr	r2, [sp, #4]
   1c6a0:	cmp	r5, r4
   1c6a4:	ldrh	r3, [r2]
   1c6a8:	strh	r3, [r7, r0]
   1c6ac:	bne	1c660 <ftello64@plt+0xb17c>
   1c6b0:	mov	r0, r7
   1c6b4:	bl	11388 <strlen@plt>
   1c6b8:	add	r0, r0, #1
   1c6bc:	bl	11310 <malloc@plt>
   1c6c0:	subs	r4, r0, #0
   1c6c4:	beq	1c738 <ftello64@plt+0xb254>
   1c6c8:	mov	r1, r7
   1c6cc:	mov	r0, r4
   1c6d0:	bl	112c8 <strcpy@plt>
   1c6d4:	mov	r0, r7
   1c6d8:	bl	111f0 <free@plt>
   1c6dc:	ldr	r2, [sp, #20]
   1c6e0:	ldr	r3, [sl]
   1c6e4:	mov	r0, r4
   1c6e8:	cmp	r2, r3
   1c6ec:	bne	1c768 <ftello64@plt+0xb284>
   1c6f0:	add	sp, sp, #28
   1c6f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c6f8:	mov	r2, r0
   1c6fc:	add	r1, sp, #8
   1c700:	mov	r0, r7
   1c704:	bl	11484 <strncat@plt>
   1c708:	b	1c654 <ftello64@plt+0xb170>
   1c70c:	ldr	r0, [r6, #-4]
   1c710:	bl	1c464 <ftello64@plt+0xaf80>
   1c714:	mov	r3, r0
   1c718:	mov	r0, r7
   1c71c:	mov	r1, r3
   1c720:	str	r3, [sp]
   1c724:	bl	112a4 <strcat@plt>
   1c728:	ldr	r3, [sp]
   1c72c:	mov	r0, r3
   1c730:	bl	111f0 <free@plt>
   1c734:	b	1c654 <ftello64@plt+0xb170>
   1c738:	mov	r0, r7
   1c73c:	bl	111f0 <free@plt>
   1c740:	movw	r1, #14728	; 0x3988
   1c744:	mov	r0, #4
   1c748:	movt	r1, #2
   1c74c:	bl	12268 <ftello64@plt+0xd84>
   1c750:	b	1c6c8 <ftello64@plt+0xb1e4>
   1c754:	movw	r1, #14728	; 0x3988
   1c758:	mov	r0, #4
   1c75c:	movt	r1, #2
   1c760:	bl	12268 <ftello64@plt+0xd84>
   1c764:	b	1c5e4 <ftello64@plt+0xb100>
   1c768:	bl	11250 <__stack_chk_fail@plt>
   1c76c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c770:	movw	r8, #21616	; 0x5470
   1c774:	movt	r8, #3
   1c778:	ldr	r5, [r0]
   1c77c:	sub	sp, sp, #16
   1c780:	mov	r7, r0
   1c784:	ldr	r3, [r8]
   1c788:	cmp	r5, #0
   1c78c:	str	r3, [sp, #12]
   1c790:	beq	1c8a8 <ftello64@plt+0xb3c4>
   1c794:	mov	r3, r0
   1c798:	mov	r5, #0
   1c79c:	ldr	r2, [r3, #4]!
   1c7a0:	add	r5, r5, #1
   1c7a4:	cmp	r2, #0
   1c7a8:	bne	1c79c <ftello64@plt+0xb2b8>
   1c7ac:	lsl	r0, r5, #3
   1c7b0:	add	r0, r0, #1
   1c7b4:	bl	11310 <malloc@plt>
   1c7b8:	subs	r9, r0, #0
   1c7bc:	beq	1c8b0 <ftello64@plt+0xb3cc>
   1c7c0:	cmp	r5, #0
   1c7c4:	mov	r6, #0
   1c7c8:	subne	r7, r7, #4
   1c7cc:	strb	r6, [r9]
   1c7d0:	movne	sl, r6
   1c7d4:	bne	1c808 <ftello64@plt+0xb324>
   1c7d8:	b	1c84c <ftello64@plt+0xb368>
   1c7dc:	mov	r0, r4
   1c7e0:	add	r6, r6, #1
   1c7e4:	bl	1c464 <ftello64@plt+0xaf80>
   1c7e8:	mov	r4, r0
   1c7ec:	mov	r0, r9
   1c7f0:	mov	r1, r4
   1c7f4:	bl	112a4 <strcat@plt>
   1c7f8:	mov	r0, r4
   1c7fc:	bl	111f0 <free@plt>
   1c800:	cmp	r6, r5
   1c804:	beq	1c84c <ftello64@plt+0xb368>
   1c808:	ldr	r4, [r7, #4]!
   1c80c:	cmp	r4, #127	; 0x7f
   1c810:	bhi	1c7dc <ftello64@plt+0xb2f8>
   1c814:	bl	11358 <__ctype_b_loc@plt>
   1c818:	lsl	r3, r4, #1
   1c81c:	ldr	r2, [r0]
   1c820:	ldrh	r3, [r2, r3]
   1c824:	tst	r3, #16384	; 0x4000
   1c828:	beq	1c7dc <ftello64@plt+0xb2f8>
   1c82c:	mov	r0, r9
   1c830:	mov	r1, sp
   1c834:	add	r6, r6, #1
   1c838:	strb	r4, [sp]
   1c83c:	strb	sl, [sp, #1]
   1c840:	bl	112a4 <strcat@plt>
   1c844:	cmp	r6, r5
   1c848:	bne	1c808 <ftello64@plt+0xb324>
   1c84c:	mov	r0, r9
   1c850:	bl	11388 <strlen@plt>
   1c854:	add	r0, r0, #1
   1c858:	bl	11310 <malloc@plt>
   1c85c:	subs	r4, r0, #0
   1c860:	beq	1c894 <ftello64@plt+0xb3b0>
   1c864:	mov	r1, r9
   1c868:	mov	r0, r4
   1c86c:	bl	112c8 <strcpy@plt>
   1c870:	mov	r0, r9
   1c874:	bl	111f0 <free@plt>
   1c878:	ldr	r2, [sp, #12]
   1c87c:	ldr	r3, [r8]
   1c880:	mov	r0, r4
   1c884:	cmp	r2, r3
   1c888:	bne	1c8c4 <ftello64@plt+0xb3e0>
   1c88c:	add	sp, sp, #16
   1c890:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c894:	movw	r1, #14756	; 0x39a4
   1c898:	mov	r0, #4
   1c89c:	movt	r1, #2
   1c8a0:	bl	12268 <ftello64@plt+0xd84>
   1c8a4:	b	1c864 <ftello64@plt+0xb380>
   1c8a8:	mov	r0, #1
   1c8ac:	b	1c7b4 <ftello64@plt+0xb2d0>
   1c8b0:	movw	r1, #14756	; 0x39a4
   1c8b4:	mov	r0, #4
   1c8b8:	movt	r1, #2
   1c8bc:	bl	12268 <ftello64@plt+0xd84>
   1c8c0:	b	1c7c0 <ftello64@plt+0xb2dc>
   1c8c4:	bl	11250 <__stack_chk_fail@plt>
   1c8c8:	push	{r3, r4, r5, lr}
   1c8cc:	mov	r4, r0
   1c8d0:	bl	11388 <strlen@plt>
   1c8d4:	lsl	r0, r0, #1
   1c8d8:	add	r0, r0, #1
   1c8dc:	bl	11310 <malloc@plt>
   1c8e0:	subs	r5, r0, #0
   1c8e4:	beq	1c974 <ftello64@plt+0xb490>
   1c8e8:	mov	ip, r4
   1c8ec:	mov	r3, r5
   1c8f0:	mov	r4, #94	; 0x5e
   1c8f4:	b	1c918 <ftello64@plt+0xb434>
   1c8f8:	cmp	r2, #31
   1c8fc:	strbls	r4, [lr], #2
   1c900:	strbhi	r2, [r3]
   1c904:	addhi	r3, r3, #1
   1c908:	ldrbls	r2, [ip, #-1]
   1c90c:	addls	r2, r2, #64	; 0x40
   1c910:	strbls	r2, [r3, #1]
   1c914:	movls	r3, lr
   1c918:	ldrb	r2, [ip], #1
   1c91c:	mov	lr, r3
   1c920:	cmp	r2, #0
   1c924:	bne	1c8f8 <ftello64@plt+0xb414>
   1c928:	strb	r2, [r3]
   1c92c:	mov	r0, r5
   1c930:	bl	11388 <strlen@plt>
   1c934:	add	r0, r0, #1
   1c938:	bl	11310 <malloc@plt>
   1c93c:	subs	r4, r0, #0
   1c940:	beq	1c960 <ftello64@plt+0xb47c>
   1c944:	mov	r1, r5
   1c948:	mov	r0, r4
   1c94c:	bl	112c8 <strcpy@plt>
   1c950:	mov	r0, r5
   1c954:	bl	111f0 <free@plt>
   1c958:	mov	r0, r4
   1c95c:	pop	{r3, r4, r5, pc}
   1c960:	movw	r1, #14780	; 0x39bc
   1c964:	mov	r0, #4
   1c968:	movt	r1, #2
   1c96c:	bl	12268 <ftello64@plt+0xd84>
   1c970:	b	1c944 <ftello64@plt+0xb460>
   1c974:	movw	r1, #14780	; 0x39bc
   1c978:	mov	r0, #4
   1c97c:	movt	r1, #2
   1c980:	bl	12268 <ftello64@plt+0xd84>
   1c984:	b	1c8e8 <ftello64@plt+0xb404>
   1c988:	push	{r3, r4, r5, lr}
   1c98c:	mov	r5, r0
   1c990:	bl	112b0 <__ctype_get_mb_cur_max@plt>
   1c994:	mov	r1, r5
   1c998:	mov	r2, r0
   1c99c:	mov	r0, #0
   1c9a0:	bl	11454 <mbstowcs@plt>
   1c9a4:	cmn	r0, #1
   1c9a8:	beq	1ca38 <ftello64@plt+0xb554>
   1c9ac:	add	r0, r0, #1
   1c9b0:	lsl	r0, r0, #2
   1c9b4:	bl	11310 <malloc@plt>
   1c9b8:	subs	r4, r0, #0
   1c9bc:	beq	1ca48 <ftello64@plt+0xb564>
   1c9c0:	mov	r0, r5
   1c9c4:	bl	11388 <strlen@plt>
   1c9c8:	mov	r1, r5
   1c9cc:	add	r2, r0, #1
   1c9d0:	mov	r0, r4
   1c9d4:	bl	11454 <mbstowcs@plt>
   1c9d8:	mov	r2, #0
   1c9dc:	add	r3, r0, #1
   1c9e0:	str	r2, [r4, r0, lsl #2]
   1c9e4:	lsl	r0, r3, #2
   1c9e8:	bl	11310 <malloc@plt>
   1c9ec:	subs	r5, r0, #0
   1c9f0:	beq	1ca5c <ftello64@plt+0xb578>
   1c9f4:	ldr	r3, [r4]
   1c9f8:	cmp	r3, #0
   1c9fc:	str	r3, [r5]
   1ca00:	beq	1ca40 <ftello64@plt+0xb55c>
   1ca04:	add	r3, r5, #4
   1ca08:	mov	r1, r4
   1ca0c:	ldr	r2, [r1, #4]!
   1ca10:	mov	ip, r3
   1ca14:	cmp	r2, #0
   1ca18:	str	r2, [r3], #4
   1ca1c:	bne	1ca0c <ftello64@plt+0xb528>
   1ca20:	mov	r0, r4
   1ca24:	mov	r3, #0
   1ca28:	str	r3, [ip]
   1ca2c:	bl	111f0 <free@plt>
   1ca30:	mov	r0, r5
   1ca34:	pop	{r3, r4, r5, pc}
   1ca38:	mov	r0, #0
   1ca3c:	pop	{r3, r4, r5, pc}
   1ca40:	mov	ip, r5
   1ca44:	b	1ca20 <ftello64@plt+0xb53c>
   1ca48:	movw	r1, #14804	; 0x39d4
   1ca4c:	mov	r0, #4
   1ca50:	movt	r1, #2
   1ca54:	bl	12268 <ftello64@plt+0xd84>
   1ca58:	b	1c9c0 <ftello64@plt+0xb4dc>
   1ca5c:	movw	r1, #14804	; 0x39d4
   1ca60:	mov	r0, #4
   1ca64:	movt	r1, #2
   1ca68:	bl	12268 <ftello64@plt+0xd84>
   1ca6c:	b	1c9f4 <ftello64@plt+0xb510>
   1ca70:	push	{r3, r4, r5, lr}
   1ca74:	bl	1c988 <ftello64@plt+0xb4a4>
   1ca78:	mov	r5, r0
   1ca7c:	bl	1c76c <ftello64@plt+0xb288>
   1ca80:	mov	r4, r0
   1ca84:	mov	r0, r5
   1ca88:	bl	111f0 <free@plt>
   1ca8c:	mov	r0, r4
   1ca90:	pop	{r3, r4, r5, pc}
   1ca94:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ca98:	movw	r4, #21616	; 0x5470
   1ca9c:	movt	r4, #3
   1caa0:	sub	sp, sp, #16
   1caa4:	subs	r6, r0, #0
   1caa8:	ldr	r3, [r4]
   1caac:	str	r3, [sp, #12]
   1cab0:	beq	1cb54 <ftello64@plt+0xb670>
   1cab4:	ldr	r0, [r6]
   1cab8:	cmp	r0, #0
   1cabc:	blt	1cb54 <ftello64@plt+0xb670>
   1cac0:	mov	r7, r6
   1cac4:	mov	r8, #0
   1cac8:	cmp	r0, #126	; 0x7e
   1cacc:	bls	1cb70 <ftello64@plt+0xb68c>
   1cad0:	mov	r2, r0
   1cad4:	mov	r3, #63	; 0x3f
   1cad8:	mov	ip, #128	; 0x80
   1cadc:	mov	r1, #0
   1cae0:	b	1cae8 <ftello64@plt+0xb604>
   1cae4:	mov	r1, r5
   1cae8:	asr	r3, r3, #1
   1caec:	lsr	r2, r2, #6
   1caf0:	bics	r5, r2, r3
   1caf4:	asr	ip, ip, #1
   1caf8:	orr	ip, ip, #128	; 0x80
   1cafc:	add	r5, r1, #1
   1cb00:	bne	1cae4 <ftello64@plt+0xb600>
   1cb04:	add	r3, r1, r1, lsl #1
   1cb08:	add	r2, r5, r5, lsl #1
   1cb0c:	add	r1, r1, #2
   1cb10:	add	r5, sp, #16
   1cb14:	lsl	r3, r3, #1
   1cb18:	lsl	r2, r2, #1
   1cb1c:	orr	ip, ip, r0, lsr r2
   1cb20:	strb	ip, [r5, #-16]!
   1cb24:	lsr	r2, r0, r3
   1cb28:	sub	r3, r3, #6
   1cb2c:	and	r2, r2, #63	; 0x3f
   1cb30:	cmn	r3, #6
   1cb34:	mvn	r2, r2, lsl #25
   1cb38:	mvn	r2, r2, lsr #25
   1cb3c:	strb	r2, [r5, #1]!
   1cb40:	bne	1cb24 <ftello64@plt+0xb640>
   1cb44:	ldr	r0, [r7, #4]!
   1cb48:	add	r8, r8, r1
   1cb4c:	cmp	r0, #0
   1cb50:	bge	1cac8 <ftello64@plt+0xb5e4>
   1cb54:	mov	r0, #0
   1cb58:	ldr	r2, [sp, #12]
   1cb5c:	ldr	r3, [r4]
   1cb60:	cmp	r2, r3
   1cb64:	bne	1ccc4 <ftello64@plt+0xb7e0>
   1cb68:	add	sp, sp, #16
   1cb6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cb70:	uxtb	r0, r0
   1cb74:	strb	r0, [sp]
   1cb78:	cmp	r0, #0
   1cb7c:	beq	1cb98 <ftello64@plt+0xb6b4>
   1cb80:	ldr	r0, [r7, #4]!
   1cb84:	mov	r1, #1
   1cb88:	add	r8, r8, r1
   1cb8c:	cmp	r0, #0
   1cb90:	bge	1cac8 <ftello64@plt+0xb5e4>
   1cb94:	b	1cb54 <ftello64@plt+0xb670>
   1cb98:	add	r8, r8, #1
   1cb9c:	mov	r0, r8
   1cba0:	bl	11310 <malloc@plt>
   1cba4:	subs	r7, r0, #0
   1cba8:	beq	1ccb0 <ftello64@plt+0xb7cc>
   1cbac:	ldr	r0, [r6]
   1cbb0:	cmp	r0, #0
   1cbb4:	blt	1cb54 <ftello64@plt+0xb670>
   1cbb8:	adds	r9, r7, #0
   1cbbc:	mov	r5, #0
   1cbc0:	movne	r9, #1
   1cbc4:	cmp	r0, #126	; 0x7e
   1cbc8:	strbls	r0, [sp]
   1cbcc:	movls	sl, #1
   1cbd0:	bls	1cc4c <ftello64@plt+0xb768>
   1cbd4:	mov	r2, r0
   1cbd8:	mov	r3, #63	; 0x3f
   1cbdc:	mov	ip, #128	; 0x80
   1cbe0:	mov	r1, #0
   1cbe4:	b	1cbec <ftello64@plt+0xb708>
   1cbe8:	mov	r1, sl
   1cbec:	asr	r3, r3, #1
   1cbf0:	lsr	r2, r2, #6
   1cbf4:	bics	sl, r2, r3
   1cbf8:	asr	ip, ip, #1
   1cbfc:	orr	ip, ip, #128	; 0x80
   1cc00:	add	sl, r1, #1
   1cc04:	bne	1cbe8 <ftello64@plt+0xb704>
   1cc08:	add	r3, r1, r1, lsl #1
   1cc0c:	add	r2, sl, sl, lsl #1
   1cc10:	add	r1, r1, #2
   1cc14:	add	sl, sp, #16
   1cc18:	lsl	r3, r3, #1
   1cc1c:	lsl	r2, r2, #1
   1cc20:	orr	ip, ip, r0, lsr r2
   1cc24:	strb	ip, [sl, #-16]!
   1cc28:	lsr	r2, r0, r3
   1cc2c:	sub	r3, r3, #6
   1cc30:	and	r2, r2, #63	; 0x3f
   1cc34:	cmn	r3, #6
   1cc38:	mvn	r2, r2, lsl #25
   1cc3c:	mvn	r2, r2, lsr #25
   1cc40:	strb	r2, [sl, #1]!
   1cc44:	bne	1cc28 <ftello64@plt+0xb744>
   1cc48:	mov	sl, r1
   1cc4c:	cmp	r8, r5
   1cc50:	movle	r3, #0
   1cc54:	andgt	r3, r9, #1
   1cc58:	cmp	r3, #0
   1cc5c:	bne	1cc7c <ftello64@plt+0xb798>
   1cc60:	cmp	sl, #1
   1cc64:	beq	1cc9c <ftello64@plt+0xb7b8>
   1cc68:	ldr	r0, [r6, #4]!
   1cc6c:	add	r5, r5, sl
   1cc70:	cmp	r0, #0
   1cc74:	bge	1cbc4 <ftello64@plt+0xb6e0>
   1cc78:	b	1cb54 <ftello64@plt+0xb670>
   1cc7c:	rsb	r2, r5, r8
   1cc80:	add	r0, r7, r5
   1cc84:	cmp	r2, sl
   1cc88:	movge	r2, sl
   1cc8c:	mov	r1, sp
   1cc90:	bl	113d0 <strncpy@plt>
   1cc94:	cmp	sl, #1
   1cc98:	bne	1cc68 <ftello64@plt+0xb784>
   1cc9c:	ldrb	r3, [sp]
   1cca0:	cmp	r3, #0
   1cca4:	bne	1cc68 <ftello64@plt+0xb784>
   1cca8:	mov	r0, r7
   1ccac:	b	1cb58 <ftello64@plt+0xb674>
   1ccb0:	movw	r1, #14828	; 0x39ec
   1ccb4:	mov	r0, #4
   1ccb8:	movt	r1, #2
   1ccbc:	bl	12268 <ftello64@plt+0xd84>
   1ccc0:	b	1cbac <ftello64@plt+0xb6c8>
   1ccc4:	bl	11250 <__stack_chk_fail@plt>
   1ccc8:	push	{r3, r4, r5, lr}
   1cccc:	bl	1c988 <ftello64@plt+0xb4a4>
   1ccd0:	mov	r5, r0
   1ccd4:	bl	1ca94 <ftello64@plt+0xb5b0>
   1ccd8:	mov	r4, r0
   1ccdc:	mov	r0, r5
   1cce0:	bl	111f0 <free@plt>
   1cce4:	mov	r0, r4
   1cce8:	pop	{r3, r4, r5, pc}
   1ccec:	push	{r3, r4, r5, r6, r7, lr}
   1ccf0:	subs	r4, r0, #0
   1ccf4:	beq	1cf34 <ftello64@plt+0xba50>
   1ccf8:	mov	r2, r4
   1ccfc:	mov	r5, #0
   1cd00:	mov	r6, #127	; 0x7f
   1cd04:	ldrb	ip, [r2]
   1cd08:	cmp	ip, #127	; 0x7f
   1cd0c:	mov	r1, ip
   1cd10:	bls	1cd60 <ftello64@plt+0xb87c>
   1cd14:	cmp	ip, #191	; 0xbf
   1cd18:	bls	1cd58 <ftello64@plt+0xb874>
   1cd1c:	cmp	ip, #223	; 0xdf
   1cd20:	bls	1cd88 <ftello64@plt+0xb8a4>
   1cd24:	cmp	ip, #239	; 0xef
   1cd28:	bls	1cde8 <ftello64@plt+0xb904>
   1cd2c:	cmp	ip, #247	; 0xf7
   1cd30:	bls	1cdf0 <ftello64@plt+0xb90c>
   1cd34:	cmp	ip, #251	; 0xfb
   1cd38:	bls	1cdf8 <ftello64@plt+0xb914>
   1cd3c:	cmp	ip, #253	; 0xfd
   1cd40:	bhi	1cd58 <ftello64@plt+0xb874>
   1cd44:	ldrb	r3, [r2, #1]
   1cd48:	mov	r1, #6
   1cd4c:	eor	r3, r3, #128	; 0x80
   1cd50:	cmp	r3, #63	; 0x3f
   1cd54:	bls	1cd9c <ftello64@plt+0xb8b8>
   1cd58:	mov	r0, #0
   1cd5c:	pop	{r3, r4, r5, r6, r7, pc}
   1cd60:	add	r2, r2, #1
   1cd64:	cmn	r1, #1
   1cd68:	beq	1cd58 <ftello64@plt+0xb874>
   1cd6c:	cmp	r1, #0
   1cd70:	beq	1ce00 <ftello64@plt+0xb91c>
   1cd74:	cmp	r2, #0
   1cd78:	add	r5, r5, #1
   1cd7c:	bne	1cd04 <ftello64@plt+0xb820>
   1cd80:	mov	r0, r2
   1cd84:	pop	{r3, r4, r5, r6, r7, pc}
   1cd88:	mov	r1, #2
   1cd8c:	ldrb	r3, [r2, #1]
   1cd90:	eor	r3, r3, #128	; 0x80
   1cd94:	cmp	r3, #63	; 0x3f
   1cd98:	bhi	1cd58 <ftello64@plt+0xb874>
   1cd9c:	mov	r3, #1
   1cda0:	b	1cdb4 <ftello64@plt+0xb8d0>
   1cda4:	ldrb	r0, [r2, r3]
   1cda8:	eor	r0, r0, #128	; 0x80
   1cdac:	cmp	r0, #63	; 0x3f
   1cdb0:	bhi	1cd58 <ftello64@plt+0xb874>
   1cdb4:	add	r3, r3, #1
   1cdb8:	cmp	r3, r1
   1cdbc:	blt	1cda4 <ftello64@plt+0xb8c0>
   1cdc0:	add	r3, r2, #1
   1cdc4:	sub	r2, r1, #1
   1cdc8:	add	r2, r3, r2
   1cdcc:	and	r1, ip, r6, asr r1
   1cdd0:	ldrb	r0, [r3], #1
   1cdd4:	cmp	r2, r3
   1cdd8:	and	r0, r0, #63	; 0x3f
   1cddc:	orr	r1, r0, r1, lsl #6
   1cde0:	bne	1cdd0 <ftello64@plt+0xb8ec>
   1cde4:	b	1cd64 <ftello64@plt+0xb880>
   1cde8:	mov	r1, #3
   1cdec:	b	1cd8c <ftello64@plt+0xb8a8>
   1cdf0:	mov	r1, #4
   1cdf4:	b	1cd8c <ftello64@plt+0xb8a8>
   1cdf8:	mov	r1, #5
   1cdfc:	b	1cd8c <ftello64@plt+0xb8a8>
   1ce00:	add	r0, r5, #2
   1ce04:	lsl	r0, r0, #2
   1ce08:	bl	11310 <malloc@plt>
   1ce0c:	subs	r6, r0, #0
   1ce10:	beq	1cf20 <ftello64@plt+0xba3c>
   1ce14:	mov	r2, #0
   1ce18:	mov	r0, #127	; 0x7f
   1ce1c:	ldrb	r7, [r4]
   1ce20:	cmp	r7, #127	; 0x7f
   1ce24:	mov	r1, r7
   1ce28:	bls	1cef8 <ftello64@plt+0xba14>
   1ce2c:	cmp	r7, #191	; 0xbf
   1ce30:	bls	1cef0 <ftello64@plt+0xba0c>
   1ce34:	cmp	r7, #223	; 0xdf
   1ce38:	bls	1cf00 <ftello64@plt+0xba1c>
   1ce3c:	cmp	r7, #239	; 0xef
   1ce40:	bls	1cf08 <ftello64@plt+0xba24>
   1ce44:	cmp	r7, #247	; 0xf7
   1ce48:	bls	1cf10 <ftello64@plt+0xba2c>
   1ce4c:	cmp	r7, #251	; 0xfb
   1ce50:	bls	1cf18 <ftello64@plt+0xba34>
   1ce54:	cmp	r7, #253	; 0xfd
   1ce58:	bhi	1cef0 <ftello64@plt+0xba0c>
   1ce5c:	mov	r1, #6
   1ce60:	ldrb	r3, [r4, #1]
   1ce64:	eor	r3, r3, #128	; 0x80
   1ce68:	cmp	r3, #63	; 0x3f
   1ce6c:	bhi	1cef0 <ftello64@plt+0xba0c>
   1ce70:	mov	r3, #1
   1ce74:	b	1ce88 <ftello64@plt+0xb9a4>
   1ce78:	ldrb	ip, [r4, r3]
   1ce7c:	eor	ip, ip, #128	; 0x80
   1ce80:	cmp	ip, #63	; 0x3f
   1ce84:	bhi	1cef0 <ftello64@plt+0xba0c>
   1ce88:	add	r3, r3, #1
   1ce8c:	cmp	r3, r1
   1ce90:	blt	1ce78 <ftello64@plt+0xb994>
   1ce94:	add	r3, r4, #1
   1ce98:	sub	r4, r1, #1
   1ce9c:	add	r4, r3, r4
   1cea0:	and	r1, r7, r0, asr r1
   1cea4:	ldrb	ip, [r3], #1
   1cea8:	cmp	r3, r4
   1ceac:	and	ip, ip, #63	; 0x3f
   1ceb0:	orr	r1, ip, r1, lsl #6
   1ceb4:	bne	1cea4 <ftello64@plt+0xb9c0>
   1ceb8:	cmn	r1, #1
   1cebc:	beq	1cef0 <ftello64@plt+0xba0c>
   1cec0:	cmp	r2, r5
   1cec4:	movgt	r3, #0
   1cec8:	movle	r3, #1
   1cecc:	cmp	r6, #0
   1ced0:	moveq	r3, #0
   1ced4:	cmp	r3, #0
   1ced8:	strne	r1, [r6, r2, lsl #2]
   1cedc:	cmp	r1, #0
   1cee0:	beq	1cef0 <ftello64@plt+0xba0c>
   1cee4:	cmp	r4, #0
   1cee8:	add	r2, r2, #1
   1ceec:	bne	1ce1c <ftello64@plt+0xb938>
   1cef0:	mov	r0, r6
   1cef4:	pop	{r3, r4, r5, r6, r7, pc}
   1cef8:	add	r4, r4, #1
   1cefc:	b	1ceb8 <ftello64@plt+0xb9d4>
   1cf00:	mov	r1, #2
   1cf04:	b	1ce60 <ftello64@plt+0xb97c>
   1cf08:	mov	r1, #3
   1cf0c:	b	1ce60 <ftello64@plt+0xb97c>
   1cf10:	mov	r1, #4
   1cf14:	b	1ce60 <ftello64@plt+0xb97c>
   1cf18:	mov	r1, #5
   1cf1c:	b	1ce60 <ftello64@plt+0xb97c>
   1cf20:	movw	r1, #14848	; 0x3a00
   1cf24:	mov	r0, #4
   1cf28:	movt	r1, #2
   1cf2c:	bl	12268 <ftello64@plt+0xd84>
   1cf30:	b	1ce14 <ftello64@plt+0xb930>
   1cf34:	mov	r0, r4
   1cf38:	pop	{r3, r4, r5, r6, r7, pc}
   1cf3c:	push	{r3, r4, r5, lr}
   1cf40:	bl	1ccec <ftello64@plt+0xb808>
   1cf44:	mov	r4, r0
   1cf48:	bl	1c584 <ftello64@plt+0xb0a0>
   1cf4c:	cmp	r4, #0
   1cf50:	mov	r5, r0
   1cf54:	beq	1cf60 <ftello64@plt+0xba7c>
   1cf58:	mov	r0, r4
   1cf5c:	bl	111f0 <free@plt>
   1cf60:	mov	r0, r5
   1cf64:	pop	{r3, r4, r5, pc}
   1cf68:	push	{r3, r4, r5, lr}
   1cf6c:	bl	1ccec <ftello64@plt+0xb808>
   1cf70:	mov	r5, r0
   1cf74:	bl	1c76c <ftello64@plt+0xb288>
   1cf78:	mov	r4, r0
   1cf7c:	mov	r0, r5
   1cf80:	bl	111f0 <free@plt>
   1cf84:	mov	r0, r4
   1cf88:	pop	{r3, r4, r5, pc}
   1cf8c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cf90:	subs	r9, r0, #0
   1cf94:	mov	r8, r1
   1cf98:	beq	1d0f4 <ftello64@plt+0xbc10>
   1cf9c:	ldr	r5, [r9]
   1cfa0:	cmp	r5, #0
   1cfa4:	beq	1d0d4 <ftello64@plt+0xbbf0>
   1cfa8:	cmp	r1, #0
   1cfac:	movne	r0, #0
   1cfb0:	moveq	r0, #1
   1cfb4:	blt	1d0d4 <ftello64@plt+0xbbf0>
   1cfb8:	mov	r2, r9
   1cfbc:	mov	r3, #0
   1cfc0:	b	1cfd8 <ftello64@plt+0xbaf4>
   1cfc4:	cmp	r8, r3
   1cfc8:	movle	r1, r0
   1cfcc:	orrgt	r1, r0, #1
   1cfd0:	cmp	r1, #0
   1cfd4:	beq	1cfe8 <ftello64@plt+0xbb04>
   1cfd8:	ldr	r1, [r2, #4]!
   1cfdc:	add	r3, r3, #1
   1cfe0:	cmp	r1, #0
   1cfe4:	bne	1cfc4 <ftello64@plt+0xbae0>
   1cfe8:	add	r3, r3, #1
   1cfec:	lsl	r0, r3, #2
   1cff0:	bl	11310 <malloc@plt>
   1cff4:	subs	r7, r0, #0
   1cff8:	beq	1d0dc <ftello64@plt+0xbbf8>
   1cffc:	cmp	r5, #0
   1d000:	beq	1d0c0 <ftello64@plt+0xbbdc>
   1d004:	cmp	r8, #0
   1d008:	mov	fp, #0
   1d00c:	movne	sl, #0
   1d010:	moveq	sl, #1
   1d014:	blt	1d0c4 <ftello64@plt+0xbbe0>
   1d018:	add	r6, r9, #4
   1d01c:	mov	r4, fp
   1d020:	b	1d058 <ftello64@plt+0xbb74>
   1d024:	ldr	r1, [r9]
   1d028:	mov	r9, r6
   1d02c:	bl	112c8 <strcpy@plt>
   1d030:	ldr	r5, [r6], #4
   1d034:	add	r4, r4, #1
   1d038:	cmp	r5, #0
   1d03c:	lsl	fp, r4, #2
   1d040:	beq	1d0c4 <ftello64@plt+0xbbe0>
   1d044:	cmp	r8, r4
   1d048:	movle	r3, sl
   1d04c:	orrgt	r3, sl, #1
   1d050:	cmp	r3, #0
   1d054:	beq	1d0c4 <ftello64@plt+0xbbe0>
   1d058:	mov	r0, r5
   1d05c:	add	r5, r7, fp
   1d060:	bl	11388 <strlen@plt>
   1d064:	add	r0, r0, #1
   1d068:	bl	11310 <malloc@plt>
   1d06c:	cmp	r0, #0
   1d070:	str	r0, [r7, fp]
   1d074:	bne	1d024 <ftello64@plt+0xbb40>
   1d078:	cmp	r7, #0
   1d07c:	beq	1d0a8 <ftello64@plt+0xbbc4>
   1d080:	ldr	r0, [r7]
   1d084:	cmp	r0, #0
   1d088:	movne	fp, r7
   1d08c:	beq	1d0a0 <ftello64@plt+0xbbbc>
   1d090:	bl	111f0 <free@plt>
   1d094:	ldr	r0, [fp, #4]!
   1d098:	cmp	r0, #0
   1d09c:	bne	1d090 <ftello64@plt+0xbbac>
   1d0a0:	mov	r0, r7
   1d0a4:	bl	111f0 <free@plt>
   1d0a8:	mov	r0, #4
   1d0ac:	movw	r1, #14868	; 0x3a14
   1d0b0:	movt	r1, #2
   1d0b4:	bl	12268 <ftello64@plt+0xd84>
   1d0b8:	ldr	r0, [r5]
   1d0bc:	b	1d024 <ftello64@plt+0xbb40>
   1d0c0:	mov	fp, r5
   1d0c4:	mov	r3, #0
   1d0c8:	mov	r0, r7
   1d0cc:	str	r3, [r7, fp]
   1d0d0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d0d4:	mov	r0, #4
   1d0d8:	b	1cff0 <ftello64@plt+0xbb0c>
   1d0dc:	movw	r1, #14868	; 0x3a14
   1d0e0:	mov	r0, #4
   1d0e4:	movt	r1, #2
   1d0e8:	bl	12268 <ftello64@plt+0xd84>
   1d0ec:	ldr	r5, [r9]
   1d0f0:	b	1cffc <ftello64@plt+0xbb18>
   1d0f4:	mov	r0, r9
   1d0f8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d0fc:	push	{r4, r5, r6, lr}
   1d100:	subs	r6, r0, #0
   1d104:	beq	1d140 <ftello64@plt+0xbc5c>
   1d108:	ldr	r0, [r6]
   1d10c:	cmp	r0, #0
   1d110:	beq	1d148 <ftello64@plt+0xbc64>
   1d114:	mov	r5, r6
   1d118:	mov	r4, #0
   1d11c:	bl	111f0 <free@plt>
   1d120:	ldr	r0, [r5, #4]!
   1d124:	add	r4, r4, #1
   1d128:	cmp	r0, #0
   1d12c:	bne	1d11c <ftello64@plt+0xbc38>
   1d130:	mov	r0, r6
   1d134:	bl	111f0 <free@plt>
   1d138:	mov	r0, r4
   1d13c:	pop	{r4, r5, r6, pc}
   1d140:	mov	r0, r6
   1d144:	pop	{r4, r5, r6, pc}
   1d148:	mov	r4, r0
   1d14c:	b	1d130 <ftello64@plt+0xbc4c>
   1d150:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d154:	subs	r6, r0, #0
   1d158:	sub	sp, sp, #20
   1d15c:	mov	r9, r1
   1d160:	mov	sl, r2
   1d164:	str	r3, [sp, #8]
   1d168:	beq	1d2c4 <ftello64@plt+0xbde0>
   1d16c:	ldr	r8, [r6]
   1d170:	cmp	r8, #0
   1d174:	moveq	ip, r8
   1d178:	beq	1d1a0 <ftello64@plt+0xbcbc>
   1d17c:	ldr	ip, [r8]
   1d180:	cmp	ip, #0
   1d184:	beq	1d1a0 <ftello64@plt+0xbcbc>
   1d188:	mov	r4, r8
   1d18c:	mov	ip, #0
   1d190:	ldr	r5, [r4, #4]!
   1d194:	add	ip, ip, #1
   1d198:	cmp	r5, #0
   1d19c:	bne	1d190 <ftello64@plt+0xbcac>
   1d1a0:	cmp	r9, #0
   1d1a4:	moveq	r0, ip
   1d1a8:	beq	1d298 <ftello64@plt+0xbdb4>
   1d1ac:	add	r0, ip, #2
   1d1b0:	lsl	r0, r0, #2
   1d1b4:	bl	11310 <malloc@plt>
   1d1b8:	subs	r5, r0, #0
   1d1bc:	beq	1d2d0 <ftello64@plt+0xbdec>
   1d1c0:	cmp	r8, #0
   1d1c4:	beq	1d2ac <ftello64@plt+0xbdc8>
   1d1c8:	ldr	ip, [r8]
   1d1cc:	cmp	ip, #0
   1d1d0:	beq	1d300 <ftello64@plt+0xbe1c>
   1d1d4:	cmp	sl, #0
   1d1d8:	ble	1d318 <ftello64@plt+0xbe34>
   1d1dc:	sub	r1, r5, #4
   1d1e0:	mov	r2, r8
   1d1e4:	mov	r4, #0
   1d1e8:	b	1d1f4 <ftello64@plt+0xbd10>
   1d1ec:	cmp	r4, sl
   1d1f0:	beq	1d20c <ftello64@plt+0xbd28>
   1d1f4:	str	ip, [r1, #4]!
   1d1f8:	add	r4, r4, #1
   1d1fc:	ldr	ip, [r2, #4]!
   1d200:	lsl	r7, r4, #2
   1d204:	cmp	ip, #0
   1d208:	bne	1d1ec <ftello64@plt+0xbd08>
   1d20c:	add	sl, r7, #4
   1d210:	add	fp, r4, #1
   1d214:	str	r7, [sp, #12]
   1d218:	mov	r0, r9
   1d21c:	bl	11388 <strlen@plt>
   1d220:	add	r0, r0, #1
   1d224:	bl	11310 <malloc@plt>
   1d228:	subs	r2, r0, #0
   1d22c:	beq	1d2e4 <ftello64@plt+0xbe00>
   1d230:	mov	r1, r9
   1d234:	mov	r0, r2
   1d238:	bl	112c8 <strcpy@plt>
   1d23c:	ldr	r3, [sp, #12]
   1d240:	cmp	r8, #0
   1d244:	str	r0, [r5, r3]
   1d248:	beq	1d27c <ftello64@plt+0xbd98>
   1d24c:	ldr	r2, [r8, r7]
   1d250:	cmp	r2, #0
   1d254:	beq	1d27c <ftello64@plt+0xbd98>
   1d258:	sub	r3, fp, #-1073741823	; 0xc0000001
   1d25c:	add	r4, r8, r4, lsl #2
   1d260:	add	r3, r5, r3, lsl #2
   1d264:	str	r2, [r3, #4]!
   1d268:	add	fp, fp, #1
   1d26c:	ldr	r2, [r4, #4]!
   1d270:	cmp	r2, #0
   1d274:	bne	1d264 <ftello64@plt+0xbd80>
   1d278:	lsl	sl, fp, #2
   1d27c:	ldr	r3, [sp, #8]
   1d280:	cmp	r3, #0
   1d284:	mov	r3, #0
   1d288:	str	r3, [r5, sl]
   1d28c:	bne	1d2a0 <ftello64@plt+0xbdbc>
   1d290:	mov	r0, fp
   1d294:	str	r5, [r6]
   1d298:	add	sp, sp, #20
   1d29c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d2a0:	mov	r0, r8
   1d2a4:	bl	111f0 <free@plt>
   1d2a8:	b	1d290 <ftello64@plt+0xbdac>
   1d2ac:	mov	r7, r8
   1d2b0:	mov	sl, #4
   1d2b4:	str	r8, [sp, #12]
   1d2b8:	mov	fp, #1
   1d2bc:	mov	r4, r8
   1d2c0:	b	1d218 <ftello64@plt+0xbd34>
   1d2c4:	mov	r0, r6
   1d2c8:	add	sp, sp, #20
   1d2cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d2d0:	movw	r1, #14872	; 0x3a18
   1d2d4:	mov	r0, #4
   1d2d8:	movt	r1, #2
   1d2dc:	bl	12268 <ftello64@plt+0xd84>
   1d2e0:	b	1d1c0 <ftello64@plt+0xbcdc>
   1d2e4:	movw	r1, #14872	; 0x3a18
   1d2e8:	mov	r0, #4
   1d2ec:	movt	r1, #2
   1d2f0:	str	r2, [sp, #4]
   1d2f4:	bl	12268 <ftello64@plt+0xd84>
   1d2f8:	ldr	r2, [sp, #4]
   1d2fc:	b	1d230 <ftello64@plt+0xbd4c>
   1d300:	mov	r7, ip
   1d304:	mov	sl, #4
   1d308:	str	ip, [sp, #12]
   1d30c:	mov	r4, ip
   1d310:	mov	fp, #1
   1d314:	b	1d218 <ftello64@plt+0xbd34>
   1d318:	mov	r7, #0
   1d31c:	mov	sl, #4
   1d320:	str	r7, [sp, #12]
   1d324:	mov	r4, r7
   1d328:	mov	fp, #1
   1d32c:	b	1d218 <ftello64@plt+0xbd34>
   1d330:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d334:	movw	r7, #21616	; 0x5470
   1d338:	sub	sp, sp, #140	; 0x8c
   1d33c:	movt	r7, #3
   1d340:	cmp	r0, #0
   1d344:	ldr	ip, [sp, #176]	; 0xb0
   1d348:	str	r7, [sp, #28]
   1d34c:	str	r0, [sp, #44]	; 0x2c
   1d350:	ldr	r0, [r7]
   1d354:	ldr	r7, [sp, #180]	; 0xb4
   1d358:	str	ip, [sp, #24]
   1d35c:	str	r3, [sp, #60]	; 0x3c
   1d360:	mov	r3, #0
   1d364:	str	r7, [sp, #52]	; 0x34
   1d368:	str	r3, [ip]
   1d36c:	ldr	r7, [sp, #188]	; 0xbc
   1d370:	ldr	ip, [sp, #184]	; 0xb8
   1d374:	str	r1, [sp, #48]	; 0x30
   1d378:	str	r2, [sp, #56]	; 0x38
   1d37c:	str	r0, [sp, #132]	; 0x84
   1d380:	str	ip, [sp, #64]	; 0x40
   1d384:	str	r7, [sp, #40]	; 0x28
   1d388:	beq	1d870 <ftello64@plt+0xc38c>
   1d38c:	ldr	r7, [sp, #44]	; 0x2c
   1d390:	ldr	r4, [r7]
   1d394:	cmp	r4, #0
   1d398:	str	r4, [sp, #76]	; 0x4c
   1d39c:	beq	1d870 <ftello64@plt+0xc38c>
   1d3a0:	ldr	r2, [r4]
   1d3a4:	cmp	r2, #0
   1d3a8:	beq	1d56c <ftello64@plt+0xc088>
   1d3ac:	mov	fp, r3
   1d3b0:	mov	r3, r4
   1d3b4:	ldr	r2, [r3, #4]!
   1d3b8:	add	fp, fp, #1
   1d3bc:	cmp	r2, #0
   1d3c0:	bne	1d3b4 <ftello64@plt+0xbed0>
   1d3c4:	ldr	ip, [sp, #192]	; 0xc0
   1d3c8:	cmp	fp, #1
   1d3cc:	cmple	ip, #0
   1d3d0:	movne	r2, #0
   1d3d4:	moveq	r2, #1
   1d3d8:	beq	1d568 <ftello64@plt+0xc084>
   1d3dc:	ldr	ip, [sp, #52]	; 0x34
   1d3e0:	ldr	r7, [sp, #56]	; 0x38
   1d3e4:	str	r2, [ip]
   1d3e8:	ldr	r5, [r7]
   1d3ec:	ldr	ip, [sp, #64]	; 0x40
   1d3f0:	ldr	r7, [sp, #60]	; 0x3c
   1d3f4:	cmn	r5, #1
   1d3f8:	ldr	r6, [ip]
   1d3fc:	ldr	r3, [r7]
   1d400:	beq	1d410 <ftello64@plt+0xbf2c>
   1d404:	ldr	ip, [sp, #192]	; 0xc0
   1d408:	orrs	ip, ip, r5
   1d40c:	bne	1d8fc <ftello64@plt+0xc418>
   1d410:	ldr	ip, [sp, #40]	; 0x28
   1d414:	mvn	r7, #1
   1d418:	mvn	r6, #0
   1d41c:	str	r6, [ip]
   1d420:	mov	ip, #0
   1d424:	str	ip, [sp, #20]
   1d428:	cmn	r3, #7
   1d42c:	beq	1d728 <ftello64@plt+0xc244>
   1d430:	movw	ip, #21260	; 0x530c
   1d434:	movt	ip, #3
   1d438:	str	ip, [sp, #16]
   1d43c:	movw	ip, #21040	; 0x5230
   1d440:	movt	ip, #3
   1d444:	str	ip, [sp, #32]
   1d448:	ldr	ip, [sp, #16]
   1d44c:	ldr	r3, [ip]
   1d450:	b	1d4d0 <ftello64@plt+0xbfec>
   1d454:	add	r3, r7, #4
   1d458:	cmp	r3, #3
   1d45c:	bls	1d594 <ftello64@plt+0xc0b0>
   1d460:	cmn	r7, #6
   1d464:	beq	1d594 <ftello64@plt+0xc0b0>
   1d468:	cmn	r7, #1
   1d46c:	addeq	r5, r5, #2
   1d470:	moveq	r7, #0
   1d474:	bne	1d698 <ftello64@plt+0xc1b4>
   1d478:	cmp	r5, fp
   1d47c:	bgt	1d538 <ftello64@plt+0xc054>
   1d480:	ldr	r8, [r4, r5, lsl #2]
   1d484:	add	sl, r4, r5, lsl #2
   1d488:	cmp	r8, #0
   1d48c:	movne	r9, r5
   1d490:	beq	1d6a4 <ftello64@plt+0xc1c0>
   1d494:	cmp	r6, #0
   1d498:	blt	1d4a8 <ftello64@plt+0xbfc4>
   1d49c:	ldr	r3, [r4, r6, lsl #2]
   1d4a0:	cmp	r3, #0
   1d4a4:	beq	1da70 <ftello64@plt+0xc58c>
   1d4a8:	ldrb	r3, [r8]
   1d4ac:	cmp	r3, #45	; 0x2d
   1d4b0:	beq	1d638 <ftello64@plt+0xc154>
   1d4b4:	ldr	ip, [sp, #16]
   1d4b8:	ldr	r3, [ip]
   1d4bc:	cmp	r3, #0
   1d4c0:	beq	1da94 <ftello64@plt+0xc5b0>
   1d4c4:	cmp	r6, #0
   1d4c8:	movlt	r6, r5
   1d4cc:	add	r5, r5, #1
   1d4d0:	cmp	r3, #0
   1d4d4:	bne	1d454 <ftello64@plt+0xbf70>
   1d4d8:	cmn	r7, #5
   1d4dc:	beq	1d528 <ftello64@plt+0xc044>
   1d4e0:	cmn	r7, #6
   1d4e4:	beq	1d528 <ftello64@plt+0xc044>
   1d4e8:	add	r3, r7, #4
   1d4ec:	cmp	r3, #1
   1d4f0:	bhi	1d468 <ftello64@plt+0xbf84>
   1d4f4:	cmn	r7, #3
   1d4f8:	addeq	r5, r5, #1
   1d4fc:	add	r8, r5, #1
   1d500:	ldr	r0, [r4, r8, lsl #2]
   1d504:	lsl	r7, r8, #2
   1d508:	cmp	r0, #0
   1d50c:	beq	1d888 <ftello64@plt+0xc3a4>
   1d510:	ldrb	r3, [r0]
   1d514:	cmp	r3, #64	; 0x40
   1d518:	beq	1d830 <ftello64@plt+0xc34c>
   1d51c:	cmp	r3, #45	; 0x2d
   1d520:	bne	1d83c <ftello64@plt+0xc358>
   1d524:	sub	r5, r8, #1
   1d528:	add	r5, r5, #1
   1d52c:	mov	r7, #0
   1d530:	cmp	r5, fp
   1d534:	ble	1d480 <ftello64@plt+0xbf9c>
   1d538:	ldr	ip, [sp, #44]	; 0x2c
   1d53c:	ldr	r0, [sp, #20]
   1d540:	str	r4, [ip]
   1d544:	ldr	ip, [sp, #48]	; 0x30
   1d548:	str	fp, [ip]
   1d54c:	ldr	ip, [sp, #64]	; 0x40
   1d550:	str	r6, [ip]
   1d554:	ldr	ip, [sp, #56]	; 0x38
   1d558:	str	r5, [ip]
   1d55c:	ldr	ip, [sp, #60]	; 0x3c
   1d560:	str	r7, [ip]
   1d564:	b	1d578 <ftello64@plt+0xc094>
   1d568:	mov	r2, #1
   1d56c:	ldr	r7, [sp, #48]	; 0x30
   1d570:	mov	r0, #0
   1d574:	str	r2, [r7]
   1d578:	ldr	r7, [sp, #28]
   1d57c:	ldr	r2, [sp, #132]	; 0x84
   1d580:	ldr	r3, [r7]
   1d584:	cmp	r2, r3
   1d588:	bne	1e338 <ftello64@plt+0xce54>
   1d58c:	add	sp, sp, #140	; 0x8c
   1d590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d594:	cmp	r6, #0
   1d598:	blt	1d4e0 <ftello64@plt+0xbffc>
   1d59c:	ldr	r8, [r4, r6, lsl #2]
   1d5a0:	lsl	r9, r6, #2
   1d5a4:	cmp	r8, #0
   1d5a8:	beq	1d4e0 <ftello64@plt+0xbffc>
   1d5ac:	bic	r3, r7, #2
   1d5b0:	cmn	r3, #3
   1d5b4:	movne	r3, #0
   1d5b8:	moveq	r3, #1
   1d5bc:	cmp	r6, r5
   1d5c0:	str	r3, [sp, #36]	; 0x24
   1d5c4:	bge	1d688 <ftello64@plt+0xc1a4>
   1d5c8:	add	ip, r3, r5
   1d5cc:	mov	r2, r6
   1d5d0:	lsl	sl, ip, #2
   1d5d4:	cmp	r6, ip
   1d5d8:	addge	r4, r4, r9
   1d5dc:	bge	1d61c <ftello64@plt+0xc138>
   1d5e0:	mov	r1, r9
   1d5e4:	mov	r3, r6
   1d5e8:	str	r2, [sp, #12]
   1d5ec:	b	1d5f8 <ftello64@plt+0xc114>
   1d5f0:	ldr	r4, [sp, #76]	; 0x4c
   1d5f4:	mov	r1, r0
   1d5f8:	add	r0, r1, #4
   1d5fc:	add	r3, r3, #1
   1d600:	cmp	r3, ip
   1d604:	ldr	r2, [r4, r0]
   1d608:	str	r2, [r4, r1]
   1d60c:	bne	1d5f0 <ftello64@plt+0xc10c>
   1d610:	ldr	r4, [sp, #76]	; 0x4c
   1d614:	ldr	r2, [sp, #12]
   1d618:	add	r4, r4, sl
   1d61c:	add	r2, r2, #1
   1d620:	str	r8, [r4]
   1d624:	cmp	r2, r5
   1d628:	ldr	r4, [sp, #76]	; 0x4c
   1d62c:	beq	1d688 <ftello64@plt+0xc1a4>
   1d630:	ldr	r8, [r4, r9]
   1d634:	b	1d5d4 <ftello64@plt+0xc0f0>
   1d638:	ldrb	r3, [r8, #1]
   1d63c:	cmp	r3, #0
   1d640:	bne	1d6ec <ftello64@plt+0xc208>
   1d644:	ldr	ip, [sp, #40]	; 0x28
   1d648:	mvn	r3, #0
   1d64c:	str	r3, [ip]
   1d650:	ldr	ip, [sp, #16]
   1d654:	ldr	r3, [ip]
   1d658:	cmp	r3, #0
   1d65c:	bne	1d4c4 <ftello64@plt+0xbfe0>
   1d660:	mov	r0, r8
   1d664:	bl	11388 <strlen@plt>
   1d668:	add	r0, r0, #1
   1d66c:	bl	11310 <malloc@plt>
   1d670:	ldr	r7, [sp, #24]
   1d674:	cmp	r0, #0
   1d678:	str	r0, [r7]
   1d67c:	beq	1e698 <ftello64@plt+0xd1b4>
   1d680:	mov	r1, r8
   1d684:	b	1dc80 <ftello64@plt+0xc79c>
   1d688:	ldr	ip, [sp, #36]	; 0x24
   1d68c:	add	r3, ip, #1
   1d690:	add	r6, r6, r3
   1d694:	b	1d4e0 <ftello64@plt+0xbffc>
   1d698:	cmn	r7, #2
   1d69c:	bne	1d478 <ftello64@plt+0xbf94>
   1d6a0:	b	1d528 <ftello64@plt+0xc044>
   1d6a4:	cmp	r6, #0
   1d6a8:	blt	1d880 <ftello64@plt+0xc39c>
   1d6ac:	ldr	r3, [r4, r6, lsl #2]
   1d6b0:	cmp	r3, #0
   1d6b4:	beq	1da8c <ftello64@plt+0xc5a8>
   1d6b8:	cmn	r7, #5
   1d6bc:	addeq	r6, r6, #1
   1d6c0:	cmp	r6, fp
   1d6c4:	bgt	1e054 <ftello64@plt+0xcb70>
   1d6c8:	ldr	r8, [r4, r6, lsl #2]
   1d6cc:	mov	r3, r6
   1d6d0:	add	sl, r4, r6, lsl #2
   1d6d4:	cmp	r8, #0
   1d6d8:	beq	1e0b8 <ftello64@plt+0xcbd4>
   1d6dc:	mov	r9, r6
   1d6e0:	mov	r6, r5
   1d6e4:	mov	r5, r3
   1d6e8:	b	1d494 <ftello64@plt+0xbfb0>
   1d6ec:	cmp	r3, #45	; 0x2d
   1d6f0:	bne	1d784 <ftello64@plt+0xc2a0>
   1d6f4:	ldrb	r3, [r8, #2]
   1d6f8:	cmp	r3, #0
   1d6fc:	bne	1de90 <ftello64@plt+0xc9ac>
   1d700:	ldr	ip, [sp, #16]
   1d704:	movw	r3, #21260	; 0x530c
   1d708:	movt	r3, #3
   1d70c:	ldr	r2, [ip, #4]
   1d710:	cmp	r2, #0
   1d714:	beq	1d8e0 <ftello64@plt+0xc3fc>
   1d718:	cmp	r6, #0
   1d71c:	mvn	r7, #6
   1d720:	suble	r5, r5, #1
   1d724:	subgt	r5, r6, #1
   1d728:	add	r5, r5, #1
   1d72c:	cmp	r5, fp
   1d730:	bgt	1da80 <ftello64@plt+0xc59c>
   1d734:	ldr	r8, [r4, r5, lsl #2]
   1d738:	cmp	r8, #0
   1d73c:	beq	1d880 <ftello64@plt+0xc39c>
   1d740:	mov	r0, r8
   1d744:	bl	11388 <strlen@plt>
   1d748:	add	r0, r0, #1
   1d74c:	bl	11310 <malloc@plt>
   1d750:	ldr	ip, [sp, #24]
   1d754:	cmp	r0, #0
   1d758:	str	r0, [ip]
   1d75c:	beq	1e75c <ftello64@plt+0xd278>
   1d760:	mov	r1, r8
   1d764:	bl	112c8 <strcpy@plt>
   1d768:	movw	ip, #65535	; 0xffff
   1d76c:	str	ip, [sp, #20]
   1d770:	mvn	r3, #0
   1d774:	ldr	ip, [sp, #40]	; 0x28
   1d778:	ldr	r4, [sp, #76]	; 0x4c
   1d77c:	str	r3, [ip]
   1d780:	b	1d538 <ftello64@plt+0xc054>
   1d784:	ldr	ip, [sp, #24]
   1d788:	add	sl, r7, #1
   1d78c:	mov	r1, #0
   1d790:	add	r0, r8, sl
   1d794:	str	r0, [sp, #20]
   1d798:	str	r1, [ip]
   1d79c:	ldrb	ip, [r8, sl]
   1d7a0:	cmp	ip, r1
   1d7a4:	beq	1da54 <ftello64@plt+0xc570>
   1d7a8:	ldr	r2, [sp, #32]
   1d7ac:	ldr	r3, [r2, #16]
   1d7b0:	cmp	r3, r1
   1d7b4:	beq	1dd28 <ftello64@plt+0xc844>
   1d7b8:	movw	r3, #21040	; 0x5230
   1d7bc:	mvn	r0, #0
   1d7c0:	movt	r3, #3
   1d7c4:	str	r0, [sp, #12]
   1d7c8:	str	r7, [sp, #36]	; 0x24
   1d7cc:	b	1d7e4 <ftello64@plt+0xc300>
   1d7d0:	add	r3, r3, #24
   1d7d4:	ldr	r2, [r3, #16]
   1d7d8:	add	r1, r1, #1
   1d7dc:	cmp	r2, #0
   1d7e0:	beq	1d938 <ftello64@plt+0xc454>
   1d7e4:	ldr	r2, [r3]
   1d7e8:	cmp	r2, #0
   1d7ec:	beq	1d7d0 <ftello64@plt+0xc2ec>
   1d7f0:	ldrb	r0, [r2]
   1d7f4:	cmp	r0, ip
   1d7f8:	bne	1d7d0 <ftello64@plt+0xc2ec>
   1d7fc:	ldrb	r2, [r2, #1]
   1d800:	cmp	r2, #0
   1d804:	beq	1d930 <ftello64@plt+0xc44c>
   1d808:	ldr	r7, [sp, #20]
   1d80c:	ldrb	r0, [r7, #1]
   1d810:	cmp	r0, r2
   1d814:	bne	1d7d0 <ftello64@plt+0xc2ec>
   1d818:	ldr	r7, [sp, #36]	; 0x24
   1d81c:	str	r1, [sp, #12]
   1d820:	add	sl, r7, #2
   1d824:	add	ip, r8, sl
   1d828:	str	ip, [sp, #20]
   1d82c:	b	1d944 <ftello64@plt+0xc460>
   1d830:	ldrb	r3, [r0, #1]
   1d834:	cmp	r3, #0
   1d838:	beq	1d8cc <ftello64@plt+0xc3e8>
   1d83c:	bl	11388 <strlen@plt>
   1d840:	add	r0, r0, #1
   1d844:	bl	11310 <malloc@plt>
   1d848:	ldr	ip, [sp, #24]
   1d84c:	cmp	r0, #0
   1d850:	str	r0, [ip]
   1d854:	beq	1e620 <ftello64@plt+0xd13c>
   1d858:	ldr	r1, [r4, r7]
   1d85c:	mov	r5, r8
   1d860:	bl	112c8 <strcpy@plt>
   1d864:	mvn	r7, #3
   1d868:	ldr	r4, [sp, #76]	; 0x4c
   1d86c:	b	1d538 <ftello64@plt+0xc054>
   1d870:	ldr	ip, [sp, #48]	; 0x30
   1d874:	mov	r0, #0
   1d878:	str	r0, [ip]
   1d87c:	b	1d578 <ftello64@plt+0xc094>
   1d880:	str	r8, [sp, #20]
   1d884:	b	1d538 <ftello64@plt+0xc054>
   1d888:	cmp	r6, #0
   1d88c:	blt	1d524 <ftello64@plt+0xc040>
   1d890:	mov	r2, r6
   1d894:	movw	r1, #14880	; 0x3a20
   1d898:	add	r0, sp, #76	; 0x4c
   1d89c:	movt	r1, #2
   1d8a0:	mov	r3, #1
   1d8a4:	add	r7, r7, #4
   1d8a8:	bl	1d150 <ftello64@plt+0xbc6c>
   1d8ac:	ldr	r4, [sp, #76]	; 0x4c
   1d8b0:	add	r8, r5, #2
   1d8b4:	add	r6, r6, #1
   1d8b8:	mov	fp, r0
   1d8bc:	ldr	r0, [r4, r7]
   1d8c0:	cmp	r0, #0
   1d8c4:	beq	1d524 <ftello64@plt+0xc040>
   1d8c8:	b	1d510 <ftello64@plt+0xc02c>
   1d8cc:	ldr	r7, [sp, #16]
   1d8d0:	mov	r5, r8
   1d8d4:	ldr	r3, [r7]
   1d8d8:	mvn	r7, #5
   1d8dc:	b	1d4d0 <ftello64@plt+0xbfec>
   1d8e0:	ldr	ip, [sp, #40]	; 0x28
   1d8e4:	mvn	r2, #0
   1d8e8:	str	r2, [ip]
   1d8ec:	ldr	r3, [r3]
   1d8f0:	cmp	r3, #0
   1d8f4:	bne	1d4c4 <ftello64@plt+0xbfe0>
   1d8f8:	b	1d660 <ftello64@plt+0xc17c>
   1d8fc:	ldr	r7, [sp, #40]	; 0x28
   1d900:	ldr	r1, [r7]
   1d904:	cmn	r1, #1
   1d908:	streq	r2, [sp, #20]
   1d90c:	addne	r1, r1, r1, lsl #1
   1d910:	movwne	r2, #21040	; 0x5230
   1d914:	movtne	r2, #3
   1d918:	addne	r2, r2, r1, lsl #3
   1d91c:	movne	r7, r3
   1d920:	moveq	r7, r3
   1d924:	ldrne	r2, [r2, #16]
   1d928:	strne	r2, [sp, #20]
   1d92c:	b	1d428 <ftello64@plt+0xbf44>
   1d930:	str	r1, [sp, #12]
   1d934:	b	1d7d0 <ftello64@plt+0xc2ec>
   1d938:	ldr	r7, [sp, #12]
   1d93c:	cmn	r7, #1
   1d940:	beq	1dd28 <ftello64@plt+0xc844>
   1d944:	ldr	ip, [sp, #20]
   1d948:	mov	r1, #1
   1d94c:	ldrb	r3, [ip, #1]
   1d950:	cmp	r3, #45	; 0x2d
   1d954:	beq	1db84 <ftello64@plt+0xc6a0>
   1d958:	ldr	r7, [sp, #12]
   1d95c:	ldr	ip, [sp, #12]
   1d960:	lsl	r7, r7, r1
   1d964:	str	r7, [sp, #20]
   1d968:	add	r3, r7, ip
   1d96c:	ldr	r7, [sp, #32]
   1d970:	add	r3, r7, r3, lsl #3
   1d974:	ldr	r7, [r3, #8]
   1d978:	cmp	r7, #4
   1d97c:	beq	1dadc <ftello64@plt+0xc5f8>
   1d980:	cmp	r7, #5
   1d984:	beq	1dd68 <ftello64@plt+0xc884>
   1d988:	cmp	r7, #2
   1d98c:	beq	1ddf4 <ftello64@plt+0xc910>
   1d990:	bic	r1, r7, #2
   1d994:	cmp	r1, #1
   1d998:	bne	1da08 <ftello64@plt+0xc524>
   1d99c:	add	r3, r8, sl
   1d9a0:	ldrb	r3, [r3, #1]
   1d9a4:	cmp	r3, #0
   1d9a8:	bne	1dc98 <ftello64@plt+0xc7b4>
   1d9ac:	add	r9, r9, #1
   1d9b0:	ldr	r0, [r4, r9, lsl #2]
   1d9b4:	add	r4, r4, r9, lsl #2
   1d9b8:	cmp	r0, #0
   1d9bc:	beq	1e6b0 <ftello64@plt+0xd1cc>
   1d9c0:	bl	11388 <strlen@plt>
   1d9c4:	add	r0, r0, #1
   1d9c8:	bl	11310 <malloc@plt>
   1d9cc:	ldr	ip, [sp, #24]
   1d9d0:	cmp	r0, #0
   1d9d4:	str	r0, [ip]
   1d9d8:	beq	1e778 <ftello64@plt+0xd294>
   1d9dc:	ldr	r1, [r4]
   1d9e0:	bl	112c8 <strcpy@plt>
   1d9e4:	ldr	ip, [sp, #20]
   1d9e8:	ldr	r7, [sp, #12]
   1d9ec:	add	r3, ip, r7
   1d9f0:	ldr	ip, [sp, #32]
   1d9f4:	add	r3, ip, r3, lsl #3
   1d9f8:	ldr	r3, [r3, #8]
   1d9fc:	cmp	r3, #3
   1da00:	mvnne	sl, #0
   1da04:	mvneq	sl, #2
   1da08:	ldr	ip, [sp, #20]
   1da0c:	movw	r3, #65534	; 0xfffe
   1da10:	ldr	r7, [sp, #12]
   1da14:	add	r2, ip, r7
   1da18:	ldr	ip, [sp, #40]	; 0x28
   1da1c:	str	r7, [ip]
   1da20:	ldr	r7, [sp, #32]
   1da24:	add	r2, r7, r2, lsl #3
   1da28:	ldr	r2, [r2, #16]
   1da2c:	cmp	r2, r3
   1da30:	str	r2, [sp, #20]
   1da34:	beq	1e73c <ftello64@plt+0xd258>
   1da38:	ldr	r4, [sp, #76]	; 0x4c
   1da3c:	cmp	sl, #0
   1da40:	bne	1de88 <ftello64@plt+0xc9a4>
   1da44:	ldr	r7, [sp, #16]
   1da48:	ldr	r3, [r7]
   1da4c:	mvn	r7, #1
   1da50:	b	1d4d0 <ftello64@plt+0xbfec>
   1da54:	ldr	r7, [sp, #40]	; 0x28
   1da58:	mov	sl, ip
   1da5c:	mvn	r3, #0
   1da60:	str	r3, [r7]
   1da64:	mov	ip, #0
   1da68:	str	ip, [sp, #20]
   1da6c:	b	1da3c <ftello64@plt+0xc558>
   1da70:	cmn	r7, #5
   1da74:	addeq	r5, r5, #1
   1da78:	cmp	r5, fp
   1da7c:	ble	1dc48 <ftello64@plt+0xc764>
   1da80:	mov	ip, #0
   1da84:	str	ip, [sp, #20]
   1da88:	b	1d538 <ftello64@plt+0xc054>
   1da8c:	str	r3, [sp, #20]
   1da90:	b	1d538 <ftello64@plt+0xc054>
   1da94:	mov	r0, r8
   1da98:	bl	11388 <strlen@plt>
   1da9c:	add	r0, r0, #1
   1daa0:	bl	11310 <malloc@plt>
   1daa4:	ldr	r7, [sp, #24]
   1daa8:	cmp	r0, #0
   1daac:	str	r0, [r7]
   1dab0:	beq	1e744 <ftello64@plt+0xd260>
   1dab4:	mov	r1, r8
   1dab8:	mvn	r7, #4
   1dabc:	bl	112c8 <strcpy@plt>
   1dac0:	ldr	ip, [sp, #40]	; 0x28
   1dac4:	mvn	r3, #0
   1dac8:	ldr	r4, [sp, #76]	; 0x4c
   1dacc:	str	r3, [ip]
   1dad0:	movw	ip, #65535	; 0xffff
   1dad4:	str	ip, [sp, #20]
   1dad8:	b	1d538 <ftello64@plt+0xc054>
   1dadc:	add	r4, sl, #1
   1dae0:	ldrb	r3, [r8, r4]
   1dae4:	cmp	r3, #0
   1dae8:	bne	1dcf0 <ftello64@plt+0xc80c>
   1daec:	ldr	r7, [sp, #20]
   1daf0:	ldr	ip, [sp, #12]
   1daf4:	add	r2, r7, ip
   1daf8:	ldr	r7, [sp, #32]
   1dafc:	add	r3, r7, r2, lsl #3
   1db00:	ldr	r3, [r3, #20]
   1db04:	cmp	r3, #0
   1db08:	beq	1de50 <ftello64@plt+0xc96c>
   1db0c:	ldrb	r1, [r3]
   1db10:	cmp	r1, #0
   1db14:	beq	1de50 <ftello64@plt+0xc96c>
   1db18:	ldr	r2, [r7, r2, lsl #3]
   1db1c:	add	r7, sp, #80	; 0x50
   1db20:	str	r3, [sp, #4]
   1db24:	mov	r1, #1
   1db28:	movw	r3, #14888	; 0x3a28
   1db2c:	mov	r0, r7
   1db30:	str	r2, [sp]
   1db34:	movt	r3, #2
   1db38:	mov	r2, #50	; 0x32
   1db3c:	bl	113c4 <__sprintf_chk@plt>
   1db40:	str	r7, [sp]
   1db44:	movw	r0, #21652	; 0x5494
   1db48:	mov	r1, #1
   1db4c:	movt	r0, #3
   1db50:	movw	r2, #6049	; 0x17a1
   1db54:	ldr	r3, [pc, #3412]	; 1e8b0 <ftello64@plt+0xd3cc>
   1db58:	bl	113c4 <__sprintf_chk@plt>
   1db5c:	ldr	r7, [sp, #192]	; 0xc0
   1db60:	cmp	r7, #0
   1db64:	ble	1e728 <ftello64@plt+0xd244>
   1db68:	movw	r0, #21652	; 0x5494
   1db6c:	movw	r1, #12292	; 0x3004
   1db70:	movt	r0, #3
   1db74:	movt	r1, #2
   1db78:	bl	123f4 <ftello64@plt+0xf10>
   1db7c:	movw	r0, #65534	; 0xfffe
   1db80:	b	1d578 <ftello64@plt+0xc094>
   1db84:	ldr	ip, [sp, #12]
   1db88:	ldr	r7, [sp, #12]
   1db8c:	lsl	ip, ip, #1
   1db90:	str	ip, [sp, #20]
   1db94:	add	r2, ip, r7
   1db98:	ldr	ip, [sp, #32]
   1db9c:	add	r3, ip, r2, lsl #3
   1dba0:	ldr	r0, [r3, #12]
   1dba4:	cmp	r0, #0
   1dba8:	bne	1dcdc <ftello64@plt+0xc7f8>
   1dbac:	ldr	r7, [r3, #8]
   1dbb0:	cmp	r7, #0
   1dbb4:	bne	1d978 <ftello64@plt+0xc494>
   1dbb8:	ldr	r3, [r3, #20]
   1dbbc:	cmp	r3, #0
   1dbc0:	beq	1e660 <ftello64@plt+0xd17c>
   1dbc4:	ldrb	r0, [r3]
   1dbc8:	cmp	r0, #0
   1dbcc:	beq	1e660 <ftello64@plt+0xd17c>
   1dbd0:	ldr	r2, [ip, r2, lsl #3]
   1dbd4:	add	r7, sp, #80	; 0x50
   1dbd8:	str	r3, [sp, #4]
   1dbdc:	movw	r3, #14888	; 0x3a28
   1dbe0:	mov	r0, r7
   1dbe4:	movt	r3, #2
   1dbe8:	str	r2, [sp]
   1dbec:	mov	r2, #50	; 0x32
   1dbf0:	bl	113c4 <__sprintf_chk@plt>
   1dbf4:	str	r7, [sp]
   1dbf8:	movw	r0, #21652	; 0x5494
   1dbfc:	mov	r1, #1
   1dc00:	movt	r0, #3
   1dc04:	movw	r2, #6049	; 0x17a1
   1dc08:	ldr	r3, [pc, #3236]	; 1e8b4 <ftello64@plt+0xd3d0>
   1dc0c:	bl	113c4 <__sprintf_chk@plt>
   1dc10:	ldr	r7, [sp, #192]	; 0xc0
   1dc14:	cmp	r7, #0
   1dc18:	bgt	1db68 <ftello64@plt+0xc684>
   1dc1c:	movw	r1, #21652	; 0x5494
   1dc20:	mov	r0, #16
   1dc24:	movt	r1, #3
   1dc28:	bl	12268 <ftello64@plt+0xd84>
   1dc2c:	ldr	ip, [sp, #20]
   1dc30:	ldr	r7, [sp, #12]
   1dc34:	add	r3, ip, r7
   1dc38:	ldr	ip, [sp, #32]
   1dc3c:	add	r3, ip, r3, lsl #3
   1dc40:	ldr	r7, [r3, #8]
   1dc44:	b	1d978 <ftello64@plt+0xc494>
   1dc48:	ldr	r0, [r4, r5, lsl #2]
   1dc4c:	lsl	r8, r5, #2
   1dc50:	add	r9, r4, r8
   1dc54:	cmp	r0, #0
   1dc58:	streq	r0, [sp, #20]
   1dc5c:	beq	1d538 <ftello64@plt+0xc054>
   1dc60:	bl	11388 <strlen@plt>
   1dc64:	add	r0, r0, #1
   1dc68:	bl	11310 <malloc@plt>
   1dc6c:	ldr	r7, [sp, #24]
   1dc70:	cmp	r0, #0
   1dc74:	str	r0, [r7]
   1dc78:	beq	1e640 <ftello64@plt+0xd15c>
   1dc7c:	ldr	r1, [r9]
   1dc80:	bl	112c8 <strcpy@plt>
   1dc84:	mvn	r7, #4
   1dc88:	movw	ip, #65535	; 0xffff
   1dc8c:	ldr	r4, [sp, #76]	; 0x4c
   1dc90:	str	ip, [sp, #20]
   1dc94:	b	1d538 <ftello64@plt+0xc054>
   1dc98:	cmp	r3, #61	; 0x3d
   1dc9c:	moveq	r3, #2
   1dca0:	movne	r3, #1
   1dca4:	add	r3, r3, sl
   1dca8:	add	r8, r8, r3
   1dcac:	mov	r0, r8
   1dcb0:	bl	11388 <strlen@plt>
   1dcb4:	add	r0, r0, #1
   1dcb8:	bl	11310 <malloc@plt>
   1dcbc:	ldr	ip, [sp, #24]
   1dcc0:	cmp	r0, #0
   1dcc4:	str	r0, [ip]
   1dcc8:	beq	1e5e4 <ftello64@plt+0xd100>
   1dccc:	mov	r1, r8
   1dcd0:	mvn	sl, #1
   1dcd4:	bl	112c8 <strcpy@plt>
   1dcd8:	b	1da08 <ftello64@plt+0xc524>
   1dcdc:	ldr	r7, [sp, #52]	; 0x34
   1dce0:	add	sl, sl, #1
   1dce4:	str	r1, [r7]
   1dce8:	ldr	r7, [r3, #8]
   1dcec:	b	1d978 <ftello64@plt+0xc494>
   1dcf0:	mov	r0, #2
   1dcf4:	bl	11310 <malloc@plt>
   1dcf8:	ldr	ip, [sp, #24]
   1dcfc:	cmp	r0, #0
   1dd00:	str	r0, [ip]
   1dd04:	beq	1e600 <ftello64@plt+0xd11c>
   1dd08:	add	r8, r8, sl
   1dd0c:	mov	r2, #0
   1dd10:	mov	sl, r4
   1dd14:	ldrb	r3, [r8, #1]
   1dd18:	strb	r3, [r0]
   1dd1c:	ldr	r3, [ip]
   1dd20:	strb	r2, [r3, #1]
   1dd24:	b	1da08 <ftello64@plt+0xc524>
   1dd28:	str	ip, [sp]
   1dd2c:	movw	r0, #21652	; 0x5494
   1dd30:	mov	r1, #1
   1dd34:	movt	r0, #3
   1dd38:	movw	r2, #6049	; 0x17a1
   1dd3c:	ldr	r3, [pc, #2932]	; 1e8b8 <ftello64@plt+0xd3d4>
   1dd40:	bl	113c4 <__sprintf_chk@plt>
   1dd44:	ldr	ip, [sp, #192]	; 0xc0
   1dd48:	cmp	ip, #0
   1dd4c:	bgt	1db68 <ftello64@plt+0xc684>
   1dd50:	movw	r1, #21652	; 0x5494
   1dd54:	mov	r0, #16
   1dd58:	movt	r1, #3
   1dd5c:	bl	12268 <ftello64@plt+0xd84>
   1dd60:	ldr	r4, [sp, #76]	; 0x4c
   1dd64:	b	1da64 <ftello64@plt+0xc580>
   1dd68:	add	r3, sl, #1
   1dd6c:	add	r4, r8, r3
   1dd70:	ldrb	r3, [r8, r3]
   1dd74:	cmp	r3, #43	; 0x2b
   1dd78:	cmpne	r3, #45	; 0x2d
   1dd7c:	addeq	r7, r4, #1
   1dd80:	movne	r7, r4
   1dd84:	bl	11358 <__ctype_b_loc@plt>
   1dd88:	mov	r3, r7
   1dd8c:	ldr	r1, [r0]
   1dd90:	mov	r8, r3
   1dd94:	add	r3, r3, #1
   1dd98:	ldrb	r2, [r8]
   1dd9c:	lsl	r2, r2, #1
   1dda0:	ldrh	r2, [r1, r2]
   1dda4:	tst	r2, #2048	; 0x800
   1dda8:	bne	1dd90 <ftello64@plt+0xc8ac>
   1ddac:	cmp	r8, r7
   1ddb0:	beq	1e7b0 <ftello64@plt+0xd2cc>
   1ddb4:	rsb	r8, r4, r8
   1ddb8:	add	r0, r8, #1
   1ddbc:	bl	11310 <malloc@plt>
   1ddc0:	ldr	ip, [sp, #24]
   1ddc4:	cmp	r0, #0
   1ddc8:	str	r0, [ip]
   1ddcc:	beq	1e794 <ftello64@plt+0xd2b0>
   1ddd0:	mov	r2, r8
   1ddd4:	mov	r1, r4
   1ddd8:	bl	113d0 <strncpy@plt>
   1dddc:	ldr	ip, [sp, #24]
   1dde0:	mov	r2, #0
   1dde4:	add	sl, sl, r8
   1dde8:	ldr	r3, [ip]
   1ddec:	strb	r2, [r3, r8]
   1ddf0:	b	1da08 <ftello64@plt+0xc524>
   1ddf4:	add	r3, r8, sl
   1ddf8:	ldrb	r2, [r3, #1]
   1ddfc:	cmp	r2, #0
   1de00:	beq	1e06c <ftello64@plt+0xcb88>
   1de04:	cmp	r2, #61	; 0x3d
   1de08:	movne	r7, #1
   1de0c:	beq	1e5d0 <ftello64@plt+0xd0ec>
   1de10:	add	r7, r7, sl
   1de14:	add	r8, r8, r7
   1de18:	mov	r0, r8
   1de1c:	bl	11388 <strlen@plt>
   1de20:	add	r0, r0, #1
   1de24:	bl	11310 <malloc@plt>
   1de28:	ldr	r7, [sp, #24]
   1de2c:	cmp	r0, #0
   1de30:	str	r0, [r7]
   1de34:	bne	1dccc <ftello64@plt+0xc7e8>
   1de38:	mov	r0, #4
   1de3c:	movw	r1, #14908	; 0x3a3c
   1de40:	movt	r1, #2
   1de44:	bl	12268 <ftello64@plt+0xd84>
   1de48:	ldr	r0, [r7]
   1de4c:	b	1dccc <ftello64@plt+0xc7e8>
   1de50:	ldr	ip, [sp, #20]
   1de54:	movw	r3, #14900	; 0x3a34
   1de58:	ldr	r7, [sp, #12]
   1de5c:	mov	r1, #1
   1de60:	ldr	r0, [sp, #32]
   1de64:	movt	r3, #2
   1de68:	add	r2, ip, r7
   1de6c:	add	r7, sp, #80	; 0x50
   1de70:	ldr	ip, [r0, r2, lsl #3]
   1de74:	mov	r0, r7
   1de78:	mov	r2, #50	; 0x32
   1de7c:	str	ip, [sp]
   1de80:	bl	113c4 <__sprintf_chk@plt>
   1de84:	b	1db40 <ftello64@plt+0xc65c>
   1de88:	mov	r7, sl
   1de8c:	b	1d538 <ftello64@plt+0xc054>
   1de90:	ldr	ip, [sp, #24]
   1de94:	cmp	r4, #0
   1de98:	mov	r3, #0
   1de9c:	str	r9, [sp, #36]	; 0x24
   1dea0:	str	r3, [ip]
   1dea4:	beq	1e5b8 <ftello64@plt+0xd0d4>
   1dea8:	ldr	r8, [sl]
   1deac:	cmp	r8, #0
   1deb0:	beq	1e5b8 <ftello64@plt+0xd0d4>
   1deb4:	mov	r0, r8
   1deb8:	bl	11388 <strlen@plt>
   1debc:	add	r0, r0, #1
   1dec0:	bl	11310 <malloc@plt>
   1dec4:	subs	r9, r0, #0
   1dec8:	bne	1dee0 <ftello64@plt+0xc9fc>
   1decc:	movw	r1, #14884	; 0x3a24
   1ded0:	mov	r0, #4
   1ded4:	movt	r1, #2
   1ded8:	bl	12268 <ftello64@plt+0xd84>
   1dedc:	ldr	r8, [sl]
   1dee0:	mov	r1, r8
   1dee4:	mov	r0, r9
   1dee8:	bl	112c8 <strcpy@plt>
   1deec:	ldr	r7, [sp, #24]
   1def0:	mov	r3, #0
   1def4:	str	r3, [r7]
   1def8:	add	r7, r9, #2
   1defc:	ldrb	r3, [r9, #2]
   1df00:	mov	r2, r7
   1df04:	cmp	r3, #61	; 0x3d
   1df08:	cmpne	r3, #0
   1df0c:	bne	1df18 <ftello64@plt+0xca34>
   1df10:	b	1e358 <ftello64@plt+0xce74>
   1df14:	mov	r2, r1
   1df18:	ldrb	r3, [r2, #1]
   1df1c:	add	r1, r2, #1
   1df20:	cmp	r3, #61	; 0x3d
   1df24:	cmpne	r3, #0
   1df28:	bne	1df14 <ftello64@plt+0xca30>
   1df2c:	cmp	r3, #0
   1df30:	streq	r3, [sp, #12]
   1df34:	movne	r3, #0
   1df38:	strbne	r3, [r1], #1
   1df3c:	ldrb	r3, [r2]
   1df40:	strne	r1, [sp, #12]
   1df44:	cmp	r3, #45	; 0x2d
   1df48:	beq	1e320 <ftello64@plt+0xce3c>
   1df4c:	ldr	ip, [sp, #52]	; 0x34
   1df50:	mov	r3, #0
   1df54:	str	r3, [ip]
   1df58:	movw	sl, #21040	; 0x5230
   1df5c:	movt	sl, #3
   1df60:	ldr	r3, [sl, #16]
   1df64:	cmp	r3, #0
   1df68:	beq	1e2d4 <ftello64@plt+0xcdf0>
   1df6c:	ldr	ip, [sp, #192]	; 0xc0
   1df70:	cmp	ip, #0
   1df74:	bgt	1e0c8 <ftello64@plt+0xcbe4>
   1df78:	add	r0, sl, #4
   1df7c:	mvn	r8, #0
   1df80:	mov	ip, #0
   1df84:	str	r6, [sp, #16]
   1df88:	str	r5, [sp, #20]
   1df8c:	mov	r6, r8
   1df90:	str	r4, [sp, #32]
   1df94:	mov	r5, ip
   1df98:	str	r0, [sp, #68]	; 0x44
   1df9c:	mov	r4, r0
   1dfa0:	b	1e01c <ftello64@plt+0xcb38>
   1dfa4:	mov	r0, r7
   1dfa8:	bl	11388 <strlen@plt>
   1dfac:	mov	r1, r7
   1dfb0:	mov	r2, r0
   1dfb4:	mov	r0, r8
   1dfb8:	bl	114a8 <strncmp@plt>
   1dfbc:	cmp	r0, #0
   1dfc0:	bne	1e008 <ftello64@plt+0xcb24>
   1dfc4:	cmn	r6, #1
   1dfc8:	moveq	r6, r5
   1dfcc:	beq	1e008 <ftello64@plt+0xcb24>
   1dfd0:	mov	r1, #1
   1dfd4:	movw	r2, #6049	; 0x17a1
   1dfd8:	ldr	r3, [pc, #2268]	; 1e8bc <ftello64@plt+0xd3d8>
   1dfdc:	movw	r0, #21652	; 0x5494
   1dfe0:	str	r7, [sp]
   1dfe4:	movt	r0, #3
   1dfe8:	bl	113c4 <__sprintf_chk@plt>
   1dfec:	mov	r0, r9
   1dff0:	bl	111f0 <free@plt>
   1dff4:	movw	r1, #21652	; 0x5494
   1dff8:	mov	r0, #16
   1dffc:	movt	r1, #3
   1e000:	bl	12268 <ftello64@plt+0xd84>
   1e004:	mov	r6, r5
   1e008:	add	r4, r4, #24
   1e00c:	ldr	r2, [r4, #12]
   1e010:	add	r5, r5, #1
   1e014:	cmp	r2, #0
   1e018:	beq	1e174 <ftello64@plt+0xcc90>
   1e01c:	ldr	r8, [r4]
   1e020:	cmp	r8, #0
   1e024:	beq	1e008 <ftello64@plt+0xcb24>
   1e028:	mov	r0, r8
   1e02c:	mov	r1, r7
   1e030:	bl	111b4 <strcmp@plt>
   1e034:	cmp	r0, #0
   1e038:	bne	1dfa4 <ftello64@plt+0xcac0>
   1e03c:	mov	ip, r5
   1e040:	ldr	r6, [sp, #16]
   1e044:	ldr	r5, [sp, #20]
   1e048:	mov	r8, ip
   1e04c:	ldr	r4, [sp, #32]
   1e050:	b	1e18c <ftello64@plt+0xcca8>
   1e054:	mov	r3, r6
   1e058:	mov	ip, #0
   1e05c:	mov	r6, r5
   1e060:	str	ip, [sp, #20]
   1e064:	mov	r5, r3
   1e068:	b	1d538 <ftello64@plt+0xc054>
   1e06c:	add	r9, r9, #1
   1e070:	ldr	r0, [r4, r9, lsl #2]
   1e074:	add	r4, r4, r9, lsl #2
   1e078:	cmp	r0, #0
   1e07c:	beq	1da08 <ftello64@plt+0xc524>
   1e080:	ldrb	r3, [r0]
   1e084:	cmp	r3, #45	; 0x2d
   1e088:	beq	1da08 <ftello64@plt+0xc524>
   1e08c:	bl	11388 <strlen@plt>
   1e090:	add	r0, r0, #1
   1e094:	bl	11310 <malloc@plt>
   1e098:	ldr	ip, [sp, #24]
   1e09c:	cmp	r0, #0
   1e0a0:	str	r0, [ip]
   1e0a4:	beq	1e33c <ftello64@plt+0xce58>
   1e0a8:	ldr	r1, [r4]
   1e0ac:	mvn	sl, #0
   1e0b0:	bl	112c8 <strcpy@plt>
   1e0b4:	b	1da08 <ftello64@plt+0xc524>
   1e0b8:	mov	r6, r5
   1e0bc:	str	r8, [sp, #20]
   1e0c0:	mov	r5, r3
   1e0c4:	b	1d538 <ftello64@plt+0xc054>
   1e0c8:	add	r3, sl, #4
   1e0cc:	mvn	r8, #0
   1e0d0:	mov	ip, #0
   1e0d4:	str	r6, [sp, #16]
   1e0d8:	str	r5, [sp, #20]
   1e0dc:	mov	r6, r8
   1e0e0:	str	r4, [sp, #32]
   1e0e4:	mov	r5, ip
   1e0e8:	mov	r4, r3
   1e0ec:	ldr	r8, [r4]
   1e0f0:	cmp	r8, #0
   1e0f4:	beq	1e160 <ftello64@plt+0xcc7c>
   1e0f8:	mov	r0, r8
   1e0fc:	mov	r1, r7
   1e100:	bl	111b4 <strcmp@plt>
   1e104:	cmp	r0, #0
   1e108:	beq	1e03c <ftello64@plt+0xcb58>
   1e10c:	mov	r0, r7
   1e110:	bl	11388 <strlen@plt>
   1e114:	mov	r1, r7
   1e118:	mov	r2, r0
   1e11c:	mov	r0, r8
   1e120:	bl	114a8 <strncmp@plt>
   1e124:	cmp	r0, #0
   1e128:	bne	1e160 <ftello64@plt+0xcc7c>
   1e12c:	cmn	r6, #1
   1e130:	beq	1e15c <ftello64@plt+0xcc78>
   1e134:	str	r7, [sp]
   1e138:	mov	r1, #1
   1e13c:	movw	r2, #6049	; 0x17a1
   1e140:	ldr	r3, [pc, #1908]	; 1e8bc <ftello64@plt+0xd3d8>
   1e144:	movw	r0, #21652	; 0x5494
   1e148:	movt	r0, #3
   1e14c:	bl	113c4 <__sprintf_chk@plt>
   1e150:	mov	r0, r9
   1e154:	bl	111f0 <free@plt>
   1e158:	b	1db68 <ftello64@plt+0xc684>
   1e15c:	mov	r6, r5
   1e160:	add	r4, r4, #24
   1e164:	ldr	r2, [r4, #12]
   1e168:	add	r5, r5, #1
   1e16c:	cmp	r2, #0
   1e170:	bne	1e0ec <ftello64@plt+0xcc08>
   1e174:	mov	r8, r6
   1e178:	cmn	r8, #1
   1e17c:	ldr	r6, [sp, #16]
   1e180:	ldr	r5, [sp, #20]
   1e184:	ldr	r4, [sp, #32]
   1e188:	beq	1e2d4 <ftello64@plt+0xcdf0>
   1e18c:	ldr	r7, [sp, #52]	; 0x34
   1e190:	ldr	r3, [r7]
   1e194:	cmp	r3, #0
   1e198:	bne	1e4ac <ftello64@plt+0xcfc8>
   1e19c:	lsl	ip, r8, #1
   1e1a0:	str	ip, [sp, #16]
   1e1a4:	mov	r7, ip
   1e1a8:	add	r2, r7, r8
   1e1ac:	add	r2, sl, r2, lsl #3
   1e1b0:	ldr	r3, [r2, #8]
   1e1b4:	cmp	r3, #2
   1e1b8:	beq	1e360 <ftello64@plt+0xce7c>
   1e1bc:	cmp	r3, #1
   1e1c0:	beq	1e374 <ftello64@plt+0xce90>
   1e1c4:	sub	r1, r3, #3
   1e1c8:	cmp	r1, #2
   1e1cc:	bls	1e374 <ftello64@plt+0xce90>
   1e1d0:	cmp	r3, #0
   1e1d4:	bne	1e36c <ftello64@plt+0xce88>
   1e1d8:	ldr	r7, [sp, #12]
   1e1dc:	cmp	r7, #0
   1e1e0:	beq	1e36c <ftello64@plt+0xce88>
   1e1e4:	ldr	r3, [r2, #20]
   1e1e8:	cmp	r3, #0
   1e1ec:	beq	1e2a0 <ftello64@plt+0xcdbc>
   1e1f0:	ldrb	r1, [r3]
   1e1f4:	cmp	r1, #0
   1e1f8:	beq	1e2a0 <ftello64@plt+0xcdbc>
   1e1fc:	ldr	r2, [r2, #4]
   1e200:	add	r7, sp, #80	; 0x50
   1e204:	str	r3, [sp, #4]
   1e208:	mov	r1, #1
   1e20c:	movw	r3, #14888	; 0x3a28
   1e210:	mov	r0, r7
   1e214:	str	r2, [sp]
   1e218:	movt	r3, #2
   1e21c:	mov	r2, #50	; 0x32
   1e220:	bl	113c4 <__sprintf_chk@plt>
   1e224:	ldr	r3, [pc, #1684]	; 1e8c0 <ftello64@plt+0xd3dc>
   1e228:	movw	r0, #21652	; 0x5494
   1e22c:	movt	r0, #3
   1e230:	mov	r1, #1
   1e234:	movw	r2, #6049	; 0x17a1
   1e238:	str	r7, [sp]
   1e23c:	bl	113c4 <__sprintf_chk@plt>
   1e240:	mov	r0, r9
   1e244:	bl	111f0 <free@plt>
   1e248:	ldr	ip, [sp, #192]	; 0xc0
   1e24c:	cmp	ip, #0
   1e250:	bgt	1db68 <ftello64@plt+0xc684>
   1e254:	movw	r1, #21652	; 0x5494
   1e258:	mov	r0, #16
   1e25c:	movt	r1, #3
   1e260:	mvn	r7, #1
   1e264:	bl	12268 <ftello64@plt+0xd84>
   1e268:	mov	r0, r9
   1e26c:	bl	111f0 <free@plt>
   1e270:	ldr	ip, [sp, #16]
   1e274:	movw	r3, #65534	; 0xfffe
   1e278:	add	r2, ip, r8
   1e27c:	ldr	ip, [sp, #40]	; 0x28
   1e280:	add	sl, sl, r2, lsl #3
   1e284:	str	r8, [ip]
   1e288:	ldr	sl, [sl, #16]
   1e28c:	cmp	sl, r3
   1e290:	str	sl, [sp, #20]
   1e294:	beq	1e73c <ftello64@plt+0xd258>
   1e298:	ldr	r4, [sp, #76]	; 0x4c
   1e29c:	b	1d538 <ftello64@plt+0xc054>
   1e2a0:	ldr	r7, [sp, #16]
   1e2a4:	movw	r3, #14900	; 0x3a34
   1e2a8:	mov	r1, #1
   1e2ac:	movt	r3, #2
   1e2b0:	add	ip, r7, r8
   1e2b4:	add	r7, sp, #80	; 0x50
   1e2b8:	mov	r2, #50	; 0x32
   1e2bc:	add	ip, sl, ip, lsl #3
   1e2c0:	mov	r0, r7
   1e2c4:	ldr	ip, [ip, #4]
   1e2c8:	str	ip, [sp]
   1e2cc:	bl	113c4 <__sprintf_chk@plt>
   1e2d0:	b	1e224 <ftello64@plt+0xcd40>
   1e2d4:	str	r7, [sp]
   1e2d8:	mov	r1, #1
   1e2dc:	movw	r2, #6049	; 0x17a1
   1e2e0:	movw	r0, #21652	; 0x5494
   1e2e4:	movw	r3, #13416	; 0x3468
   1e2e8:	movt	r0, #3
   1e2ec:	movt	r3, #2
   1e2f0:	bl	113c4 <__sprintf_chk@plt>
   1e2f4:	mov	r0, r9
   1e2f8:	bl	111f0 <free@plt>
   1e2fc:	ldr	r7, [sp, #192]	; 0xc0
   1e300:	cmp	r7, #0
   1e304:	bgt	1db68 <ftello64@plt+0xc684>
   1e308:	movw	r1, #21652	; 0x5494
   1e30c:	mov	r0, #16
   1e310:	movt	r1, #3
   1e314:	mvn	r8, #0
   1e318:	bl	12268 <ftello64@plt+0xd84>
   1e31c:	b	1e18c <ftello64@plt+0xcca8>
   1e320:	ldr	ip, [sp, #52]	; 0x34
   1e324:	mov	r3, #1
   1e328:	str	r3, [ip]
   1e32c:	mov	r3, #0
   1e330:	strb	r3, [r2]
   1e334:	b	1df58 <ftello64@plt+0xca74>
   1e338:	bl	11250 <__stack_chk_fail@plt>
   1e33c:	mov	r0, #4
   1e340:	movw	r1, #14908	; 0x3a3c
   1e344:	movt	r1, #2
   1e348:	bl	12268 <ftello64@plt+0xd84>
   1e34c:	ldr	r7, [sp, #24]
   1e350:	ldr	r0, [r7]
   1e354:	b	1e0a8 <ftello64@plt+0xcbc4>
   1e358:	mov	r1, r7
   1e35c:	b	1df2c <ftello64@plt+0xca48>
   1e360:	ldr	ip, [sp, #12]
   1e364:	cmp	ip, #0
   1e368:	bne	1e380 <ftello64@plt+0xce9c>
   1e36c:	mvn	r7, #1
   1e370:	b	1e268 <ftello64@plt+0xcd84>
   1e374:	ldr	ip, [sp, #12]
   1e378:	cmp	ip, #0
   1e37c:	beq	1e3cc <ftello64@plt+0xcee8>
   1e380:	mov	r0, ip
   1e384:	bl	11388 <strlen@plt>
   1e388:	add	r0, r0, #1
   1e38c:	bl	11310 <malloc@plt>
   1e390:	ldr	r7, [sp, #24]
   1e394:	cmp	r0, #0
   1e398:	str	r0, [r7]
   1e39c:	bne	1e3bc <ftello64@plt+0xced8>
   1e3a0:	mov	r0, r9
   1e3a4:	bl	111f0 <free@plt>
   1e3a8:	mov	r0, #4
   1e3ac:	movw	r1, #14884	; 0x3a24
   1e3b0:	movt	r1, #2
   1e3b4:	bl	12268 <ftello64@plt+0xd84>
   1e3b8:	ldr	r0, [r7]
   1e3bc:	ldr	r1, [sp, #12]
   1e3c0:	mvn	r7, #1
   1e3c4:	bl	112c8 <strcpy@plt>
   1e3c8:	b	1e268 <ftello64@plt+0xcd84>
   1e3cc:	ldr	ip, [sp, #36]	; 0x24
   1e3d0:	add	r7, ip, #1
   1e3d4:	ldr	r0, [r4, r7, lsl #2]
   1e3d8:	cmp	r0, #0
   1e3dc:	beq	1e444 <ftello64@plt+0xcf60>
   1e3e0:	bl	11388 <strlen@plt>
   1e3e4:	add	r0, r0, #1
   1e3e8:	bl	11310 <malloc@plt>
   1e3ec:	ldr	ip, [sp, #24]
   1e3f0:	cmp	r0, #0
   1e3f4:	str	r0, [ip]
   1e3f8:	bne	1e41c <ftello64@plt+0xcf38>
   1e3fc:	mov	r0, r9
   1e400:	bl	111f0 <free@plt>
   1e404:	mov	r0, #4
   1e408:	movw	r1, #14884	; 0x3a24
   1e40c:	movt	r1, #2
   1e410:	bl	12268 <ftello64@plt+0xd84>
   1e414:	ldr	ip, [sp, #24]
   1e418:	ldr	r0, [ip]
   1e41c:	ldr	r1, [r4, r7, lsl #2]
   1e420:	bl	112c8 <strcpy@plt>
   1e424:	ldr	r7, [sp, #16]
   1e428:	add	r3, r7, r8
   1e42c:	add	r3, sl, r3, lsl #3
   1e430:	ldr	r3, [r3, #8]
   1e434:	cmp	r3, #3
   1e438:	mvnne	r7, #0
   1e43c:	mvneq	r7, #2
   1e440:	b	1e268 <ftello64@plt+0xcd84>
   1e444:	ldr	ip, [sp, #16]
   1e448:	add	r2, ip, r8
   1e44c:	add	r2, sl, r2, lsl #3
   1e450:	ldr	r3, [r2, #20]
   1e454:	cmp	r3, #0
   1e458:	beq	1e550 <ftello64@plt+0xd06c>
   1e45c:	ldrb	r1, [r3]
   1e460:	cmp	r1, #0
   1e464:	beq	1e550 <ftello64@plt+0xd06c>
   1e468:	ldr	r2, [r2, #4]
   1e46c:	add	r7, sp, #80	; 0x50
   1e470:	str	r3, [sp, #4]
   1e474:	mov	r1, #1
   1e478:	movw	r3, #14888	; 0x3a28
   1e47c:	mov	r0, r7
   1e480:	str	r2, [sp]
   1e484:	movt	r3, #2
   1e488:	mov	r2, #50	; 0x32
   1e48c:	bl	113c4 <__sprintf_chk@plt>
   1e490:	movw	r0, #21652	; 0x5494
   1e494:	str	r7, [sp]
   1e498:	mov	r1, #1
   1e49c:	movt	r0, #3
   1e4a0:	movw	r2, #6049	; 0x17a1
   1e4a4:	ldr	r3, [pc, #1048]	; 1e8c4 <ftello64@plt+0xd3e0>
   1e4a8:	b	1e23c <ftello64@plt+0xcd58>
   1e4ac:	lsl	r7, r8, #1
   1e4b0:	str	r7, [sp, #16]
   1e4b4:	add	r2, r7, r8
   1e4b8:	add	r2, sl, r2, lsl #3
   1e4bc:	ldr	r3, [r2, #12]
   1e4c0:	cmp	r3, #0
   1e4c4:	bne	1e1a8 <ftello64@plt+0xccc4>
   1e4c8:	ldr	r3, [r2, #20]
   1e4cc:	cmp	r3, #0
   1e4d0:	beq	1e584 <ftello64@plt+0xd0a0>
   1e4d4:	ldrb	r1, [r3]
   1e4d8:	cmp	r1, #0
   1e4dc:	beq	1e584 <ftello64@plt+0xd0a0>
   1e4e0:	ldr	r2, [r2, #4]
   1e4e4:	add	r7, sp, #80	; 0x50
   1e4e8:	str	r3, [sp, #4]
   1e4ec:	mov	r1, #1
   1e4f0:	movw	r3, #14888	; 0x3a28
   1e4f4:	mov	r0, r7
   1e4f8:	str	r2, [sp]
   1e4fc:	movt	r3, #2
   1e500:	mov	r2, #50	; 0x32
   1e504:	bl	113c4 <__sprintf_chk@plt>
   1e508:	mov	r1, #1
   1e50c:	movw	r2, #6049	; 0x17a1
   1e510:	ldr	r3, [pc, #924]	; 1e8b4 <ftello64@plt+0xd3d0>
   1e514:	movw	r0, #21652	; 0x5494
   1e518:	str	r7, [sp]
   1e51c:	movt	r0, #3
   1e520:	bl	113c4 <__sprintf_chk@plt>
   1e524:	mov	r0, r9
   1e528:	bl	111f0 <free@plt>
   1e52c:	ldr	ip, [sp, #192]	; 0xc0
   1e530:	cmp	ip, #0
   1e534:	bgt	1db68 <ftello64@plt+0xc684>
   1e538:	movw	r1, #21652	; 0x5494
   1e53c:	mov	r0, #16
   1e540:	movt	r1, #3
   1e544:	bl	12268 <ftello64@plt+0xd84>
   1e548:	ldr	r7, [sp, #16]
   1e54c:	b	1e1a8 <ftello64@plt+0xccc4>
   1e550:	ldr	r7, [sp, #16]
   1e554:	movw	r3, #14900	; 0x3a34
   1e558:	mov	r1, #1
   1e55c:	movt	r3, #2
   1e560:	add	ip, r7, r8
   1e564:	add	r7, sp, #80	; 0x50
   1e568:	mov	r2, #50	; 0x32
   1e56c:	add	ip, sl, ip, lsl #3
   1e570:	mov	r0, r7
   1e574:	ldr	ip, [ip, #4]
   1e578:	str	ip, [sp]
   1e57c:	bl	113c4 <__sprintf_chk@plt>
   1e580:	b	1e490 <ftello64@plt+0xcfac>
   1e584:	ldr	r7, [sp, #16]
   1e588:	movw	r3, #14900	; 0x3a34
   1e58c:	mov	r1, #1
   1e590:	movt	r3, #2
   1e594:	add	ip, r7, r8
   1e598:	add	r7, sp, #80	; 0x50
   1e59c:	mov	r2, #50	; 0x32
   1e5a0:	add	ip, sl, ip, lsl #3
   1e5a4:	mov	r0, r7
   1e5a8:	ldr	ip, [ip, #4]
   1e5ac:	str	ip, [sp]
   1e5b0:	bl	113c4 <__sprintf_chk@plt>
   1e5b4:	b	1e508 <ftello64@plt+0xd024>
   1e5b8:	ldr	ip, [sp, #40]	; 0x28
   1e5bc:	mvn	r3, #0
   1e5c0:	str	r3, [ip]
   1e5c4:	mov	ip, #0
   1e5c8:	str	ip, [sp, #20]
   1e5cc:	b	1d538 <ftello64@plt+0xc054>
   1e5d0:	ldrb	r3, [r3, #2]
   1e5d4:	cmp	r3, #0
   1e5d8:	mvneq	sl, #1
   1e5dc:	beq	1da08 <ftello64@plt+0xc524>
   1e5e0:	b	1de10 <ftello64@plt+0xc92c>
   1e5e4:	mov	r0, #4
   1e5e8:	movw	r1, #14908	; 0x3a3c
   1e5ec:	movt	r1, #2
   1e5f0:	bl	12268 <ftello64@plt+0xd84>
   1e5f4:	ldr	r7, [sp, #24]
   1e5f8:	ldr	r0, [r7]
   1e5fc:	b	1dccc <ftello64@plt+0xc7e8>
   1e600:	mov	r0, r7
   1e604:	movw	r1, #14908	; 0x3a3c
   1e608:	movt	r1, #2
   1e60c:	bl	12268 <ftello64@plt+0xd84>
   1e610:	ldr	r7, [sp, #24]
   1e614:	ldr	r0, [r7]
   1e618:	mov	ip, r7
   1e61c:	b	1dd08 <ftello64@plt+0xc824>
   1e620:	mov	r0, #4
   1e624:	movw	r1, #14876	; 0x3a1c
   1e628:	movt	r1, #2
   1e62c:	bl	12268 <ftello64@plt+0xd84>
   1e630:	ldr	ip, [sp, #24]
   1e634:	ldr	r4, [sp, #76]	; 0x4c
   1e638:	ldr	r0, [ip]
   1e63c:	b	1d858 <ftello64@plt+0xc374>
   1e640:	mov	r0, #4
   1e644:	movw	r1, #14876	; 0x3a1c
   1e648:	movt	r1, #2
   1e64c:	bl	12268 <ftello64@plt+0xd84>
   1e650:	ldr	r9, [sp, #76]	; 0x4c
   1e654:	ldr	r0, [r7]
   1e658:	add	r9, r9, r8
   1e65c:	b	1dc7c <ftello64@plt+0xc798>
   1e660:	ldr	r7, [sp, #20]
   1e664:	movw	r3, #14900	; 0x3a34
   1e668:	ldr	ip, [sp, #12]
   1e66c:	mov	r1, #1
   1e670:	ldr	r0, [sp, #32]
   1e674:	movt	r3, #2
   1e678:	add	r2, r7, ip
   1e67c:	add	r7, sp, #80	; 0x50
   1e680:	ldr	ip, [r0, r2, lsl #3]
   1e684:	mov	r0, r7
   1e688:	mov	r2, #50	; 0x32
   1e68c:	str	ip, [sp]
   1e690:	bl	113c4 <__sprintf_chk@plt>
   1e694:	b	1dbf4 <ftello64@plt+0xc710>
   1e698:	mov	r0, #4
   1e69c:	movw	r1, #14876	; 0x3a1c
   1e6a0:	movt	r1, #2
   1e6a4:	bl	12268 <ftello64@plt+0xd84>
   1e6a8:	ldr	r0, [r7]
   1e6ac:	b	1d680 <ftello64@plt+0xc19c>
   1e6b0:	ldr	r7, [sp, #20]
   1e6b4:	ldr	ip, [sp, #12]
   1e6b8:	add	r2, r7, ip
   1e6bc:	ldr	r7, [sp, #32]
   1e6c0:	add	r3, r7, r2, lsl #3
   1e6c4:	ldr	r3, [r3, #20]
   1e6c8:	cmp	r3, #0
   1e6cc:	beq	1e840 <ftello64@plt+0xd35c>
   1e6d0:	ldrb	r0, [r3]
   1e6d4:	cmp	r0, #0
   1e6d8:	beq	1e840 <ftello64@plt+0xd35c>
   1e6dc:	ldr	r2, [r7, r2, lsl #3]
   1e6e0:	add	r7, sp, #80	; 0x50
   1e6e4:	str	r3, [sp, #4]
   1e6e8:	movw	r3, #14888	; 0x3a28
   1e6ec:	mov	r0, r7
   1e6f0:	movt	r3, #2
   1e6f4:	str	r2, [sp]
   1e6f8:	mov	r2, #50	; 0x32
   1e6fc:	bl	113c4 <__sprintf_chk@plt>
   1e700:	str	r7, [sp]
   1e704:	movw	r0, #21652	; 0x5494
   1e708:	mov	r1, #1
   1e70c:	movt	r0, #3
   1e710:	movw	r2, #6049	; 0x17a1
   1e714:	ldr	r3, [pc, #424]	; 1e8c4 <ftello64@plt+0xd3e0>
   1e718:	bl	113c4 <__sprintf_chk@plt>
   1e71c:	ldr	r7, [sp, #192]	; 0xc0
   1e720:	cmp	r7, #0
   1e724:	bgt	1db68 <ftello64@plt+0xc684>
   1e728:	movw	r1, #21652	; 0x5494
   1e72c:	mov	r0, #16
   1e730:	movt	r1, #3
   1e734:	bl	12268 <ftello64@plt+0xd84>
   1e738:	b	1da08 <ftello64@plt+0xc524>
   1e73c:	movw	r0, #65534	; 0xfffe
   1e740:	b	1d578 <ftello64@plt+0xc094>
   1e744:	mov	r0, #4
   1e748:	movw	r1, #14876	; 0x3a1c
   1e74c:	movt	r1, #2
   1e750:	bl	12268 <ftello64@plt+0xd84>
   1e754:	ldr	r0, [r7]
   1e758:	b	1dab4 <ftello64@plt+0xc5d0>
   1e75c:	mov	r0, #4
   1e760:	movw	r1, #14876	; 0x3a1c
   1e764:	movt	r1, #2
   1e768:	bl	12268 <ftello64@plt+0xd84>
   1e76c:	ldr	ip, [sp, #24]
   1e770:	ldr	r0, [ip]
   1e774:	b	1d760 <ftello64@plt+0xc27c>
   1e778:	mov	r0, #4
   1e77c:	movw	r1, #14908	; 0x3a3c
   1e780:	movt	r1, #2
   1e784:	bl	12268 <ftello64@plt+0xd84>
   1e788:	ldr	r7, [sp, #24]
   1e78c:	ldr	r0, [r7]
   1e790:	b	1d9dc <ftello64@plt+0xc4f8>
   1e794:	mov	r0, #4
   1e798:	movw	r1, #14908	; 0x3a3c
   1e79c:	movt	r1, #2
   1e7a0:	bl	12268 <ftello64@plt+0xd84>
   1e7a4:	ldr	r7, [sp, #24]
   1e7a8:	ldr	r0, [r7]
   1e7ac:	b	1ddd0 <ftello64@plt+0xc8ec>
   1e7b0:	ldr	ip, [sp, #20]
   1e7b4:	ldr	r7, [sp, #12]
   1e7b8:	add	r2, ip, r7
   1e7bc:	ldr	ip, [sp, #32]
   1e7c0:	add	r3, ip, r2, lsl #3
   1e7c4:	ldr	r3, [r3, #20]
   1e7c8:	cmp	r3, #0
   1e7cc:	beq	1e878 <ftello64@plt+0xd394>
   1e7d0:	ldrb	r1, [r3]
   1e7d4:	cmp	r1, #0
   1e7d8:	beq	1e878 <ftello64@plt+0xd394>
   1e7dc:	ldr	r2, [ip, r2, lsl #3]
   1e7e0:	add	r7, sp, #80	; 0x50
   1e7e4:	str	r3, [sp, #4]
   1e7e8:	mov	r1, #1
   1e7ec:	movw	r3, #14888	; 0x3a28
   1e7f0:	mov	r0, r7
   1e7f4:	str	r2, [sp]
   1e7f8:	movt	r3, #2
   1e7fc:	mov	r2, #50	; 0x32
   1e800:	bl	113c4 <__sprintf_chk@plt>
   1e804:	str	r7, [sp]
   1e808:	movw	r0, #21652	; 0x5494
   1e80c:	mov	r1, #1
   1e810:	movt	r0, #3
   1e814:	movw	r2, #6049	; 0x17a1
   1e818:	ldr	r3, [pc, #168]	; 1e8c8 <ftello64@plt+0xd3e4>
   1e81c:	bl	113c4 <__sprintf_chk@plt>
   1e820:	ldr	r7, [sp, #192]	; 0xc0
   1e824:	cmp	r7, #0
   1e828:	bgt	1db68 <ftello64@plt+0xc684>
   1e82c:	movw	r1, #21652	; 0x5494
   1e830:	mov	r0, #16
   1e834:	movt	r1, #3
   1e838:	bl	12268 <ftello64@plt+0xd84>
   1e83c:	b	1ddb4 <ftello64@plt+0xc8d0>
   1e840:	ldr	ip, [sp, #20]
   1e844:	movw	r3, #14900	; 0x3a34
   1e848:	ldr	r7, [sp, #12]
   1e84c:	mov	r1, #1
   1e850:	ldr	r0, [sp, #32]
   1e854:	movt	r3, #2
   1e858:	add	r2, ip, r7
   1e85c:	add	r7, sp, #80	; 0x50
   1e860:	ldr	ip, [r0, r2, lsl #3]
   1e864:	mov	r0, r7
   1e868:	mov	r2, #50	; 0x32
   1e86c:	str	ip, [sp]
   1e870:	bl	113c4 <__sprintf_chk@plt>
   1e874:	b	1e700 <ftello64@plt+0xd21c>
   1e878:	ldr	r7, [sp, #20]
   1e87c:	movw	r3, #14900	; 0x3a34
   1e880:	ldr	ip, [sp, #12]
   1e884:	mov	r1, #1
   1e888:	ldr	r0, [sp, #32]
   1e88c:	movt	r3, #2
   1e890:	add	r2, r7, ip
   1e894:	add	r7, sp, #80	; 0x50
   1e898:	ldr	ip, [r0, r2, lsl #3]
   1e89c:	mov	r0, r7
   1e8a0:	mov	r2, #50	; 0x32
   1e8a4:	str	ip, [sp]
   1e8a8:	bl	113c4 <__sprintf_chk@plt>
   1e8ac:	b	1e804 <ftello64@plt+0xd320>
   1e8b0:	strdeq	r3, [r2], -ip
   1e8b4:	andeq	r3, r2, r4, lsr #9
   1e8b8:	andeq	r3, r2, r4, asr #10
   1e8bc:	andeq	r3, r2, r8, lsl #9
   1e8c0:	ldrdeq	r3, [r2], -r8
   1e8c4:			; <UNDEFINED> instruction: 0x000234bc
   1e8c8:	andeq	r3, r2, r4, lsr #10
   1e8cc:	movw	r1, #28668	; 0x6ffc
   1e8d0:	movw	r0, #28412	; 0x6efc
   1e8d4:	movt	r1, #3
   1e8d8:	movt	r0, #3
   1e8dc:	mov	r3, #0
   1e8e0:	uxtb	r2, r3
   1e8e4:	strb	r2, [r1, r3]
   1e8e8:	strb	r2, [r0, r3]
   1e8ec:	add	r3, r3, #1
   1e8f0:	cmp	r3, #256	; 0x100
   1e8f4:	bne	1e8e0 <ftello64@plt+0xd3fc>
   1e8f8:	mov	r3, #97	; 0x61
   1e8fc:	sub	r2, r3, #32
   1e900:	strb	r2, [r0, r3]
   1e904:	add	r3, r3, #1
   1e908:	cmp	r3, #123	; 0x7b
   1e90c:	bne	1e8fc <ftello64@plt+0xd418>
   1e910:	mov	r3, #65	; 0x41
   1e914:	add	r2, r3, #32
   1e918:	strb	r2, [r1, r3]
   1e91c:	add	r3, r3, #1
   1e920:	cmp	r3, #91	; 0x5b
   1e924:	bne	1e914 <ftello64@plt+0xd430>
   1e928:	bx	lr
   1e92c:	ldrb	r3, [r0]
   1e930:	mov	ip, r0
   1e934:	ldrb	r2, [r1]
   1e938:	subs	r0, r3, r2
   1e93c:	bxne	lr
   1e940:	cmp	r3, #0
   1e944:	bxeq	lr
   1e948:	cmp	r2, #0
   1e94c:	bne	1e964 <ftello64@plt+0xd480>
   1e950:	b	1e978 <ftello64@plt+0xd494>
   1e954:	cmp	r3, #0
   1e958:	bxeq	lr
   1e95c:	cmp	r2, #0
   1e960:	bxeq	lr
   1e964:	ldrb	r3, [ip, #1]!
   1e968:	ldrb	r2, [r1, #1]!
   1e96c:	subs	r0, r3, r2
   1e970:	beq	1e954 <ftello64@plt+0xd470>
   1e974:	bx	lr
   1e978:	bx	lr
   1e97c:	push	{r4, r5, r6, r7, lr}
   1e980:	cmn	r2, #1
   1e984:	movw	r6, #21268	; 0x5314
   1e988:	movt	r6, #3
   1e98c:	mov	r7, r3
   1e990:	sub	sp, sp, #12
   1e994:	mov	r3, #0
   1e998:	mov	r4, r0
   1e99c:	mov	r5, r1
   1e9a0:	strb	r3, [r6, #1]
   1e9a4:	beq	1ea7c <ftello64@plt+0xd598>
   1e9a8:	cmn	r2, #2
   1e9ac:	beq	1ea94 <ftello64@plt+0xd5b0>
   1e9b0:	cmp	r2, #0
   1e9b4:	beq	1e9c8 <ftello64@plt+0xd4e4>
   1e9b8:	mov	r1, r2
   1e9bc:	mov	r0, r6
   1e9c0:	mov	r2, #16
   1e9c4:	bl	113b8 <__strcat_chk@plt>
   1e9c8:	movw	r0, #21268	; 0x5314
   1e9cc:	movt	r0, #3
   1e9d0:	bl	11388 <strlen@plt>
   1e9d4:	movw	r2, #14916	; 0x3a44
   1e9d8:	movt	r2, #2
   1e9dc:	cmp	r7, #0
   1e9e0:	ldrh	ip, [r2]
   1e9e4:	ldrb	r1, [r2, #2]
   1e9e8:	add	r3, r6, r0
   1e9ec:	strh	ip, [r6, r0]
   1e9f0:	mov	r2, r3
   1e9f4:	strb	r1, [r2, #2]!
   1e9f8:	movweq	r2, #13972	; 0x3694
   1e9fc:	movteq	r2, #2
   1ea00:	ldrheq	r2, [r2]
   1ea04:	strheq	r2, [r3, #2]
   1ea08:	beq	1ea1c <ftello64@plt+0xd538>
   1ea0c:	mov	r0, r2
   1ea10:	mov	r1, r7
   1ea14:	mov	r2, #16
   1ea18:	bl	112d4 <__strcpy_chk@plt>
   1ea1c:	movw	r6, #27704	; 0x6c38
   1ea20:	movt	r6, #3
   1ea24:	strd	r4, [sp]
   1ea28:	mov	r1, #1
   1ea2c:	ldr	lr, [r6]
   1ea30:	mov	r4, r6
   1ea34:	mvn	r2, #0
   1ea38:	movw	r3, #21268	; 0x5314
   1ea3c:	add	lr, lr, r1
   1ea40:	movt	r3, #3
   1ea44:	asr	ip, lr, #31
   1ea48:	lsr	ip, ip, #30
   1ea4c:	add	r0, lr, ip
   1ea50:	and	r0, r0, #3
   1ea54:	rsb	r0, ip, r0
   1ea58:	str	r0, [r4], #4
   1ea5c:	add	r0, r0, r0, lsl #1
   1ea60:	add	r0, r4, r0, lsl #3
   1ea64:	bl	113c4 <__sprintf_chk@plt>
   1ea68:	ldr	r0, [r6]
   1ea6c:	add	r0, r0, r0, lsl #1
   1ea70:	add	r0, r4, r0, lsl #3
   1ea74:	add	sp, sp, #12
   1ea78:	pop	{r4, r5, r6, r7, pc}
   1ea7c:	movw	r1, #14912	; 0x3a40
   1ea80:	mov	r0, r6
   1ea84:	movt	r1, #2
   1ea88:	mov	r2, #16
   1ea8c:	bl	113b8 <__strcat_chk@plt>
   1ea90:	b	1e9c8 <ftello64@plt+0xd4e4>
   1ea94:	mov	r0, r6
   1ea98:	bl	11388 <strlen@plt>
   1ea9c:	movw	r2, #8480	; 0x2120
   1eaa0:	movw	r3, #14912	; 0x3a40
   1eaa4:	movt	r2, #2
   1eaa8:	movt	r3, #2
   1eaac:	ldrh	ip, [r2]
   1eab0:	ldrh	r2, [r3]
   1eab4:	ldrb	r3, [r3, #2]
   1eab8:	add	r1, r6, r0
   1eabc:	strh	ip, [r6, r0]
   1eac0:	strh	r2, [r1, #1]
   1eac4:	strb	r3, [r1, #3]
   1eac8:	b	1e9c8 <ftello64@plt+0xd4e4>
   1eacc:	movw	ip, #21268	; 0x5314
   1ead0:	cmn	r2, #1
   1ead4:	movt	ip, #3
   1ead8:	push	{r4, r5, r6, r7, lr}
   1eadc:	mov	r7, r3
   1eae0:	sub	sp, sp, #12
   1eae4:	mov	r3, #0
   1eae8:	mov	r4, r0
   1eaec:	mov	r5, r1
   1eaf0:	strb	r3, [ip, #17]
   1eaf4:	add	r6, ip, #16
   1eaf8:	beq	1ebc8 <ftello64@plt+0xd6e4>
   1eafc:	cmn	r2, #2
   1eb00:	beq	1ebe0 <ftello64@plt+0xd6fc>
   1eb04:	cmp	r2, #0
   1eb08:	beq	1eb1c <ftello64@plt+0xd638>
   1eb0c:	mov	r1, r2
   1eb10:	mov	r0, r6
   1eb14:	mov	r2, #16
   1eb18:	bl	113b8 <__strcat_chk@plt>
   1eb1c:	ldr	r0, [pc, #244]	; 1ec18 <ftello64@plt+0xd734>
   1eb20:	bl	11388 <strlen@plt>
   1eb24:	movw	r2, #14916	; 0x3a44
   1eb28:	movt	r2, #2
   1eb2c:	cmp	r7, #0
   1eb30:	ldrh	ip, [r2]
   1eb34:	ldrb	r1, [r2, #2]
   1eb38:	add	r3, r6, r0
   1eb3c:	strh	ip, [r6, r0]
   1eb40:	mov	r2, r3
   1eb44:	strb	r1, [r2, #2]!
   1eb48:	movweq	r2, #11828	; 0x2e34
   1eb4c:	movteq	r2, #2
   1eb50:	ldrheq	r2, [r2]
   1eb54:	strheq	r2, [r3, #2]
   1eb58:	beq	1eb6c <ftello64@plt+0xd688>
   1eb5c:	mov	r0, r2
   1eb60:	mov	r1, r7
   1eb64:	mov	r2, #16
   1eb68:	bl	112d4 <__strcpy_chk@plt>
   1eb6c:	movw	r6, #27704	; 0x6c38
   1eb70:	movt	r6, #3
   1eb74:	strd	r4, [sp]
   1eb78:	mov	r1, #1
   1eb7c:	ldr	lr, [r6, #100]	; 0x64
   1eb80:	add	r7, r6, #104	; 0x68
   1eb84:	mvn	r2, #0
   1eb88:	ldr	r3, [pc, #136]	; 1ec18 <ftello64@plt+0xd734>
   1eb8c:	add	lr, lr, r1
   1eb90:	asr	r0, lr, #31
   1eb94:	lsr	r0, r0, #30
   1eb98:	add	ip, lr, r0
   1eb9c:	and	ip, ip, #3
   1eba0:	rsb	ip, r0, ip
   1eba4:	str	ip, [r6, #100]	; 0x64
   1eba8:	add	r0, ip, ip, lsl #1
   1ebac:	add	r0, r7, r0, lsl #3
   1ebb0:	bl	113c4 <__sprintf_chk@plt>
   1ebb4:	ldr	r0, [r6, #100]	; 0x64
   1ebb8:	add	r0, r0, r0, lsl #1
   1ebbc:	add	r0, r7, r0, lsl #3
   1ebc0:	add	sp, sp, #12
   1ebc4:	pop	{r4, r5, r6, r7, pc}
   1ebc8:	movw	r1, #14912	; 0x3a40
   1ebcc:	mov	r2, #16
   1ebd0:	movt	r1, #2
   1ebd4:	mov	r0, r6
   1ebd8:	bl	113b8 <__strcat_chk@plt>
   1ebdc:	b	1eb1c <ftello64@plt+0xd638>
   1ebe0:	mov	r0, r6
   1ebe4:	bl	11388 <strlen@plt>
   1ebe8:	movw	r2, #8480	; 0x2120
   1ebec:	movw	r3, #14912	; 0x3a40
   1ebf0:	movt	r2, #2
   1ebf4:	movt	r3, #2
   1ebf8:	ldrh	ip, [r2]
   1ebfc:	ldrh	r2, [r3]
   1ec00:	ldrb	r3, [r3, #2]
   1ec04:	add	r1, r6, r0
   1ec08:	strh	ip, [r6, r0]
   1ec0c:	strh	r2, [r1, #1]
   1ec10:	strb	r3, [r1, #3]
   1ec14:	b	1eb1c <ftello64@plt+0xd638>
   1ec18:	andeq	r5, r3, r4, lsr #6
   1ec1c:	push	{r4, r5, r6, lr}
   1ec20:	subs	r6, r0, #0
   1ec24:	beq	1ecf4 <ftello64@plt+0xd810>
   1ec28:	ldrb	r3, [r6]
   1ec2c:	sub	r3, r3, #48	; 0x30
   1ec30:	cmp	r3, #9
   1ec34:	bhi	1ec60 <ftello64@plt+0xd77c>
   1ec38:	bl	11388 <strlen@plt>
   1ec3c:	cmp	r0, #8
   1ec40:	bls	1ec7c <ftello64@plt+0xd798>
   1ec44:	mov	r1, r6
   1ec48:	movw	r0, #15016	; 0x3aa8
   1ec4c:	movt	r0, #2
   1ec50:	bl	123f4 <ftello64@plt+0xf10>
   1ec54:	mvn	r0, #0
   1ec58:	mvn	r1, #0
   1ec5c:	pop	{r4, r5, r6, pc}
   1ec60:	mov	r1, r6
   1ec64:	movw	r0, #14968	; 0x3a78
   1ec68:	movt	r0, #2
   1ec6c:	bl	123f4 <ftello64@plt+0xf10>
   1ec70:	mvn	r0, #0
   1ec74:	mvn	r1, #0
   1ec78:	pop	{r4, r5, r6, pc}
   1ec7c:	mov	r0, r6
   1ec80:	mov	r1, #0
   1ec84:	mov	r2, #10
   1ec88:	bl	111c0 <strtol@plt>
   1ec8c:	ldrb	r4, [r6]
   1ec90:	cmp	r4, #0
   1ec94:	mov	r5, r0
   1ec98:	beq	1ed14 <ftello64@plt+0xd830>
   1ec9c:	bl	11358 <__ctype_b_loc@plt>
   1eca0:	mov	r1, #0
   1eca4:	mov	r3, r1
   1eca8:	mov	ip, r6
   1ecac:	ldr	r0, [r0]
   1ecb0:	b	1ecc4 <ftello64@plt+0xd7e0>
   1ecb4:	ldrb	r4, [ip, #1]!
   1ecb8:	mov	r1, r3
   1ecbc:	cmp	r4, #0
   1ecc0:	beq	1ed14 <ftello64@plt+0xd830>
   1ecc4:	lsl	r2, r4, #1
   1ecc8:	add	r3, r3, #1
   1eccc:	ldrh	r2, [r0, r2]
   1ecd0:	tst	r2, #2048	; 0x800
   1ecd4:	bne	1ecb4 <ftello64@plt+0xd7d0>
   1ecd8:	add	r1, r6, r1
   1ecdc:	ldrb	r6, [r1, #1]
   1ece0:	cmp	r6, #0
   1ece4:	beq	1ed20 <ftello64@plt+0xd83c>
   1ece8:	mvn	r0, #0
   1ecec:	mvn	r1, #0
   1ecf0:	pop	{r4, r5, r6, pc}
   1ecf4:	movw	r0, #14920	; 0x3a48
   1ecf8:	movw	r1, #12292	; 0x3004
   1ecfc:	movt	r0, #2
   1ed00:	movt	r1, #2
   1ed04:	bl	123f4 <ftello64@plt+0xf10>
   1ed08:	mvn	r0, #0
   1ed0c:	mvn	r1, #0
   1ed10:	pop	{r4, r5, r6, pc}
   1ed14:	mov	r0, r5
   1ed18:	asr	r1, r5, #31
   1ed1c:	pop	{r4, r5, r6, pc}
   1ed20:	bl	11334 <__ctype_toupper_loc@plt>
   1ed24:	ldr	r3, [r0]
   1ed28:	ldrb	r3, [r3, r4, lsl #2]
   1ed2c:	cmp	r3, #75	; 0x4b
   1ed30:	beq	1ed6c <ftello64@plt+0xd888>
   1ed34:	cmp	r3, #77	; 0x4d
   1ed38:	beq	1ed74 <ftello64@plt+0xd890>
   1ed3c:	cmp	r3, #71	; 0x47
   1ed40:	beq	1ed7c <ftello64@plt+0xd898>
   1ed44:	cmp	r3, #84	; 0x54
   1ed48:	moveq	ip, r6
   1ed4c:	moveq	r6, #256	; 0x100
   1ed50:	bne	1ece8 <ftello64@plt+0xd804>
   1ed54:	asr	r3, r5, #31
   1ed58:	umull	r0, r1, ip, r5
   1ed5c:	mul	ip, ip, r3
   1ed60:	mla	r5, r5, r6, ip
   1ed64:	add	r1, r5, r1
   1ed68:	pop	{r4, r5, r6, pc}
   1ed6c:	mov	ip, #1024	; 0x400
   1ed70:	b	1ed54 <ftello64@plt+0xd870>
   1ed74:	mov	ip, #1048576	; 0x100000
   1ed78:	b	1ed54 <ftello64@plt+0xd870>
   1ed7c:	mov	ip, #1073741824	; 0x40000000
   1ed80:	b	1ed54 <ftello64@plt+0xd870>
   1ed84:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ed88:	movw	sl, #21616	; 0x5470
   1ed8c:	movt	sl, #3
   1ed90:	mov	r4, r0
   1ed94:	mov	r5, r1
   1ed98:	sub	sp, sp, #8
   1ed9c:	ldr	r3, [sl]
   1eda0:	movw	r0, #10239	; 0x27ff
   1eda4:	mov	r1, #0
   1eda8:	cmp	r5, r1
   1edac:	cmpeq	r4, r0
   1edb0:	mov	r8, #0
   1edb4:	mov	r9, r2
   1edb8:	strb	r8, [r2]
   1edbc:	str	r3, [sp, #4]
   1edc0:	bls	1edf0 <ftello64@plt+0xd90c>
   1edc4:	mov	r2, r0
   1edc8:	mov	r3, r1
   1edcc:	lsr	r1, r4, #10
   1edd0:	lsr	r0, r5, #10
   1edd4:	orr	r1, r1, r5, lsl #22
   1edd8:	add	r8, r8, #1
   1eddc:	mov	r5, r0
   1ede0:	mov	r4, r1
   1ede4:	cmp	r5, r3
   1ede8:	cmpeq	r4, r2
   1edec:	bhi	1edcc <ftello64@plt+0xd8e8>
   1edf0:	movw	r2, #999	; 0x3e7
   1edf4:	mov	r3, #0
   1edf8:	cmp	r5, r3
   1edfc:	cmpeq	r4, r2
   1ee00:	movw	r1, #8240	; 0x2030
   1ee04:	movt	r1, #8224	; 0x2020
   1ee08:	str	r1, [sp]
   1ee0c:	bhi	1ef4c <ftello64@plt+0xda68>
   1ee10:	orrs	r0, r4, r5
   1ee14:	beq	1eec4 <ftello64@plt+0xd9e0>
   1ee18:	mov	r2, #10
   1ee1c:	mov	r3, #0
   1ee20:	mov	r0, r4
   1ee24:	mov	r1, r5
   1ee28:	bl	20130 <ftello64@plt+0xec4c>
   1ee2c:	mov	r2, #10
   1ee30:	mov	r3, #0
   1ee34:	mov	r6, r0
   1ee38:	mov	r7, r1
   1ee3c:	mov	r0, r4
   1ee40:	mov	r1, r5
   1ee44:	bl	20130 <ftello64@plt+0xec4c>
   1ee48:	orrs	r3, r6, r7
   1ee4c:	moveq	r3, #1
   1ee50:	add	r2, r2, #48	; 0x30
   1ee54:	strb	r2, [sp]
   1ee58:	beq	1efac <ftello64@plt+0xdac8>
   1ee5c:	mov	r2, #10
   1ee60:	mov	r3, #0
   1ee64:	mov	r0, r6
   1ee68:	mov	r1, r7
   1ee6c:	bl	20130 <ftello64@plt+0xec4c>
   1ee70:	mov	r2, #10
   1ee74:	mov	r3, #0
   1ee78:	mov	r4, r0
   1ee7c:	mov	r5, r1
   1ee80:	mov	r0, r6
   1ee84:	mov	r1, r7
   1ee88:	bl	20130 <ftello64@plt+0xec4c>
   1ee8c:	orrs	r0, r4, r5
   1ee90:	moveq	r3, #2
   1ee94:	add	r2, r2, #48	; 0x30
   1ee98:	strb	r2, [sp, #1]
   1ee9c:	beq	1efac <ftello64@plt+0xdac8>
   1eea0:	mov	r0, r4
   1eea4:	mov	r1, r5
   1eea8:	mov	r2, #10
   1eeac:	mov	r3, #0
   1eeb0:	bl	20130 <ftello64@plt+0xec4c>
   1eeb4:	mov	r3, #3
   1eeb8:	add	r2, r2, #48	; 0x30
   1eebc:	strb	r2, [sp, #2]
   1eec0:	b	1efac <ftello64@plt+0xdac8>
   1eec4:	ldrb	r2, [sp]
   1eec8:	mov	r3, #1
   1eecc:	strb	r2, [r9]
   1eed0:	cmp	r3, #1
   1eed4:	movge	r0, r3
   1eed8:	movlt	r0, #1
   1eedc:	cmp	r8, #0
   1eee0:	add	r9, r9, r0
   1eee4:	beq	1ef2c <ftello64@plt+0xda48>
   1eee8:	cmp	r8, #1
   1eeec:	add	r0, r0, #1
   1eef0:	moveq	r3, #75	; 0x4b
   1eef4:	strbeq	r3, [r9], #1
   1eef8:	beq	1ef2c <ftello64@plt+0xda48>
   1eefc:	cmp	r8, #2
   1ef00:	moveq	r3, #77	; 0x4d
   1ef04:	strbeq	r3, [r9], #1
   1ef08:	beq	1ef2c <ftello64@plt+0xda48>
   1ef0c:	cmp	r8, #3
   1ef10:	moveq	r3, #71	; 0x47
   1ef14:	strbeq	r3, [r9], #1
   1ef18:	beq	1ef2c <ftello64@plt+0xda48>
   1ef1c:	cmp	r8, #4
   1ef20:	moveq	r3, #84	; 0x54
   1ef24:	movne	r3, #63	; 0x3f
   1ef28:	strb	r3, [r9], #1
   1ef2c:	mov	r3, #0
   1ef30:	ldr	r2, [sp, #4]
   1ef34:	strb	r3, [r9]
   1ef38:	ldr	r3, [sl]
   1ef3c:	cmp	r2, r3
   1ef40:	bne	1efec <ftello64@plt+0xdb08>
   1ef44:	add	sp, sp, #8
   1ef48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ef4c:	mov	r1, #10
   1ef50:	mov	r2, #10
   1ef54:	umull	r6, r7, r4, r1
   1ef58:	mov	r3, #0
   1ef5c:	add	r8, r8, #1
   1ef60:	mla	r7, r1, r5, r7
   1ef64:	lsr	r4, r6, r1
   1ef68:	lsr	r5, r7, r1
   1ef6c:	orr	r4, r4, r7, lsl #22
   1ef70:	mov	r1, r5
   1ef74:	mov	r0, r4
   1ef78:	bl	20130 <ftello64@plt+0xec4c>
   1ef7c:	mov	r3, #46	; 0x2e
   1ef80:	mov	r0, r4
   1ef84:	strb	r3, [sp, #1]
   1ef88:	mov	r1, r5
   1ef8c:	mov	r3, #0
   1ef90:	add	ip, r2, #48	; 0x30
   1ef94:	mov	r2, #10
   1ef98:	strb	ip, [sp]
   1ef9c:	bl	20130 <ftello64@plt+0xec4c>
   1efa0:	mov	r3, #3
   1efa4:	add	r0, r0, #48	; 0x30
   1efa8:	strb	r0, [sp, #2]
   1efac:	sub	r2, r3, #1
   1efb0:	add	r0, sp, #8
   1efb4:	add	r1, r0, r2
   1efb8:	cmp	r2, #0
   1efbc:	ldrb	r2, [r1, #-8]
   1efc0:	strb	r2, [r9]
   1efc4:	beq	1eed0 <ftello64@plt+0xd9ec>
   1efc8:	sub	r2, r3, #2
   1efcc:	add	r0, sp, #8
   1efd0:	add	r1, r0, r2
   1efd4:	cmp	r2, #1
   1efd8:	ldrb	r2, [r1, #-8]
   1efdc:	strb	r2, [r9, #1]
   1efe0:	ldrbeq	r2, [sp]
   1efe4:	strbeq	r2, [r9, #2]
   1efe8:	b	1eed0 <ftello64@plt+0xd9ec>
   1efec:	bl	11250 <__stack_chk_fail@plt>
   1eff0:	push	{r4, r5, lr}
   1eff4:	movw	r4, #21616	; 0x5470
   1eff8:	movt	r4, #3
   1effc:	sub	sp, sp, #108	; 0x6c
   1f000:	mov	r1, r3
   1f004:	mov	r5, r0
   1f008:	ldr	ip, [r4]
   1f00c:	mov	r0, r2
   1f010:	mov	r2, sp
   1f014:	str	ip, [sp, #100]	; 0x64
   1f018:	bl	1ed84 <ftello64@plt+0xd8a0>
   1f01c:	ldrb	r3, [sp]
   1f020:	cmp	r3, #32
   1f024:	bne	1f068 <ftello64@plt+0xdb84>
   1f028:	ldrb	r3, [sp, #1]
   1f02c:	cmp	r3, #32
   1f030:	bne	1f070 <ftello64@plt+0xdb8c>
   1f034:	ldrb	r3, [sp, #2]
   1f038:	cmp	r3, #32
   1f03c:	addne	r0, sp, #2
   1f040:	addeq	r0, sp, #3
   1f044:	mov	r1, r5
   1f048:	bl	1149c <fputs@plt>
   1f04c:	ldr	r2, [sp, #100]	; 0x64
   1f050:	ldr	r3, [r4]
   1f054:	mov	r0, #0
   1f058:	cmp	r2, r3
   1f05c:	bne	1f078 <ftello64@plt+0xdb94>
   1f060:	add	sp, sp, #108	; 0x6c
   1f064:	pop	{r4, r5, pc}
   1f068:	mov	r0, sp
   1f06c:	b	1f044 <ftello64@plt+0xdb60>
   1f070:	add	r0, sp, #1
   1f074:	b	1f044 <ftello64@plt+0xdb60>
   1f078:	bl	11250 <__stack_chk_fail@plt>
   1f07c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1f080:	mov	r9, r2
   1f084:	ldrb	r4, [r0]
   1f088:	mov	r8, r3
   1f08c:	cmp	r4, #0
   1f090:	beq	1f150 <ftello64@plt+0xdc6c>
   1f094:	ldrb	r5, [r1]
   1f098:	cmp	r5, #0
   1f09c:	beq	1f134 <ftello64@plt+0xdc50>
   1f0a0:	cmp	r2, #0
   1f0a4:	bne	1f0f8 <ftello64@plt+0xdc14>
   1f0a8:	add	r6, r1, #1
   1f0ac:	mov	r7, r0
   1f0b0:	bl	11334 <__ctype_toupper_loc@plt>
   1f0b4:	mov	r2, r9
   1f0b8:	ldr	ip, [r0]
   1f0bc:	b	1f0d8 <ftello64@plt+0xdbf4>
   1f0c0:	ldrb	r4, [r7, #1]!
   1f0c4:	cmp	r4, #0
   1f0c8:	beq	1f138 <ftello64@plt+0xdc54>
   1f0cc:	ldrb	r5, [r6], #1
   1f0d0:	cmp	r5, #0
   1f0d4:	beq	1f138 <ftello64@plt+0xdc54>
   1f0d8:	ldr	r4, [ip, r4, lsl #2]
   1f0dc:	add	r2, r2, #1
   1f0e0:	ldr	r0, [ip, r5, lsl #2]
   1f0e4:	mov	r1, r6
   1f0e8:	cmp	r4, r0
   1f0ec:	beq	1f0c0 <ftello64@plt+0xdbdc>
   1f0f0:	mov	r0, #0
   1f0f4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1f0f8:	add	ip, r1, #1
   1f0fc:	mov	r7, r0
   1f100:	mov	r2, #0
   1f104:	b	1f120 <ftello64@plt+0xdc3c>
   1f108:	ldrb	r4, [r7, #1]!
   1f10c:	cmp	r4, #0
   1f110:	beq	1f138 <ftello64@plt+0xdc54>
   1f114:	ldrb	r5, [ip], #1
   1f118:	cmp	r5, #0
   1f11c:	beq	1f138 <ftello64@plt+0xdc54>
   1f120:	cmp	r4, r5
   1f124:	add	r2, r2, #1
   1f128:	mov	r1, ip
   1f12c:	beq	1f108 <ftello64@plt+0xdc24>
   1f130:	b	1f0f0 <ftello64@plt+0xdc0c>
   1f134:	mov	r2, r5
   1f138:	cmp	r8, r2
   1f13c:	bgt	1f0f0 <ftello64@plt+0xdc0c>
   1f140:	ldrb	r0, [r1]
   1f144:	rsbs	r0, r0, #1
   1f148:	movcc	r0, #0
   1f14c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1f150:	mov	r2, r4
   1f154:	b	1f138 <ftello64@plt+0xdc54>
   1f158:	push	{lr}		; (str lr, [sp, #-4]!)
   1f15c:	sub	sp, sp, #12
   1f160:	movw	r3, #15856	; 0x3df0
   1f164:	movw	r1, #15768	; 0x3d98
   1f168:	movt	r3, #2
   1f16c:	movt	r1, #2
   1f170:	str	r3, [sp]
   1f174:	movw	r2, #15804	; 0x3dbc
   1f178:	movw	r3, #15844	; 0x3de4
   1f17c:	movt	r2, #2
   1f180:	movt	r3, #2
   1f184:	mov	r0, #1
   1f188:	bl	113dc <__printf_chk@plt>
   1f18c:	add	sp, sp, #12
   1f190:	pop	{pc}		; (ldr pc, [sp], #4)
   1f194:	movw	r0, #15872	; 0x3e00
   1f198:	movt	r0, #2
   1f19c:	bx	lr
   1f1a0:	cmp	r1, #0
   1f1a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1f1a8:	sub	sp, sp, #8
   1f1ac:	beq	1f2d8 <ftello64@plt+0xddf4>
   1f1b0:	cmp	r2, #7
   1f1b4:	mvn	r4, r0
   1f1b8:	bls	1f298 <ftello64@plt+0xddb4>
   1f1bc:	sub	r0, r2, #8
   1f1c0:	movw	ip, #15872	; 0x3e00
   1f1c4:	movt	ip, #2
   1f1c8:	mov	r3, r1
   1f1cc:	lsr	r0, r0, #3
   1f1d0:	str	r0, [sp, #4]
   1f1d4:	add	fp, r1, r0, lsl #3
   1f1d8:	add	fp, fp, #8
   1f1dc:	ldrb	r0, [r3]
   1f1e0:	add	r3, r3, #8
   1f1e4:	ldrb	sl, [r3, #-7]
   1f1e8:	eor	r0, r0, r4
   1f1ec:	ldrb	r9, [r3, #-6]
   1f1f0:	ldrb	r8, [r3, #-5]
   1f1f4:	uxtb	r0, r0
   1f1f8:	ldrb	r7, [r3, #-4]
   1f1fc:	ldrb	r6, [r3, #-3]
   1f200:	ldr	r0, [ip, r0, lsl #2]
   1f204:	ldrb	r5, [r3, #-2]
   1f208:	eor	r4, r0, r4, lsr #8
   1f20c:	ldrb	r0, [r3, #-1]
   1f210:	eor	sl, r4, sl
   1f214:	cmp	r3, fp
   1f218:	uxtb	sl, sl
   1f21c:	ldr	sl, [ip, sl, lsl #2]
   1f220:	eor	r4, sl, r4, lsr #8
   1f224:	eor	r9, r4, r9
   1f228:	uxtb	r9, r9
   1f22c:	ldr	r9, [ip, r9, lsl #2]
   1f230:	eor	r4, r9, r4, lsr #8
   1f234:	eor	r8, r4, r8
   1f238:	uxtb	r8, r8
   1f23c:	ldr	r8, [ip, r8, lsl #2]
   1f240:	eor	r4, r8, r4, lsr #8
   1f244:	eor	r7, r4, r7
   1f248:	uxtb	r7, r7
   1f24c:	ldr	r7, [ip, r7, lsl #2]
   1f250:	eor	r4, r7, r4, lsr #8
   1f254:	eor	r6, r4, r6
   1f258:	uxtb	r6, r6
   1f25c:	ldr	r6, [ip, r6, lsl #2]
   1f260:	eor	r4, r6, r4, lsr #8
   1f264:	eor	r5, r4, r5
   1f268:	uxtb	r5, r5
   1f26c:	ldr	r5, [ip, r5, lsl #2]
   1f270:	eor	r4, r5, r4, lsr #8
   1f274:	eor	r0, r4, r0
   1f278:	uxtb	r0, r0
   1f27c:	ldr	r0, [ip, r0, lsl #2]
   1f280:	eor	r4, r0, r4, lsr #8
   1f284:	bne	1f1dc <ftello64@plt+0xdcf8>
   1f288:	ldr	r0, [sp, #4]
   1f28c:	and	r2, r2, #7
   1f290:	add	r3, r0, #1
   1f294:	add	r1, r1, r3, lsl #3
   1f298:	cmp	r2, #0
   1f29c:	beq	1f2c8 <ftello64@plt+0xdde4>
   1f2a0:	movw	ip, #15872	; 0x3e00
   1f2a4:	add	r2, r1, r2
   1f2a8:	movt	ip, #2
   1f2ac:	ldrb	r3, [r1], #1
   1f2b0:	eor	r3, r4, r3
   1f2b4:	cmp	r1, r2
   1f2b8:	uxtb	r3, r3
   1f2bc:	ldr	r3, [ip, r3, lsl #2]
   1f2c0:	eor	r4, r3, r4, lsr #8
   1f2c4:	bne	1f2ac <ftello64@plt+0xddc8>
   1f2c8:	mvn	r0, r4
   1f2cc:	add	sp, sp, #8
   1f2d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1f2d4:	bx	lr
   1f2d8:	mov	r0, r1
   1f2dc:	add	sp, sp, #8
   1f2e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1f2e4:	bx	lr
   1f2e8:	movw	r3, #28392	; 0x6ee8
   1f2ec:	movt	r3, #3
   1f2f0:	ldrh	r3, [r3, #8]
   1f2f4:	orr	r3, r3, #2
   1f2f8:	eor	r2, r3, #1
   1f2fc:	mul	r0, r3, r2
   1f300:	ubfx	r0, r0, #8, #8
   1f304:	bx	lr
   1f308:	movw	r3, #28392	; 0x6ee8
   1f30c:	movt	r3, #3
   1f310:	push	{r4, r5}
   1f314:	movw	r1, #28408	; 0x6ef8
   1f318:	ldr	r4, [r3]
   1f31c:	movt	r1, #3
   1f320:	ldr	r5, [r3, #4]
   1f324:	eor	r2, r0, r4
   1f328:	ldr	ip, [r1]
   1f32c:	ldr	r1, [r3, #8]
   1f330:	uxtb	r2, r2
   1f334:	ldr	r2, [ip, r2, lsl #2]
   1f338:	eor	r2, r2, r4, lsr #8
   1f33c:	str	r2, [r3]
   1f340:	uxtab	r2, r5, r2
   1f344:	add	r4, r2, r2, lsl #8
   1f348:	add	r4, r2, r4, lsl #4
   1f34c:	add	r4, r2, r4, lsl #5
   1f350:	add	r4, r2, r4, lsl #8
   1f354:	add	r2, r2, r4, lsl #2
   1f358:	add	r2, r2, #1
   1f35c:	str	r2, [r3, #4]
   1f360:	pop	{r4, r5}
   1f364:	eor	r2, r1, r2, lsr #24
   1f368:	uxtb	r2, r2
   1f36c:	ldr	r2, [ip, r2, lsl #2]
   1f370:	eor	r1, r2, r1, lsr #8
   1f374:	str	r1, [r3, #8]
   1f378:	bx	lr
   1f37c:	ldrb	r2, [r0]
   1f380:	movw	r3, #26505	; 0x6789
   1f384:	push	{r4, r5, r6, r7, r8}
   1f388:	cmp	r2, #0
   1f38c:	movw	r8, #28392	; 0x6ee8
   1f390:	movt	r8, #3
   1f394:	movw	r4, #22136	; 0x5678
   1f398:	movt	r3, #9029	; 0x2345
   1f39c:	movt	r4, #4660	; 0x1234
   1f3a0:	movw	r5, #30864	; 0x7890
   1f3a4:	str	r4, [r8]
   1f3a8:	movt	r5, #13398	; 0x3456
   1f3ac:	str	r3, [r8, #4]
   1f3b0:	str	r5, [r8, #8]
   1f3b4:	beq	1f41c <ftello64@plt+0xdf38>
   1f3b8:	movw	r1, #28408	; 0x6ef8
   1f3bc:	movt	r1, #3
   1f3c0:	ldr	r6, [r1]
   1f3c4:	eor	r1, r4, r2
   1f3c8:	ldrb	r2, [r0, #1]!
   1f3cc:	uxtb	r1, r1
   1f3d0:	cmp	r2, #0
   1f3d4:	ldr	ip, [r6, r1, lsl #2]
   1f3d8:	eor	ip, ip, r4, lsr #8
   1f3dc:	uxtab	r3, r3, ip
   1f3e0:	mov	r4, ip
   1f3e4:	add	r1, r3, r3, lsl #8
   1f3e8:	add	r1, r3, r1, lsl #4
   1f3ec:	add	r1, r3, r1, lsl #5
   1f3f0:	add	r1, r3, r1, lsl #8
   1f3f4:	add	r3, r3, r1, lsl #2
   1f3f8:	add	r1, r3, #1
   1f3fc:	eor	r7, r5, r1, lsr #24
   1f400:	mov	r3, r1
   1f404:	uxtb	r7, r7
   1f408:	ldr	r7, [r6, r7, lsl #2]
   1f40c:	eor	r5, r7, r5, lsr #8
   1f410:	bne	1f3c4 <ftello64@plt+0xdee0>
   1f414:	str	ip, [r8]
   1f418:	stmib	r8, {r1, r5}
   1f41c:	pop	{r4, r5, r6, r7, r8}
   1f420:	bx	lr
   1f424:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f428:	sub	sp, sp, #28
   1f42c:	movw	r4, #28392	; 0x6ee8
   1f430:	movw	r3, #21616	; 0x5470
   1f434:	movt	r4, #3
   1f438:	movt	r3, #3
   1f43c:	str	r3, [sp]
   1f440:	mov	r8, r0
   1f444:	ldr	r0, [sp]
   1f448:	ldr	r3, [r4, #12]
   1f44c:	str	r1, [sp, #4]
   1f450:	add	r3, r3, #1
   1f454:	ldr	r2, [r0]
   1f458:	cmp	r3, #1
   1f45c:	str	r3, [r4, #12]
   1f460:	str	r2, [sp, #20]
   1f464:	beq	1f758 <ftello64@plt+0xe274>
   1f468:	ldrb	r3, [r8]
   1f46c:	movw	fp, #22136	; 0x5678
   1f470:	movw	r6, #26505	; 0x6789
   1f474:	movt	fp, #4660	; 0x1234
   1f478:	cmp	r3, #0
   1f47c:	movw	r7, #28408	; 0x6ef8
   1f480:	movt	r6, #9029	; 0x2345
   1f484:	movw	r5, #30864	; 0x7890
   1f488:	movt	r7, #3
   1f48c:	movt	r5, #13398	; 0x3456
   1f490:	str	fp, [r4]
   1f494:	str	r6, [r4, #4]
   1f498:	str	r5, [r4, #8]
   1f49c:	beq	1f4f0 <ftello64@plt+0xe00c>
   1f4a0:	ldr	r1, [r7]
   1f4a4:	mov	r2, r8
   1f4a8:	eor	r0, fp, r3
   1f4ac:	ldrb	r3, [r2, #1]!
   1f4b0:	uxtb	r0, r0
   1f4b4:	cmp	r3, #0
   1f4b8:	ldr	r0, [r1, r0, lsl #2]
   1f4bc:	eor	fp, r0, fp, lsr #8
   1f4c0:	uxtab	r6, r6, fp
   1f4c4:	add	r0, r6, r6, lsl #8
   1f4c8:	add	r0, r6, r0, lsl #4
   1f4cc:	add	r0, r6, r0, lsl #5
   1f4d0:	add	r0, r6, r0, lsl #8
   1f4d4:	add	r6, r6, r0, lsl #2
   1f4d8:	add	r6, r6, #1
   1f4dc:	eor	r0, r5, r6, lsr #24
   1f4e0:	uxtb	r0, r0
   1f4e4:	ldr	r0, [r1, r0, lsl #2]
   1f4e8:	eor	r5, r0, r5, lsr #8
   1f4ec:	bne	1f4a8 <ftello64@plt+0xdfc4>
   1f4f0:	add	sl, sp, #17
   1f4f4:	add	r9, sp, #7
   1f4f8:	bl	113f4 <rand@plt>
   1f4fc:	uxth	r2, r5
   1f500:	orr	r2, r2, #2
   1f504:	ldr	ip, [r7]
   1f508:	eor	r1, r2, #1
   1f50c:	movw	r3, #28392	; 0x6ee8
   1f510:	movt	r3, #3
   1f514:	mul	r2, r2, r1
   1f518:	ubfx	r2, r2, #8, #8
   1f51c:	ubfx	r0, r0, #7, #8
   1f520:	eor	r1, r0, fp
   1f524:	eor	r2, r2, r0
   1f528:	uxtb	r1, r1
   1f52c:	ldr	r1, [ip, r1, lsl #2]
   1f530:	eor	fp, r1, fp, lsr #8
   1f534:	str	fp, [r4]
   1f538:	uxtab	r6, r6, fp
   1f53c:	add	r1, r6, r6, lsl #8
   1f540:	add	r1, r6, r1, lsl #4
   1f544:	add	r1, r6, r1, lsl #5
   1f548:	add	r1, r6, r1, lsl #8
   1f54c:	add	r6, r6, r1, lsl #2
   1f550:	add	r6, r6, #1
   1f554:	str	r6, [r4, #4]
   1f558:	eor	r1, r5, r6, lsr #24
   1f55c:	uxtb	r1, r1
   1f560:	ldr	r1, [ip, r1, lsl #2]
   1f564:	strb	r2, [r9, #1]!
   1f568:	cmp	r9, sl
   1f56c:	eor	r5, r1, r5, lsr #8
   1f570:	str	r5, [r4, #8]
   1f574:	bne	1f4f8 <ftello64@plt+0xe014>
   1f578:	ldrb	r2, [r8]
   1f57c:	movw	r6, #22136	; 0x5678
   1f580:	movw	r5, #26505	; 0x6789
   1f584:	movt	r6, #4660	; 0x1234
   1f588:	cmp	r2, #0
   1f58c:	movt	r5, #9029	; 0x2345
   1f590:	movw	lr, #30864	; 0x7890
   1f594:	str	r6, [r3]
   1f598:	movt	lr, #13398	; 0x3456
   1f59c:	str	r5, [r3, #4]
   1f5a0:	str	lr, [r3, #8]
   1f5a4:	beq	1f5f8 <ftello64@plt+0xe114>
   1f5a8:	eor	r3, r6, r2
   1f5ac:	ldrb	r2, [r8, #1]!
   1f5b0:	uxtb	r3, r3
   1f5b4:	cmp	r2, #0
   1f5b8:	ldr	r3, [ip, r3, lsl #2]
   1f5bc:	eor	r6, r3, r6, lsr #8
   1f5c0:	uxtab	r5, r5, r6
   1f5c4:	add	r3, r5, r5, lsl #8
   1f5c8:	add	r3, r5, r3, lsl #4
   1f5cc:	add	r3, r5, r3, lsl #5
   1f5d0:	add	r3, r5, r3, lsl #8
   1f5d4:	add	r5, r5, r3, lsl #2
   1f5d8:	add	r5, r5, #1
   1f5dc:	eor	r3, lr, r5, lsr #24
   1f5e0:	uxtb	r3, r3
   1f5e4:	ldr	r3, [ip, r3, lsl #2]
   1f5e8:	eor	lr, r3, lr, lsr #8
   1f5ec:	bne	1f5a8 <ftello64@plt+0xe0c4>
   1f5f0:	str	r6, [r4]
   1f5f4:	stmib	r4, {r5, lr}
   1f5f8:	add	r3, sp, #7
   1f5fc:	ldrb	r2, [r3, #1]
   1f600:	uxth	r1, lr
   1f604:	orr	r1, r1, #2
   1f608:	eor	r0, r2, r6
   1f60c:	eor	r7, r1, #1
   1f610:	uxtb	r0, r0
   1f614:	mul	r1, r1, r7
   1f618:	ldr	r0, [ip, r0, lsl #2]
   1f61c:	eor	r6, r0, r6, lsr #8
   1f620:	ubfx	r1, r1, #8, #8
   1f624:	uxtab	r5, r5, r6
   1f628:	eor	r2, r1, r2
   1f62c:	add	r1, r5, r5, lsl #8
   1f630:	add	r1, r5, r1, lsl #4
   1f634:	add	r1, r5, r1, lsl #5
   1f638:	add	r1, r5, r1, lsl #8
   1f63c:	add	r5, r5, r1, lsl #2
   1f640:	add	r5, r5, #1
   1f644:	eor	r1, lr, r5, lsr #24
   1f648:	uxtb	r1, r1
   1f64c:	ldr	r0, [ip, r1, lsl #2]
   1f650:	strb	r2, [r3, #1]!
   1f654:	cmp	r3, sl
   1f658:	eor	lr, r0, lr, lsr #8
   1f65c:	bne	1f5fc <ftello64@plt+0xe118>
   1f660:	ldr	r1, [sp, #4]
   1f664:	uxth	fp, lr
   1f668:	orr	fp, fp, #2
   1f66c:	add	r0, sp, #8
   1f670:	eor	r2, fp, #1
   1f674:	lsr	r8, r1, #16
   1f678:	lsr	r7, r1, #24
   1f67c:	eor	r3, r6, r8
   1f680:	mov	r1, #1
   1f684:	and	r3, r3, #255	; 0xff
   1f688:	mul	fp, fp, r2
   1f68c:	ldr	r3, [ip, r3, lsl #2]
   1f690:	mov	r2, #12
   1f694:	eor	r6, r3, r6, lsr #8
   1f698:	mov	r3, #0
   1f69c:	eor	r9, r6, r7
   1f6a0:	ubfx	fp, fp, #8, #8
   1f6a4:	uxtab	r5, r5, r6
   1f6a8:	eor	r8, fp, r8
   1f6ac:	uxtb	r9, r9
   1f6b0:	add	sl, r5, r5, lsl #8
   1f6b4:	add	sl, r5, sl, lsl #4
   1f6b8:	add	sl, r5, sl, lsl #5
   1f6bc:	add	sl, r5, sl, lsl #8
   1f6c0:	add	r5, r5, sl, lsl #2
   1f6c4:	add	r5, r5, r1
   1f6c8:	eor	sl, lr, r5, lsr #24
   1f6cc:	uxtb	sl, sl
   1f6d0:	ldr	sl, [ip, sl, lsl #2]
   1f6d4:	strb	r8, [sp, #18]
   1f6d8:	ldr	r8, [ip, r9, lsl #2]
   1f6dc:	eor	lr, sl, lr, lsr #8
   1f6e0:	eor	r6, r8, r6, lsr #8
   1f6e4:	str	r6, [r4]
   1f6e8:	uxth	r8, lr
   1f6ec:	uxtab	r6, r5, r6
   1f6f0:	orr	r8, r8, #2
   1f6f4:	eor	r9, r8, r1
   1f6f8:	add	r5, r6, r6, lsl #8
   1f6fc:	mul	r8, r8, r9
   1f700:	add	r5, r6, r5, lsl #4
   1f704:	add	r5, r6, r5, lsl #5
   1f708:	ubfx	r8, r8, #8, #8
   1f70c:	add	r5, r6, r5, lsl #8
   1f710:	eor	r7, r8, r7
   1f714:	add	r6, r6, r5, lsl #2
   1f718:	add	r6, r6, r1
   1f71c:	str	r6, [r4, #4]
   1f720:	eor	r6, lr, r6, lsr #24
   1f724:	uxtb	r6, r6
   1f728:	ldr	ip, [ip, r6, lsl #2]
   1f72c:	strb	r7, [sp, #19]
   1f730:	eor	lr, ip, lr, lsr #8
   1f734:	str	lr, [r4, #8]
   1f738:	bl	1b028 <ftello64@plt+0x9b44>
   1f73c:	ldr	r0, [sp]
   1f740:	ldr	r2, [sp, #20]
   1f744:	ldr	r3, [r0]
   1f748:	cmp	r2, r3
   1f74c:	bne	1f774 <ftello64@plt+0xe290>
   1f750:	add	sp, sp, #28
   1f754:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f758:	mov	r0, #0
   1f75c:	bl	1122c <time@plt>
   1f760:	mov	r5, r0
   1f764:	bl	11364 <getpid@plt>
   1f768:	eor	r0, r0, r5
   1f76c:	bl	11394 <srand@plt>
   1f770:	b	1f468 <ftello64@plt+0xdf84>
   1f774:	bl	11250 <__stack_chk_fail@plt>
   1f778:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f77c:	movw	r8, #21616	; 0x5470
   1f780:	movt	r8, #3
   1f784:	sub	sp, sp, #1040	; 0x410
   1f788:	movw	r3, #28108	; 0x6dcc
   1f78c:	movt	r3, #3
   1f790:	ldr	r2, [r8]
   1f794:	sub	sp, sp, #4
   1f798:	mov	r6, r0
   1f79c:	ldr	r0, [r3]
   1f7a0:	mov	r9, r1
   1f7a4:	str	r2, [sp, #1036]	; 0x40c
   1f7a8:	bl	114e4 <ftello64@plt>
   1f7ac:	mvn	r2, #0
   1f7b0:	mvn	r3, #0
   1f7b4:	mov	r4, r0
   1f7b8:	mov	r5, r1
   1f7bc:	cmp	r5, r3
   1f7c0:	cmpeq	r4, r2
   1f7c4:	moveq	r0, #10
   1f7c8:	bne	1f7e8 <ftello64@plt+0xe304>
   1f7cc:	ldr	r2, [sp, #1036]	; 0x40c
   1f7d0:	ldr	r3, [r8]
   1f7d4:	cmp	r2, r3
   1f7d8:	bne	1fa48 <ftello64@plt+0xe564>
   1f7dc:	add	sp, sp, #1040	; 0x410
   1f7e0:	add	sp, sp, #4
   1f7e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f7e8:	mov	r1, r6
   1f7ec:	add	r0, sp, #8
   1f7f0:	bl	12f0c <ftello64@plt+0x1a28>
   1f7f4:	ldr	r0, [sp, #8]
   1f7f8:	ldrh	r3, [r6, #4]
   1f7fc:	mov	ip, #0
   1f800:	strd	r4, [r6, #48]	; 0x30
   1f804:	mov	r1, ip
   1f808:	ldrh	lr, [r0, #46]	; 0x2e
   1f80c:	bic	r4, r3, #8
   1f810:	ldrd	r2, [r0, #16]
   1f814:	orr	r4, r4, #1
   1f818:	bic	lr, lr, #8
   1f81c:	strh	r4, [r6, #4]
   1f820:	adds	r2, r2, #12
   1f824:	str	ip, [r6, #40]	; 0x28
   1f828:	adc	r3, r3, #0
   1f82c:	orr	lr, lr, #1
   1f830:	strd	r2, [r0, #16]
   1f834:	strh	lr, [r0, #46]	; 0x2e
   1f838:	strd	r2, [r6, #16]
   1f83c:	bl	159b8 <ftello64@plt+0x44d4>
   1f840:	subs	r7, r0, #0
   1f844:	movne	r0, r7
   1f848:	bne	1f7cc <ftello64@plt+0xe2e8>
   1f84c:	ldr	r3, [sp, #8]
   1f850:	mov	r0, r9
   1f854:	ldr	r1, [r3, #12]
   1f858:	bl	1f424 <ftello64@plt+0xdf40>
   1f85c:	ldrd	r4, [r6, #16]
   1f860:	subs	r4, r4, #12
   1f864:	sbc	r5, r5, #0
   1f868:	orrs	r3, r4, r5
   1f86c:	beq	1f984 <ftello64@plt+0xe4a0>
   1f870:	add	ip, sp, #12
   1f874:	movw	r9, #28104	; 0x6dc8
   1f878:	movw	r6, #28392	; 0x6ee8
   1f87c:	movw	sl, #28408	; 0x6ef8
   1f880:	str	r8, [sp, #4]
   1f884:	movt	r9, #3
   1f888:	movt	r6, #3
   1f88c:	movt	sl, #3
   1f890:	mov	r8, ip
   1f894:	b	1f8a8 <ftello64@plt+0xe3c4>
   1f898:	subs	r4, r4, #1
   1f89c:	sbc	r5, r5, #0
   1f8a0:	orrs	r3, r4, r5
   1f8a4:	beq	1f964 <ftello64@plt+0xe480>
   1f8a8:	ldr	r0, [r9]
   1f8ac:	movw	fp, #28104	; 0x6dc8
   1f8b0:	bl	11238 <_IO_getc@plt>
   1f8b4:	movt	fp, #3
   1f8b8:	cmn	r0, #1
   1f8bc:	beq	1f9f0 <ftello64@plt+0xe50c>
   1f8c0:	ldr	r2, [r6]
   1f8c4:	add	r3, sp, #1040	; 0x410
   1f8c8:	add	lr, r3, r7
   1f8cc:	ldr	r1, [sl]
   1f8d0:	eor	r3, r0, r2
   1f8d4:	ldr	ip, [r6, #4]
   1f8d8:	add	r7, r7, #1
   1f8dc:	uxtb	r3, r3
   1f8e0:	cmp	r7, #1024	; 0x400
   1f8e4:	ldr	r3, [r1, r3, lsl #2]
   1f8e8:	eor	r3, r3, r2, lsr #8
   1f8ec:	str	r3, [r6]
   1f8f0:	ldr	r2, [r6, #8]
   1f8f4:	uxtab	r3, ip, r3
   1f8f8:	add	fp, r3, r3, lsl #8
   1f8fc:	uxth	ip, r2
   1f900:	orr	ip, ip, #2
   1f904:	add	fp, r3, fp, lsl #4
   1f908:	add	fp, r3, fp, lsl #5
   1f90c:	add	fp, r3, fp, lsl #8
   1f910:	add	r3, r3, fp, lsl #2
   1f914:	eor	fp, ip, #1
   1f918:	add	r3, r3, #1
   1f91c:	str	r3, [r6, #4]
   1f920:	mul	ip, ip, fp
   1f924:	eor	r3, r2, r3, lsr #24
   1f928:	uxtb	r3, r3
   1f92c:	ubfx	ip, ip, #8, #8
   1f930:	ldr	r3, [r1, r3, lsl #2]
   1f934:	eor	r0, r0, ip
   1f938:	strb	r0, [lr, #-1028]	; 0xfffffbfc
   1f93c:	eor	r2, r3, r2, lsr #8
   1f940:	str	r2, [r6, #8]
   1f944:	blt	1f898 <ftello64@plt+0xe3b4>
   1f948:	mov	r2, r7
   1f94c:	mov	r0, r8
   1f950:	mov	r1, #1
   1f954:	mov	r3, #0
   1f958:	bl	1b028 <ftello64@plt+0x9b44>
   1f95c:	mov	r7, #0
   1f960:	b	1f898 <ftello64@plt+0xe3b4>
   1f964:	cmp	r7, #0
   1f968:	ldr	r8, [sp, #4]
   1f96c:	beq	1f984 <ftello64@plt+0xe4a0>
   1f970:	add	r0, sp, #12
   1f974:	mov	r2, r7
   1f978:	mov	r1, #1
   1f97c:	mov	r3, #0
   1f980:	bl	1b028 <ftello64@plt+0x9b44>
   1f984:	ldr	r0, [sp, #8]
   1f988:	movw	r1, #34064	; 0x8510
   1f98c:	movt	r1, #3
   1f990:	ldrd	r2, [r0, #16]
   1f994:	ldrd	r4, [r1]
   1f998:	ldrh	lr, [r0, #32]
   1f99c:	ldrh	ip, [r0, #34]	; 0x22
   1f9a0:	adds	r2, r2, r4
   1f9a4:	add	r6, lr, #30
   1f9a8:	adc	r3, r3, r5
   1f9ac:	add	r6, r6, ip
   1f9b0:	adds	r2, r2, r6
   1f9b4:	adc	r3, r3, r6, asr #31
   1f9b8:	cmp	ip, #0
   1f9bc:	strd	r2, [r1]
   1f9c0:	bne	1fa34 <ftello64@plt+0xe550>
   1f9c4:	cmp	lr, #0
   1f9c8:	bne	1fa0c <ftello64@plt+0xe528>
   1f9cc:	ldr	r3, [r0, #88]	; 0x58
   1f9d0:	cmp	r3, #0
   1f9d4:	beq	1f9e4 <ftello64@plt+0xe500>
   1f9d8:	mov	r0, r3
   1f9dc:	bl	111f0 <free@plt>
   1f9e0:	ldr	r0, [sp, #8]
   1f9e4:	bl	111f0 <free@plt>
   1f9e8:	mov	r0, #0
   1f9ec:	b	1f7cc <ftello64@plt+0xe2e8>
   1f9f0:	ldr	r0, [fp]
   1f9f4:	ldr	r8, [sp, #4]
   1f9f8:	bl	11208 <ferror@plt>
   1f9fc:	cmp	r0, #0
   1fa00:	moveq	r0, #2
   1fa04:	movne	r0, #11
   1fa08:	b	1f7cc <ftello64@plt+0xe2e8>
   1fa0c:	ldr	r0, [r0, #76]	; 0x4c
   1fa10:	bl	111f0 <free@plt>
   1fa14:	ldr	r0, [sp, #8]
   1fa18:	ldrh	r3, [r0, #32]
   1fa1c:	cmp	r3, #0
   1fa20:	beq	1f9cc <ftello64@plt+0xe4e8>
   1fa24:	ldr	r0, [r0, #60]	; 0x3c
   1fa28:	bl	111f0 <free@plt>
   1fa2c:	ldr	r0, [sp, #8]
   1fa30:	b	1f9cc <ftello64@plt+0xe4e8>
   1fa34:	ldr	r0, [r0, #64]	; 0x40
   1fa38:	bl	111f0 <free@plt>
   1fa3c:	ldr	r0, [sp, #8]
   1fa40:	ldrh	lr, [r0, #32]
   1fa44:	b	1f9c4 <ftello64@plt+0xe4e0>
   1fa48:	bl	11250 <__stack_chk_fail@plt>
   1fa4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fa50:	movw	r7, #21616	; 0x5470
   1fa54:	movt	r7, #3
   1fa58:	sub	sp, sp, #1040	; 0x410
   1fa5c:	movw	r3, #28108	; 0x6dcc
   1fa60:	movt	r3, #3
   1fa64:	ldr	r2, [r7]
   1fa68:	sub	sp, sp, #12
   1fa6c:	mov	r9, r0
   1fa70:	ldr	r0, [r3]
   1fa74:	mov	r5, r1
   1fa78:	str	r2, [sp, #1044]	; 0x414
   1fa7c:	bl	114e4 <ftello64@plt>
   1fa80:	mvn	r2, #0
   1fa84:	mvn	r3, #0
   1fa88:	cmp	r1, r3
   1fa8c:	cmpeq	r0, r2
   1fa90:	strd	r0, [sp, #8]
   1fa94:	moveq	r0, #10
   1fa98:	bne	1fab8 <ftello64@plt+0xe5d4>
   1fa9c:	ldr	r2, [sp, #1044]	; 0x414
   1faa0:	ldr	r3, [r7]
   1faa4:	cmp	r2, r3
   1faa8:	bne	1fecc <ftello64@plt+0xe9e8>
   1faac:	add	sp, sp, #1040	; 0x410
   1fab0:	add	sp, sp, #12
   1fab4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fab8:	mov	r1, r9
   1fabc:	add	r0, sp, #16
   1fac0:	bl	12f0c <ftello64@plt+0x1a28>
   1fac4:	ldrd	r2, [sp, #8]
   1fac8:	movw	r4, #28392	; 0x6ee8
   1facc:	movt	r4, #3
   1fad0:	movw	r1, #22136	; 0x5678
   1fad4:	movw	r0, #30864	; 0x7890
   1fad8:	strd	r2, [r9, #48]	; 0x30
   1fadc:	mov	r3, #0
   1fae0:	str	r3, [r9, #40]	; 0x28
   1fae4:	movt	r1, #4660	; 0x1234
   1fae8:	ldrb	r2, [r5]
   1faec:	movw	r3, #26505	; 0x6789
   1faf0:	movt	r0, #13398	; 0x3456
   1faf4:	movt	r3, #9029	; 0x2345
   1faf8:	cmp	r2, #0
   1fafc:	stm	r4, {r1, r3}
   1fb00:	str	r0, [r4, #8]
   1fb04:	beq	1fb64 <ftello64@plt+0xe680>
   1fb08:	movw	ip, #28408	; 0x6ef8
   1fb0c:	movt	ip, #3
   1fb10:	ldr	ip, [ip]
   1fb14:	eor	lr, r1, r2
   1fb18:	ldrb	r2, [r5, #1]!
   1fb1c:	uxtb	lr, lr
   1fb20:	cmp	r2, #0
   1fb24:	ldr	lr, [ip, lr, lsl #2]
   1fb28:	eor	r1, lr, r1, lsr #8
   1fb2c:	uxtab	r3, r3, r1
   1fb30:	add	lr, r3, r3, lsl #8
   1fb34:	add	lr, r3, lr, lsl #4
   1fb38:	add	lr, r3, lr, lsl #5
   1fb3c:	add	lr, r3, lr, lsl #8
   1fb40:	add	r3, r3, lr, lsl #2
   1fb44:	add	r3, r3, #1
   1fb48:	eor	lr, r0, r3, lsr #24
   1fb4c:	uxtb	lr, lr
   1fb50:	ldr	lr, [ip, lr, lsl #2]
   1fb54:	eor	r0, lr, r0, lsr #8
   1fb58:	bne	1fb14 <ftello64@plt+0xe630>
   1fb5c:	stm	r4, {r1, r3}
   1fb60:	str	r0, [r4, #8]
   1fb64:	movw	r8, #28104	; 0x6dc8
   1fb68:	movw	sl, #28408	; 0x6ef8
   1fb6c:	movt	r8, #3
   1fb70:	movt	sl, #3
   1fb74:	mov	r6, #12
   1fb78:	ldr	r0, [r8]
   1fb7c:	movw	r5, #28104	; 0x6dc8
   1fb80:	bl	11238 <_IO_getc@plt>
   1fb84:	movt	r5, #3
   1fb88:	cmn	r0, #1
   1fb8c:	beq	1fda8 <ftello64@plt+0xe8c4>
   1fb90:	ldr	r2, [r4, #8]
   1fb94:	subs	r6, r6, #1
   1fb98:	ldr	ip, [r4]
   1fb9c:	movw	r5, #28408	; 0x6ef8
   1fba0:	ldr	r1, [sl]
   1fba4:	movt	r5, #3
   1fba8:	uxth	r3, r2
   1fbac:	orr	r3, r3, #2
   1fbb0:	eor	lr, r3, #1
   1fbb4:	mul	r3, r3, lr
   1fbb8:	ldr	lr, [r4, #4]
   1fbbc:	ubfx	r3, r3, #8, #8
   1fbc0:	eor	r0, r0, r3
   1fbc4:	eor	r3, r0, ip
   1fbc8:	uxtb	r3, r3
   1fbcc:	ldr	r3, [r1, r3, lsl #2]
   1fbd0:	eor	r3, r3, ip, lsr #8
   1fbd4:	str	r3, [r4]
   1fbd8:	uxtab	r3, lr, r3
   1fbdc:	add	ip, r3, r3, lsl #8
   1fbe0:	add	ip, r3, ip, lsl #4
   1fbe4:	add	ip, r3, ip, lsl #5
   1fbe8:	add	ip, r3, ip, lsl #8
   1fbec:	add	r3, r3, ip, lsl #2
   1fbf0:	add	r3, r3, #1
   1fbf4:	str	r3, [r4, #4]
   1fbf8:	eor	r3, r2, r3, lsr #24
   1fbfc:	uxtb	r3, r3
   1fc00:	ldr	r3, [r1, r3, lsl #2]
   1fc04:	eor	r2, r3, r2, lsr #8
   1fc08:	str	r2, [r4, #8]
   1fc0c:	bne	1fb78 <ftello64@plt+0xe694>
   1fc10:	ldrh	r3, [r9, #4]
   1fc14:	uxth	r0, r0
   1fc18:	tst	r3, #8
   1fc1c:	ldrhne	r2, [r9, #8]
   1fc20:	ldrbeq	r2, [r9, #15]
   1fc24:	lsrne	r2, r2, #8
   1fc28:	cmp	r0, r2
   1fc2c:	beq	1fc6c <ftello64@plt+0xe788>
   1fc30:	mov	r1, #0
   1fc34:	ldr	r0, [r8]
   1fc38:	ldrd	r2, [sp, #8]
   1fc3c:	movw	r4, #28104	; 0x6dc8
   1fc40:	str	r1, [sp]
   1fc44:	movt	r4, #3
   1fc48:	bl	1140c <fseeko64@plt>
   1fc4c:	cmp	r0, #0
   1fc50:	beq	1fdc0 <ftello64@plt+0xe8dc>
   1fc54:	ldr	r0, [r4]
   1fc58:	bl	11208 <ferror@plt>
   1fc5c:	cmp	r0, #0
   1fc60:	bne	1fdb8 <ftello64@plt+0xe8d4>
   1fc64:	mov	r0, #2
   1fc68:	b	1fa9c <ftello64@plt+0xe5b8>
   1fc6c:	ldr	ip, [sp, #16]
   1fc70:	movw	lr, #65526	; 0xfff6
   1fc74:	and	r6, r3, lr
   1fc78:	ldrd	r2, [r9, #16]
   1fc7c:	mov	r1, #0
   1fc80:	ldrh	sl, [ip, #46]	; 0x2e
   1fc84:	subs	r2, r2, #12
   1fc88:	sbc	r3, r3, #0
   1fc8c:	mov	r0, ip
   1fc90:	strd	r2, [r9, #16]
   1fc94:	and	lr, sl, lr
   1fc98:	strd	r2, [ip, #16]
   1fc9c:	strh	r6, [r9, #4]
   1fca0:	strh	lr, [ip, #46]	; 0x2e
   1fca4:	strh	r6, [ip, #4]
   1fca8:	strh	lr, [r9, #46]	; 0x2e
   1fcac:	bl	159b8 <ftello64@plt+0x44d4>
   1fcb0:	cmp	r0, #0
   1fcb4:	bne	1fa9c <ftello64@plt+0xe5b8>
   1fcb8:	ldrd	sl, [r9, #16]
   1fcbc:	orrs	r3, sl, fp
   1fcc0:	beq	1fe08 <ftello64@plt+0xe924>
   1fcc4:	add	ip, sp, #20
   1fcc8:	str	r7, [sp, #8]
   1fccc:	mov	r6, r0
   1fcd0:	mov	r7, ip
   1fcd4:	b	1fce8 <ftello64@plt+0xe804>
   1fcd8:	subs	sl, sl, #1
   1fcdc:	sbc	fp, fp, #0
   1fce0:	orrs	r3, sl, fp
   1fce4:	beq	1fde8 <ftello64@plt+0xe904>
   1fce8:	ldr	r0, [r8]
   1fcec:	movw	r9, #28104	; 0x6dc8
   1fcf0:	bl	11238 <_IO_getc@plt>
   1fcf4:	movt	r9, #3
   1fcf8:	cmn	r0, #1
   1fcfc:	beq	1fe78 <ftello64@plt+0xe994>
   1fd00:	ldr	r3, [r4, #8]
   1fd04:	add	r2, sp, #1040	; 0x410
   1fd08:	ldr	r1, [r4]
   1fd0c:	add	r2, r2, #8
   1fd10:	add	lr, r2, r6
   1fd14:	ldr	r2, [r5]
   1fd18:	uxth	ip, r3
   1fd1c:	add	r6, r6, #1
   1fd20:	orr	ip, ip, #2
   1fd24:	cmp	r6, #1024	; 0x400
   1fd28:	eor	r9, ip, #1
   1fd2c:	mul	ip, ip, r9
   1fd30:	ldr	r9, [r4, #4]
   1fd34:	ubfx	ip, ip, #8, #8
   1fd38:	eor	r0, r0, ip
   1fd3c:	eor	ip, r0, r1
   1fd40:	uxtb	ip, ip
   1fd44:	ldr	ip, [r2, ip, lsl #2]
   1fd48:	eor	r1, ip, r1, lsr #8
   1fd4c:	str	r1, [r4]
   1fd50:	uxtab	r9, r9, r1
   1fd54:	add	r1, r9, r9, lsl #8
   1fd58:	add	r1, r9, r1, lsl #4
   1fd5c:	add	r1, r9, r1, lsl #5
   1fd60:	add	r1, r9, r1, lsl #8
   1fd64:	add	r9, r9, r1, lsl #2
   1fd68:	add	r9, r9, #1
   1fd6c:	str	r9, [r4, #4]
   1fd70:	eor	r9, r3, r9, lsr #24
   1fd74:	uxtb	r9, r9
   1fd78:	ldr	r2, [r2, r9, lsl #2]
   1fd7c:	strb	r0, [lr, #-1028]	; 0xfffffbfc
   1fd80:	eor	r3, r2, r3, lsr #8
   1fd84:	str	r3, [r4, #8]
   1fd88:	blt	1fcd8 <ftello64@plt+0xe7f4>
   1fd8c:	mov	r2, r6
   1fd90:	mov	r0, r7
   1fd94:	mov	r1, #1
   1fd98:	mov	r3, #0
   1fd9c:	bl	1b028 <ftello64@plt+0x9b44>
   1fda0:	mov	r6, #0
   1fda4:	b	1fcd8 <ftello64@plt+0xe7f4>
   1fda8:	ldr	r0, [r5]
   1fdac:	bl	11208 <ferror@plt>
   1fdb0:	cmp	r0, #0
   1fdb4:	beq	1fc64 <ftello64@plt+0xe780>
   1fdb8:	mov	r0, #11
   1fdbc:	b	1fa9c <ftello64@plt+0xe5b8>
   1fdc0:	mov	r0, r9
   1fdc4:	bl	18a54 <ftello64@plt+0x7570>
   1fdc8:	cmp	r0, #0
   1fdcc:	mvneq	r0, #0
   1fdd0:	beq	1fa9c <ftello64@plt+0xe5b8>
   1fdd4:	movw	r1, #4324	; 0x10e4
   1fdd8:	movt	r1, #2
   1fddc:	bl	12268 <ftello64@plt+0xd84>
   1fde0:	mvn	r0, #0
   1fde4:	b	1fa9c <ftello64@plt+0xe5b8>
   1fde8:	cmp	r6, #0
   1fdec:	ldr	r7, [sp, #8]
   1fdf0:	beq	1fe08 <ftello64@plt+0xe924>
   1fdf4:	add	r0, sp, #20
   1fdf8:	mov	r2, r6
   1fdfc:	mov	r1, #1
   1fe00:	mov	r3, #0
   1fe04:	bl	1b028 <ftello64@plt+0x9b44>
   1fe08:	ldr	lr, [sp, #16]
   1fe0c:	movw	ip, #34064	; 0x8510
   1fe10:	movt	ip, #3
   1fe14:	ldrd	r2, [lr, #16]
   1fe18:	ldrd	r0, [ip]
   1fe1c:	ldrh	r5, [lr, #32]
   1fe20:	ldrh	r4, [lr, #34]	; 0x22
   1fe24:	adds	r2, r2, r0
   1fe28:	add	r6, r5, #30
   1fe2c:	adc	r3, r3, r1
   1fe30:	add	r6, r6, r4
   1fe34:	adds	r2, r2, r6
   1fe38:	adc	r3, r3, r6, asr #31
   1fe3c:	cmp	r4, #0
   1fe40:	strd	r2, [ip]
   1fe44:	moveq	r0, lr
   1fe48:	bne	1fe90 <ftello64@plt+0xe9ac>
   1fe4c:	cmp	r5, #0
   1fe50:	bne	1fea4 <ftello64@plt+0xe9c0>
   1fe54:	ldr	r3, [r0, #88]	; 0x58
   1fe58:	cmp	r3, #0
   1fe5c:	beq	1fe6c <ftello64@plt+0xe988>
   1fe60:	mov	r0, r3
   1fe64:	bl	111f0 <free@plt>
   1fe68:	ldr	r0, [sp, #16]
   1fe6c:	bl	111f0 <free@plt>
   1fe70:	mov	r0, #0
   1fe74:	b	1fa9c <ftello64@plt+0xe5b8>
   1fe78:	ldr	r0, [r9]
   1fe7c:	ldr	r7, [sp, #8]
   1fe80:	bl	11208 <ferror@plt>
   1fe84:	cmp	r0, #0
   1fe88:	beq	1fc64 <ftello64@plt+0xe780>
   1fe8c:	b	1fdb8 <ftello64@plt+0xe8d4>
   1fe90:	ldr	r0, [lr, #64]	; 0x40
   1fe94:	bl	111f0 <free@plt>
   1fe98:	ldr	r0, [sp, #16]
   1fe9c:	ldrh	r5, [r0, #32]
   1fea0:	b	1fe4c <ftello64@plt+0xe968>
   1fea4:	ldr	r0, [r0, #76]	; 0x4c
   1fea8:	bl	111f0 <free@plt>
   1feac:	ldr	r0, [sp, #16]
   1feb0:	ldrh	r3, [r0, #32]
   1feb4:	cmp	r3, #0
   1feb8:	beq	1fe54 <ftello64@plt+0xe970>
   1febc:	ldr	r0, [r0, #60]	; 0x3c
   1fec0:	bl	111f0 <free@plt>
   1fec4:	ldr	r0, [sp, #16]
   1fec8:	b	1fe54 <ftello64@plt+0xe970>
   1fecc:	bl	11250 <__stack_chk_fail@plt>
   1fed0:	push	{r4, r5, lr}
   1fed4:	movw	r4, #21616	; 0x5470
   1fed8:	movt	r4, #3
   1fedc:	sub	sp, sp, #68	; 0x44
   1fee0:	movw	r3, #21612	; 0x546c
   1fee4:	movt	r3, #3
   1fee8:	ldr	r2, [r4]
   1feec:	mov	r1, sp
   1fef0:	mov	r5, r0
   1fef4:	str	r0, [r3]
   1fef8:	str	r2, [sp, #60]	; 0x3c
   1fefc:	bl	114d8 <tcgetattr@plt>
   1ff00:	ldr	r3, [sp, #12]
   1ff04:	mov	r2, sp
   1ff08:	mov	r0, r5
   1ff0c:	mov	r1, #2
   1ff10:	bic	r3, r3, #8
   1ff14:	str	r3, [sp, #12]
   1ff18:	bl	112bc <tcsetattr@plt>
   1ff1c:	ldr	r2, [sp, #60]	; 0x3c
   1ff20:	ldr	r3, [r4]
   1ff24:	cmp	r2, r3
   1ff28:	bne	1ff34 <ftello64@plt+0xea50>
   1ff2c:	add	sp, sp, #68	; 0x44
   1ff30:	pop	{r4, r5, pc}
   1ff34:	bl	11250 <__stack_chk_fail@plt>
   1ff38:	push	{r4, r5, r6, lr}
   1ff3c:	movw	r5, #21612	; 0x546c
   1ff40:	movt	r5, #3
   1ff44:	movw	r4, #21616	; 0x5470
   1ff48:	movt	r4, #3
   1ff4c:	sub	sp, sp, #64	; 0x40
   1ff50:	ldr	r6, [r5]
   1ff54:	ldr	r3, [r4]
   1ff58:	cmn	r6, #1
   1ff5c:	str	r3, [sp, #60]	; 0x3c
   1ff60:	beq	1ff94 <ftello64@plt+0xeab0>
   1ff64:	mov	r1, sp
   1ff68:	mov	r0, r6
   1ff6c:	bl	114d8 <tcgetattr@plt>
   1ff70:	ldr	r3, [sp, #12]
   1ff74:	mov	r2, sp
   1ff78:	mov	r0, r6
   1ff7c:	mov	r1, #2
   1ff80:	orr	r3, r3, #8
   1ff84:	str	r3, [sp, #12]
   1ff88:	bl	112bc <tcsetattr@plt>
   1ff8c:	mvn	r3, #0
   1ff90:	str	r3, [r5]
   1ff94:	ldr	r2, [sp, #60]	; 0x3c
   1ff98:	ldr	r3, [r4]
   1ff9c:	cmp	r2, r3
   1ffa0:	bne	1ffac <ftello64@plt+0xeac8>
   1ffa4:	add	sp, sp, #64	; 0x40
   1ffa8:	pop	{r4, r5, r6, pc}
   1ffac:	bl	11250 <__stack_chk_fail@plt>
   1ffb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ffb4:	movw	r3, #21616	; 0x5470
   1ffb8:	sub	sp, sp, #84	; 0x54
   1ffbc:	movt	r3, #3
   1ffc0:	mov	r9, r0
   1ffc4:	mov	r6, r1
   1ffc8:	str	r3, [sp, #4]
   1ffcc:	movw	r0, #16896	; 0x4200
   1ffd0:	ldr	r3, [r3]
   1ffd4:	mov	r1, #0
   1ffd8:	movt	r0, #2
   1ffdc:	mov	r5, r2
   1ffe0:	str	r3, [sp, #76]	; 0x4c
   1ffe4:	bl	112ec <open64@plt>
   1ffe8:	cmn	r0, #1
   1ffec:	mov	r4, r0
   1fff0:	beq	20124 <ftello64@plt+0xec40>
   1fff4:	movw	r8, #21612	; 0x546c
   1fff8:	movw	r0, #12292	; 0x3004
   1fffc:	movw	r7, #21624	; 0x5478
   20000:	movt	r8, #3
   20004:	movt	r0, #2
   20008:	movt	r7, #3
   2000c:	ldr	r1, [r7]
   20010:	mov	sl, #0
   20014:	bl	1149c <fputs@plt>
   20018:	ldr	r1, [r7]
   2001c:	mov	r0, r9
   20020:	bl	1149c <fputs@plt>
   20024:	ldr	r0, [r7]
   20028:	bl	111d8 <fflush@plt>
   2002c:	add	r1, sp, #16
   20030:	mov	r0, r4
   20034:	str	r4, [r8]
   20038:	bl	114d8 <tcgetattr@plt>
   2003c:	ldr	r2, [sp, #28]
   20040:	mov	r0, r4
   20044:	mov	r1, #2
   20048:	bic	r2, r2, #8
   2004c:	str	r2, [sp, #28]
   20050:	add	r2, sp, #16
   20054:	bl	112bc <tcsetattr@plt>
   20058:	mov	r2, #1
   2005c:	mov	r0, r4
   20060:	add	r1, sp, #8
   20064:	bl	111cc <read@plt>
   20068:	ldrb	r2, [sp, #8]
   2006c:	cmp	sl, r5
   20070:	strblt	r2, [r6, sl]
   20074:	addlt	sl, sl, #1
   20078:	cmp	r2, #10
   2007c:	bne	20058 <ftello64@plt+0xeb74>
   20080:	ldr	fp, [r8]
   20084:	cmn	fp, #1
   20088:	beq	200c4 <ftello64@plt+0xebe0>
   2008c:	add	r1, sp, #16
   20090:	mov	r0, fp
   20094:	bl	114d8 <tcgetattr@plt>
   20098:	ldr	ip, [sp, #28]
   2009c:	mov	r1, #2
   200a0:	add	r2, sp, #16
   200a4:	mov	r0, fp
   200a8:	orr	ip, ip, #8
   200ac:	str	ip, [sp, #28]
   200b0:	bl	112bc <tcsetattr@plt>
   200b4:	movw	r1, #21612	; 0x546c
   200b8:	movt	r1, #3
   200bc:	mvn	r2, #0
   200c0:	str	r2, [r1]
   200c4:	ldr	r1, [r7]
   200c8:	mov	r0, #10
   200cc:	bl	1128c <_IO_putc@plt>
   200d0:	ldr	r0, [r7]
   200d4:	bl	111d8 <fflush@plt>
   200d8:	sub	r3, sl, #1
   200dc:	add	r2, r6, r3
   200e0:	ldrb	r3, [r6, r3]
   200e4:	cmp	r3, #10
   200e8:	movwne	r0, #16908	; 0x420c
   200ec:	movtne	r0, #2
   200f0:	bne	2000c <ftello64@plt+0xeb28>
   200f4:	mov	r3, #0
   200f8:	mov	r0, r4
   200fc:	strb	r3, [r2]
   20100:	bl	114c0 <close@plt>
   20104:	mov	r0, r6
   20108:	ldr	r1, [sp, #4]
   2010c:	ldr	r2, [sp, #76]	; 0x4c
   20110:	ldr	r3, [r1]
   20114:	cmp	r2, r3
   20118:	bne	2012c <ftello64@plt+0xec48>
   2011c:	add	sp, sp, #84	; 0x54
   20120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20124:	mov	r0, #0
   20128:	b	20108 <ftello64@plt+0xec24>
   2012c:	bl	11250 <__stack_chk_fail@plt>
   20130:	cmp	r3, #0
   20134:	cmpeq	r2, #0
   20138:	bne	20150 <ftello64@plt+0xec6c>
   2013c:	cmp	r1, #0
   20140:	cmpeq	r0, #0
   20144:	mvnne	r1, #0
   20148:	mvnne	r0, #0
   2014c:	b	2016c <ftello64@plt+0xec88>
   20150:	sub	sp, sp, #8
   20154:	push	{sp, lr}
   20158:	bl	201b8 <ftello64@plt+0xecd4>
   2015c:	ldr	lr, [sp, #4]
   20160:	add	sp, sp, #8
   20164:	pop	{r2, r3}
   20168:	bx	lr
   2016c:	push	{r1, lr}
   20170:	mov	r0, #8
   20174:	bl	11190 <raise@plt>
   20178:	pop	{r1, pc}
   2017c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20180:	mov	r8, r2
   20184:	mov	r6, r0
   20188:	mov	r7, r1
   2018c:	mov	sl, r3
   20190:	ldr	r9, [sp, #32]
   20194:	bl	201f4 <ftello64@plt+0xed10>
   20198:	umull	r4, r5, r8, r0
   2019c:	mul	r8, r8, r1
   201a0:	mla	r2, r0, sl, r8
   201a4:	add	r5, r2, r5
   201a8:	subs	r4, r6, r4
   201ac:	sbc	r5, r7, r5
   201b0:	strd	r4, [r9]
   201b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   201b8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   201bc:	mov	r8, r2
   201c0:	mov	r6, r0
   201c4:	mov	r7, r1
   201c8:	mov	r5, r3
   201cc:	ldr	r9, [sp, #32]
   201d0:	bl	20680 <ftello64@plt+0xf19c>
   201d4:	mul	r3, r0, r5
   201d8:	umull	r4, r5, r0, r8
   201dc:	mla	r8, r8, r1, r3
   201e0:	add	r5, r8, r5
   201e4:	subs	r4, r6, r4
   201e8:	sbc	r5, r7, r5
   201ec:	strd	r4, [r9]
   201f0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   201f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   201f8:	rsbs	r4, r0, #0
   201fc:	rsc	r5, r1, #0
   20200:	cmp	r1, #0
   20204:	mvn	r6, #0
   20208:	sub	sp, sp, #12
   2020c:	movge	r4, r0
   20210:	movge	r5, r1
   20214:	movge	r6, #0
   20218:	cmp	r3, #0
   2021c:	blt	20454 <ftello64@plt+0xef70>
   20220:	cmp	r3, #0
   20224:	mov	sl, r4
   20228:	mov	ip, r5
   2022c:	mov	r0, r2
   20230:	mov	r1, r3
   20234:	mov	r8, r2
   20238:	mov	r7, r4
   2023c:	mov	r9, r5
   20240:	bne	20338 <ftello64@plt+0xee54>
   20244:	cmp	r2, r5
   20248:	bls	20374 <ftello64@plt+0xee90>
   2024c:	clz	r3, r2
   20250:	cmp	r3, #0
   20254:	rsbne	r2, r3, #32
   20258:	lslne	r8, r0, r3
   2025c:	lsrne	r2, r4, r2
   20260:	lslne	r7, r4, r3
   20264:	orrne	r9, r2, r5, lsl r3
   20268:	lsr	r4, r8, #16
   2026c:	uxth	sl, r8
   20270:	mov	r1, r4
   20274:	mov	r0, r9
   20278:	bl	20ab0 <ftello64@plt+0xf5cc>
   2027c:	mov	r1, r4
   20280:	mov	fp, r0
   20284:	mov	r0, r9
   20288:	bl	20c9c <ftello64@plt+0xf7b8>
   2028c:	mul	r0, sl, fp
   20290:	lsr	r2, r7, #16
   20294:	orr	r1, r2, r1, lsl #16
   20298:	cmp	r0, r1
   2029c:	bls	202c0 <ftello64@plt+0xeddc>
   202a0:	adds	r1, r1, r8
   202a4:	sub	r3, fp, #1
   202a8:	bcs	202bc <ftello64@plt+0xedd8>
   202ac:	cmp	r0, r1
   202b0:	subhi	fp, fp, #2
   202b4:	addhi	r1, r1, r8
   202b8:	bhi	202c0 <ftello64@plt+0xeddc>
   202bc:	mov	fp, r3
   202c0:	rsb	r9, r0, r1
   202c4:	mov	r1, r4
   202c8:	uxth	r7, r7
   202cc:	mov	r0, r9
   202d0:	bl	20ab0 <ftello64@plt+0xf5cc>
   202d4:	mov	r1, r4
   202d8:	mov	r5, r0
   202dc:	mov	r0, r9
   202e0:	bl	20c9c <ftello64@plt+0xf7b8>
   202e4:	mul	sl, sl, r5
   202e8:	orr	r1, r7, r1, lsl #16
   202ec:	cmp	sl, r1
   202f0:	bls	20310 <ftello64@plt+0xee2c>
   202f4:	adds	r8, r1, r8
   202f8:	sub	r3, r5, #1
   202fc:	bcs	2030c <ftello64@plt+0xee28>
   20300:	cmp	sl, r8
   20304:	subhi	r5, r5, #2
   20308:	bhi	20310 <ftello64@plt+0xee2c>
   2030c:	mov	r5, r3
   20310:	orr	r3, r5, fp, lsl #16
   20314:	mov	r4, #0
   20318:	cmp	r6, #0
   2031c:	mov	r0, r3
   20320:	mov	r1, r4
   20324:	beq	20330 <ftello64@plt+0xee4c>
   20328:	rsbs	r0, r0, #0
   2032c:	rsc	r1, r1, #0
   20330:	add	sp, sp, #12
   20334:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20338:	cmp	r3, r5
   2033c:	movhi	r4, #0
   20340:	movhi	r3, r4
   20344:	bhi	20318 <ftello64@plt+0xee34>
   20348:	clz	r5, r1
   2034c:	cmp	r5, #0
   20350:	bne	20540 <ftello64@plt+0xf05c>
   20354:	cmp	r1, ip
   20358:	cmpcs	r2, sl
   2035c:	movhi	r4, #0
   20360:	movls	r4, #1
   20364:	movls	r3, #1
   20368:	movls	r4, r5
   2036c:	movhi	r3, r4
   20370:	b	20318 <ftello64@plt+0xee34>
   20374:	cmp	r2, #0
   20378:	bne	2038c <ftello64@plt+0xeea8>
   2037c:	mov	r1, r2
   20380:	mov	r0, #1
   20384:	bl	20ab0 <ftello64@plt+0xf5cc>
   20388:	mov	r8, r0
   2038c:	clz	r3, r8
   20390:	cmp	r3, #0
   20394:	bne	20464 <ftello64@plt+0xef80>
   20398:	rsb	r9, r8, r9
   2039c:	lsr	r5, r8, #16
   203a0:	uxth	sl, r8
   203a4:	mov	r4, #1
   203a8:	mov	r1, r5
   203ac:	mov	r0, r9
   203b0:	bl	20ab0 <ftello64@plt+0xf5cc>
   203b4:	mov	r1, r5
   203b8:	mov	fp, r0
   203bc:	mov	r0, r9
   203c0:	bl	20c9c <ftello64@plt+0xf7b8>
   203c4:	mul	r0, sl, fp
   203c8:	lsr	r2, r7, #16
   203cc:	orr	r1, r2, r1, lsl #16
   203d0:	cmp	r0, r1
   203d4:	bls	203f4 <ftello64@plt+0xef10>
   203d8:	adds	r1, r1, r8
   203dc:	sub	r3, fp, #1
   203e0:	bcs	20660 <ftello64@plt+0xf17c>
   203e4:	cmp	r0, r1
   203e8:	subhi	fp, fp, #2
   203ec:	addhi	r1, r1, r8
   203f0:	bls	20660 <ftello64@plt+0xf17c>
   203f4:	rsb	r2, r0, r1
   203f8:	mov	r1, r5
   203fc:	str	r2, [sp]
   20400:	uxth	r7, r7
   20404:	mov	r0, r2
   20408:	bl	20ab0 <ftello64@plt+0xf5cc>
   2040c:	ldr	r2, [sp]
   20410:	mov	r1, r5
   20414:	mov	r9, r0
   20418:	mov	r0, r2
   2041c:	bl	20c9c <ftello64@plt+0xf7b8>
   20420:	mul	sl, sl, r9
   20424:	orr	r1, r7, r1, lsl #16
   20428:	cmp	sl, r1
   2042c:	bls	2044c <ftello64@plt+0xef68>
   20430:	adds	r8, r1, r8
   20434:	sub	r3, r9, #1
   20438:	bcs	20448 <ftello64@plt+0xef64>
   2043c:	cmp	sl, r8
   20440:	subhi	r9, r9, #2
   20444:	bhi	2044c <ftello64@plt+0xef68>
   20448:	mov	r9, r3
   2044c:	orr	r3, r9, fp, lsl #16
   20450:	b	20318 <ftello64@plt+0xee34>
   20454:	mvn	r6, r6
   20458:	rsbs	r2, r2, #0
   2045c:	rsc	r3, r3, #0
   20460:	b	20220 <ftello64@plt+0xed3c>
   20464:	lsl	r8, r8, r3
   20468:	rsb	fp, r3, #32
   2046c:	lsr	r4, r9, fp
   20470:	lsr	fp, r7, fp
   20474:	lsr	r5, r8, #16
   20478:	orr	fp, fp, r9, lsl r3
   2047c:	mov	r0, r4
   20480:	lsl	r7, r7, r3
   20484:	mov	r1, r5
   20488:	uxth	sl, r8
   2048c:	bl	20ab0 <ftello64@plt+0xf5cc>
   20490:	mov	r1, r5
   20494:	mov	r3, r0
   20498:	mov	r0, r4
   2049c:	str	r3, [sp]
   204a0:	bl	20c9c <ftello64@plt+0xf7b8>
   204a4:	ldr	r3, [sp]
   204a8:	lsr	r2, fp, #16
   204ac:	mul	r0, sl, r3
   204b0:	orr	r1, r2, r1, lsl #16
   204b4:	cmp	r0, r1
   204b8:	bls	204d8 <ftello64@plt+0xeff4>
   204bc:	adds	r1, r1, r8
   204c0:	sub	r2, r3, #1
   204c4:	bcs	20678 <ftello64@plt+0xf194>
   204c8:	cmp	r0, r1
   204cc:	subhi	r3, r3, #2
   204d0:	addhi	r1, r1, r8
   204d4:	bls	20678 <ftello64@plt+0xf194>
   204d8:	rsb	r9, r0, r1
   204dc:	mov	r1, r5
   204e0:	str	r3, [sp]
   204e4:	uxth	fp, fp
   204e8:	mov	r0, r9
   204ec:	bl	20ab0 <ftello64@plt+0xf5cc>
   204f0:	mov	r1, r5
   204f4:	mov	r4, r0
   204f8:	mov	r0, r9
   204fc:	bl	20c9c <ftello64@plt+0xf7b8>
   20500:	mul	r9, sl, r4
   20504:	ldr	r3, [sp]
   20508:	orr	r1, fp, r1, lsl #16
   2050c:	cmp	r9, r1
   20510:	bls	20534 <ftello64@plt+0xf050>
   20514:	adds	r1, r1, r8
   20518:	sub	r2, r4, #1
   2051c:	bcs	20530 <ftello64@plt+0xf04c>
   20520:	cmp	r9, r1
   20524:	subhi	r4, r4, #2
   20528:	addhi	r1, r1, r8
   2052c:	bhi	20534 <ftello64@plt+0xf050>
   20530:	mov	r4, r2
   20534:	rsb	r9, r9, r1
   20538:	orr	r4, r4, r3, lsl #16
   2053c:	b	203a8 <ftello64@plt+0xeec4>
   20540:	rsb	sl, r5, #32
   20544:	lsl	r3, r2, r5
   20548:	lsr	r0, r2, sl
   2054c:	lsr	r2, ip, sl
   20550:	orr	r4, r0, r1, lsl r5
   20554:	lsr	sl, r7, sl
   20558:	mov	r0, r2
   2055c:	orr	sl, sl, ip, lsl r5
   20560:	lsr	r9, r4, #16
   20564:	str	r3, [sp, #4]
   20568:	str	r2, [sp]
   2056c:	uxth	fp, r4
   20570:	mov	r1, r9
   20574:	bl	20ab0 <ftello64@plt+0xf5cc>
   20578:	ldr	r2, [sp]
   2057c:	mov	r1, r9
   20580:	mov	r8, r0
   20584:	mov	r0, r2
   20588:	bl	20c9c <ftello64@plt+0xf7b8>
   2058c:	mul	r0, fp, r8
   20590:	lsr	r2, sl, #16
   20594:	orr	r1, r2, r1, lsl #16
   20598:	cmp	r0, r1
   2059c:	bls	205bc <ftello64@plt+0xf0d8>
   205a0:	adds	r1, r1, r4
   205a4:	sub	r2, r8, #1
   205a8:	bcs	20670 <ftello64@plt+0xf18c>
   205ac:	cmp	r0, r1
   205b0:	subhi	r8, r8, #2
   205b4:	addhi	r1, r1, r4
   205b8:	bls	20670 <ftello64@plt+0xf18c>
   205bc:	rsb	ip, r0, r1
   205c0:	mov	r1, r9
   205c4:	str	ip, [sp]
   205c8:	mov	r0, ip
   205cc:	bl	20ab0 <ftello64@plt+0xf5cc>
   205d0:	ldr	ip, [sp]
   205d4:	mov	r1, r9
   205d8:	mov	r2, r0
   205dc:	mov	r0, ip
   205e0:	str	r2, [sp]
   205e4:	bl	20c9c <ftello64@plt+0xf7b8>
   205e8:	ldr	r2, [sp]
   205ec:	uxth	ip, sl
   205f0:	mul	fp, fp, r2
   205f4:	orr	ip, ip, r1, lsl #16
   205f8:	cmp	fp, ip
   205fc:	bls	2061c <ftello64@plt+0xf138>
   20600:	adds	ip, ip, r4
   20604:	sub	r1, r2, #1
   20608:	bcs	20668 <ftello64@plt+0xf184>
   2060c:	cmp	fp, ip
   20610:	subhi	r2, r2, #2
   20614:	addhi	ip, ip, r4
   20618:	bls	20668 <ftello64@plt+0xf184>
   2061c:	ldr	r0, [sp, #4]
   20620:	orr	r1, r2, r8, lsl #16
   20624:	rsb	fp, fp, ip
   20628:	umull	r2, r3, r1, r0
   2062c:	cmp	fp, r3
   20630:	bcc	20654 <ftello64@plt+0xf170>
   20634:	movne	r4, #0
   20638:	moveq	r4, #1
   2063c:	cmp	r2, r7, lsl r5
   20640:	movls	r4, #0
   20644:	andhi	r4, r4, #1
   20648:	cmp	r4, #0
   2064c:	moveq	r3, r1
   20650:	beq	20318 <ftello64@plt+0xee34>
   20654:	sub	r3, r1, #1
   20658:	mov	r4, #0
   2065c:	b	20318 <ftello64@plt+0xee34>
   20660:	mov	fp, r3
   20664:	b	203f4 <ftello64@plt+0xef10>
   20668:	mov	r2, r1
   2066c:	b	2061c <ftello64@plt+0xf138>
   20670:	mov	r8, r2
   20674:	b	205bc <ftello64@plt+0xf0d8>
   20678:	mov	r3, r2
   2067c:	b	204d8 <ftello64@plt+0xeff4>
   20680:	cmp	r3, #0
   20684:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20688:	mov	r6, r0
   2068c:	sub	sp, sp, #12
   20690:	mov	r5, r1
   20694:	mov	r7, r0
   20698:	mov	r4, r2
   2069c:	mov	r8, r1
   206a0:	bne	20780 <ftello64@plt+0xf29c>
   206a4:	cmp	r2, r1
   206a8:	bls	207bc <ftello64@plt+0xf2d8>
   206ac:	clz	r3, r2
   206b0:	cmp	r3, #0
   206b4:	rsbne	r8, r3, #32
   206b8:	lslne	r4, r2, r3
   206bc:	lsrne	r8, r0, r8
   206c0:	lslne	r7, r0, r3
   206c4:	orrne	r8, r8, r1, lsl r3
   206c8:	lsr	r5, r4, #16
   206cc:	uxth	sl, r4
   206d0:	mov	r1, r5
   206d4:	mov	r0, r8
   206d8:	bl	20ab0 <ftello64@plt+0xf5cc>
   206dc:	mov	r1, r5
   206e0:	mov	r9, r0
   206e4:	mov	r0, r8
   206e8:	bl	20c9c <ftello64@plt+0xf7b8>
   206ec:	mul	r0, sl, r9
   206f0:	lsr	r3, r7, #16
   206f4:	orr	r1, r3, r1, lsl #16
   206f8:	cmp	r0, r1
   206fc:	bls	20720 <ftello64@plt+0xf23c>
   20700:	adds	r1, r1, r4
   20704:	sub	r2, r9, #1
   20708:	bcs	2071c <ftello64@plt+0xf238>
   2070c:	cmp	r0, r1
   20710:	subhi	r9, r9, #2
   20714:	addhi	r1, r1, r4
   20718:	bhi	20720 <ftello64@plt+0xf23c>
   2071c:	mov	r9, r2
   20720:	rsb	r8, r0, r1
   20724:	mov	r1, r5
   20728:	uxth	r7, r7
   2072c:	mov	r0, r8
   20730:	bl	20ab0 <ftello64@plt+0xf5cc>
   20734:	mov	r1, r5
   20738:	mov	r6, r0
   2073c:	mov	r0, r8
   20740:	bl	20c9c <ftello64@plt+0xf7b8>
   20744:	mul	sl, sl, r6
   20748:	orr	r1, r7, r1, lsl #16
   2074c:	cmp	sl, r1
   20750:	bls	2076c <ftello64@plt+0xf288>
   20754:	adds	r4, r1, r4
   20758:	sub	r3, r6, #1
   2075c:	bcs	20a68 <ftello64@plt+0xf584>
   20760:	cmp	sl, r4
   20764:	subhi	r6, r6, #2
   20768:	bls	20a68 <ftello64@plt+0xf584>
   2076c:	orr	r0, r6, r9, lsl #16
   20770:	mov	r6, #0
   20774:	mov	r1, r6
   20778:	add	sp, sp, #12
   2077c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20780:	cmp	r3, r1
   20784:	movhi	r6, #0
   20788:	movhi	r0, r6
   2078c:	bhi	20774 <ftello64@plt+0xf290>
   20790:	clz	r7, r3
   20794:	cmp	r7, #0
   20798:	bne	20898 <ftello64@plt+0xf3b4>
   2079c:	cmp	r3, r1
   207a0:	cmpcs	r2, r6
   207a4:	movhi	r6, #0
   207a8:	movls	r6, #1
   207ac:	movls	r0, #1
   207b0:	movls	r6, r7
   207b4:	movhi	r0, r6
   207b8:	b	20774 <ftello64@plt+0xf290>
   207bc:	cmp	r2, #0
   207c0:	bne	207d4 <ftello64@plt+0xf2f0>
   207c4:	mov	r1, r2
   207c8:	mov	r0, #1
   207cc:	bl	20ab0 <ftello64@plt+0xf5cc>
   207d0:	mov	r4, r0
   207d4:	clz	r3, r4
   207d8:	cmp	r3, #0
   207dc:	bne	20994 <ftello64@plt+0xf4b0>
   207e0:	rsb	r5, r4, r5
   207e4:	lsr	r8, r4, #16
   207e8:	uxth	sl, r4
   207ec:	mov	r6, #1
   207f0:	mov	r1, r8
   207f4:	mov	r0, r5
   207f8:	bl	20ab0 <ftello64@plt+0xf5cc>
   207fc:	mov	r1, r8
   20800:	mov	r9, r0
   20804:	mov	r0, r5
   20808:	bl	20c9c <ftello64@plt+0xf7b8>
   2080c:	mul	r0, sl, r9
   20810:	lsr	r3, r7, #16
   20814:	orr	r1, r3, r1, lsl #16
   20818:	cmp	r0, r1
   2081c:	bls	2083c <ftello64@plt+0xf358>
   20820:	adds	r1, r1, r4
   20824:	sub	r2, r9, #1
   20828:	bcs	20a70 <ftello64@plt+0xf58c>
   2082c:	cmp	r0, r1
   20830:	subhi	r9, r9, #2
   20834:	addhi	r1, r1, r4
   20838:	bls	20a70 <ftello64@plt+0xf58c>
   2083c:	rsb	fp, r0, r1
   20840:	mov	r1, r8
   20844:	uxth	r7, r7
   20848:	mov	r0, fp
   2084c:	bl	20ab0 <ftello64@plt+0xf5cc>
   20850:	mov	r1, r8
   20854:	mov	r5, r0
   20858:	mov	r0, fp
   2085c:	bl	20c9c <ftello64@plt+0xf7b8>
   20860:	mul	sl, sl, r5
   20864:	orr	r1, r7, r1, lsl #16
   20868:	cmp	sl, r1
   2086c:	bls	20888 <ftello64@plt+0xf3a4>
   20870:	adds	r4, r1, r4
   20874:	sub	r3, r5, #1
   20878:	bcs	20a78 <ftello64@plt+0xf594>
   2087c:	cmp	sl, r4
   20880:	subhi	r5, r5, #2
   20884:	bls	20a78 <ftello64@plt+0xf594>
   20888:	orr	r0, r5, r9, lsl #16
   2088c:	mov	r1, r6
   20890:	add	sp, sp, #12
   20894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20898:	rsb	r1, r7, #32
   2089c:	lsl	r0, r2, r7
   208a0:	lsr	r2, r2, r1
   208a4:	lsr	fp, r5, r1
   208a8:	orr	r8, r2, r3, lsl r7
   208ac:	lsr	r1, r6, r1
   208b0:	str	r0, [sp, #4]
   208b4:	orr	r5, r1, r5, lsl r7
   208b8:	lsr	r9, r8, #16
   208bc:	mov	r0, fp
   208c0:	uxth	sl, r8
   208c4:	mov	r1, r9
   208c8:	bl	20ab0 <ftello64@plt+0xf5cc>
   208cc:	mov	r1, r9
   208d0:	mov	r4, r0
   208d4:	mov	r0, fp
   208d8:	bl	20c9c <ftello64@plt+0xf7b8>
   208dc:	mul	r0, sl, r4
   208e0:	lsr	ip, r5, #16
   208e4:	orr	r1, ip, r1, lsl #16
   208e8:	cmp	r0, r1
   208ec:	bls	20900 <ftello64@plt+0xf41c>
   208f0:	adds	r1, r1, r8
   208f4:	sub	r2, r4, #1
   208f8:	bcc	20a94 <ftello64@plt+0xf5b0>
   208fc:	mov	r4, r2
   20900:	rsb	ip, r0, r1
   20904:	mov	r1, r9
   20908:	str	ip, [sp]
   2090c:	uxth	r5, r5
   20910:	mov	r0, ip
   20914:	bl	20ab0 <ftello64@plt+0xf5cc>
   20918:	ldr	ip, [sp]
   2091c:	mov	r1, r9
   20920:	mov	fp, r0
   20924:	mov	r0, ip
   20928:	bl	20c9c <ftello64@plt+0xf7b8>
   2092c:	mul	sl, sl, fp
   20930:	orr	r1, r5, r1, lsl #16
   20934:	cmp	sl, r1
   20938:	bls	2094c <ftello64@plt+0xf468>
   2093c:	adds	r1, r1, r8
   20940:	sub	r2, fp, #1
   20944:	bcc	20a80 <ftello64@plt+0xf59c>
   20948:	mov	fp, r2
   2094c:	ldr	r3, [sp, #4]
   20950:	orr	r0, fp, r4, lsl #16
   20954:	rsb	sl, sl, r1
   20958:	umull	r4, r5, r0, r3
   2095c:	cmp	sl, r5
   20960:	bcc	20980 <ftello64@plt+0xf49c>
   20964:	movne	r3, #0
   20968:	moveq	r3, #1
   2096c:	cmp	r4, r6, lsl r7
   20970:	movls	r6, #0
   20974:	andhi	r6, r3, #1
   20978:	cmp	r6, #0
   2097c:	beq	20774 <ftello64@plt+0xf290>
   20980:	mov	r6, #0
   20984:	sub	r0, r0, #1
   20988:	mov	r1, r6
   2098c:	add	sp, sp, #12
   20990:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20994:	lsl	r4, r4, r3
   20998:	rsb	r9, r3, #32
   2099c:	lsr	r2, r5, r9
   209a0:	lsr	r9, r6, r9
   209a4:	lsr	r8, r4, #16
   209a8:	orr	r9, r9, r5, lsl r3
   209ac:	mov	r0, r2
   209b0:	lsl	r7, r6, r3
   209b4:	mov	r1, r8
   209b8:	str	r2, [sp]
   209bc:	bl	20ab0 <ftello64@plt+0xf5cc>
   209c0:	ldr	r2, [sp]
   209c4:	mov	r1, r8
   209c8:	uxth	sl, r4
   209cc:	mov	fp, r0
   209d0:	mov	r0, r2
   209d4:	bl	20c9c <ftello64@plt+0xf7b8>
   209d8:	mul	r0, sl, fp
   209dc:	lsr	r3, r9, #16
   209e0:	orr	r1, r3, r1, lsl #16
   209e4:	cmp	r0, r1
   209e8:	bls	20a08 <ftello64@plt+0xf524>
   209ec:	adds	r1, r1, r4
   209f0:	sub	r3, fp, #1
   209f4:	bcs	20aa8 <ftello64@plt+0xf5c4>
   209f8:	cmp	r0, r1
   209fc:	subhi	fp, fp, #2
   20a00:	addhi	r1, r1, r4
   20a04:	bls	20aa8 <ftello64@plt+0xf5c4>
   20a08:	rsb	r5, r0, r1
   20a0c:	mov	r1, r8
   20a10:	uxth	r9, r9
   20a14:	mov	r0, r5
   20a18:	bl	20ab0 <ftello64@plt+0xf5cc>
   20a1c:	mov	r1, r8
   20a20:	mov	r6, r0
   20a24:	mov	r0, r5
   20a28:	bl	20c9c <ftello64@plt+0xf7b8>
   20a2c:	mul	r5, sl, r6
   20a30:	orr	r1, r9, r1, lsl #16
   20a34:	cmp	r5, r1
   20a38:	bls	20a5c <ftello64@plt+0xf578>
   20a3c:	adds	r1, r1, r4
   20a40:	sub	r3, r6, #1
   20a44:	bcs	20a58 <ftello64@plt+0xf574>
   20a48:	cmp	r5, r1
   20a4c:	subhi	r6, r6, #2
   20a50:	addhi	r1, r1, r4
   20a54:	bhi	20a5c <ftello64@plt+0xf578>
   20a58:	mov	r6, r3
   20a5c:	rsb	r5, r5, r1
   20a60:	orr	r6, r6, fp, lsl #16
   20a64:	b	207f0 <ftello64@plt+0xf30c>
   20a68:	mov	r6, r3
   20a6c:	b	2076c <ftello64@plt+0xf288>
   20a70:	mov	r9, r2
   20a74:	b	2083c <ftello64@plt+0xf358>
   20a78:	mov	r5, r3
   20a7c:	b	20888 <ftello64@plt+0xf3a4>
   20a80:	cmp	sl, r1
   20a84:	subhi	fp, fp, #2
   20a88:	addhi	r1, r1, r8
   20a8c:	bhi	2094c <ftello64@plt+0xf468>
   20a90:	b	20948 <ftello64@plt+0xf464>
   20a94:	cmp	r0, r1
   20a98:	subhi	r4, r4, #2
   20a9c:	addhi	r1, r1, r8
   20aa0:	bhi	20900 <ftello64@plt+0xf41c>
   20aa4:	b	208fc <ftello64@plt+0xf418>
   20aa8:	mov	fp, r3
   20aac:	b	20a08 <ftello64@plt+0xf524>
   20ab0:	subs	r2, r1, #1
   20ab4:	bxeq	lr
   20ab8:	bcc	20c90 <ftello64@plt+0xf7ac>
   20abc:	cmp	r0, r1
   20ac0:	bls	20c74 <ftello64@plt+0xf790>
   20ac4:	tst	r1, r2
   20ac8:	beq	20c80 <ftello64@plt+0xf79c>
   20acc:	clz	r3, r0
   20ad0:	clz	r2, r1
   20ad4:	sub	r3, r2, r3
   20ad8:	rsbs	r3, r3, #31
   20adc:	addne	r3, r3, r3, lsl #1
   20ae0:	mov	r2, #0
   20ae4:	addne	pc, pc, r3, lsl #2
   20ae8:	nop	{0}
   20aec:	cmp	r0, r1, lsl #31
   20af0:	adc	r2, r2, r2
   20af4:	subcs	r0, r0, r1, lsl #31
   20af8:	cmp	r0, r1, lsl #30
   20afc:	adc	r2, r2, r2
   20b00:	subcs	r0, r0, r1, lsl #30
   20b04:	cmp	r0, r1, lsl #29
   20b08:	adc	r2, r2, r2
   20b0c:	subcs	r0, r0, r1, lsl #29
   20b10:	cmp	r0, r1, lsl #28
   20b14:	adc	r2, r2, r2
   20b18:	subcs	r0, r0, r1, lsl #28
   20b1c:	cmp	r0, r1, lsl #27
   20b20:	adc	r2, r2, r2
   20b24:	subcs	r0, r0, r1, lsl #27
   20b28:	cmp	r0, r1, lsl #26
   20b2c:	adc	r2, r2, r2
   20b30:	subcs	r0, r0, r1, lsl #26
   20b34:	cmp	r0, r1, lsl #25
   20b38:	adc	r2, r2, r2
   20b3c:	subcs	r0, r0, r1, lsl #25
   20b40:	cmp	r0, r1, lsl #24
   20b44:	adc	r2, r2, r2
   20b48:	subcs	r0, r0, r1, lsl #24
   20b4c:	cmp	r0, r1, lsl #23
   20b50:	adc	r2, r2, r2
   20b54:	subcs	r0, r0, r1, lsl #23
   20b58:	cmp	r0, r1, lsl #22
   20b5c:	adc	r2, r2, r2
   20b60:	subcs	r0, r0, r1, lsl #22
   20b64:	cmp	r0, r1, lsl #21
   20b68:	adc	r2, r2, r2
   20b6c:	subcs	r0, r0, r1, lsl #21
   20b70:	cmp	r0, r1, lsl #20
   20b74:	adc	r2, r2, r2
   20b78:	subcs	r0, r0, r1, lsl #20
   20b7c:	cmp	r0, r1, lsl #19
   20b80:	adc	r2, r2, r2
   20b84:	subcs	r0, r0, r1, lsl #19
   20b88:	cmp	r0, r1, lsl #18
   20b8c:	adc	r2, r2, r2
   20b90:	subcs	r0, r0, r1, lsl #18
   20b94:	cmp	r0, r1, lsl #17
   20b98:	adc	r2, r2, r2
   20b9c:	subcs	r0, r0, r1, lsl #17
   20ba0:	cmp	r0, r1, lsl #16
   20ba4:	adc	r2, r2, r2
   20ba8:	subcs	r0, r0, r1, lsl #16
   20bac:	cmp	r0, r1, lsl #15
   20bb0:	adc	r2, r2, r2
   20bb4:	subcs	r0, r0, r1, lsl #15
   20bb8:	cmp	r0, r1, lsl #14
   20bbc:	adc	r2, r2, r2
   20bc0:	subcs	r0, r0, r1, lsl #14
   20bc4:	cmp	r0, r1, lsl #13
   20bc8:	adc	r2, r2, r2
   20bcc:	subcs	r0, r0, r1, lsl #13
   20bd0:	cmp	r0, r1, lsl #12
   20bd4:	adc	r2, r2, r2
   20bd8:	subcs	r0, r0, r1, lsl #12
   20bdc:	cmp	r0, r1, lsl #11
   20be0:	adc	r2, r2, r2
   20be4:	subcs	r0, r0, r1, lsl #11
   20be8:	cmp	r0, r1, lsl #10
   20bec:	adc	r2, r2, r2
   20bf0:	subcs	r0, r0, r1, lsl #10
   20bf4:	cmp	r0, r1, lsl #9
   20bf8:	adc	r2, r2, r2
   20bfc:	subcs	r0, r0, r1, lsl #9
   20c00:	cmp	r0, r1, lsl #8
   20c04:	adc	r2, r2, r2
   20c08:	subcs	r0, r0, r1, lsl #8
   20c0c:	cmp	r0, r1, lsl #7
   20c10:	adc	r2, r2, r2
   20c14:	subcs	r0, r0, r1, lsl #7
   20c18:	cmp	r0, r1, lsl #6
   20c1c:	adc	r2, r2, r2
   20c20:	subcs	r0, r0, r1, lsl #6
   20c24:	cmp	r0, r1, lsl #5
   20c28:	adc	r2, r2, r2
   20c2c:	subcs	r0, r0, r1, lsl #5
   20c30:	cmp	r0, r1, lsl #4
   20c34:	adc	r2, r2, r2
   20c38:	subcs	r0, r0, r1, lsl #4
   20c3c:	cmp	r0, r1, lsl #3
   20c40:	adc	r2, r2, r2
   20c44:	subcs	r0, r0, r1, lsl #3
   20c48:	cmp	r0, r1, lsl #2
   20c4c:	adc	r2, r2, r2
   20c50:	subcs	r0, r0, r1, lsl #2
   20c54:	cmp	r0, r1, lsl #1
   20c58:	adc	r2, r2, r2
   20c5c:	subcs	r0, r0, r1, lsl #1
   20c60:	cmp	r0, r1
   20c64:	adc	r2, r2, r2
   20c68:	subcs	r0, r0, r1
   20c6c:	mov	r0, r2
   20c70:	bx	lr
   20c74:	moveq	r0, #1
   20c78:	movne	r0, #0
   20c7c:	bx	lr
   20c80:	clz	r2, r1
   20c84:	rsb	r2, r2, #31
   20c88:	lsr	r0, r0, r2
   20c8c:	bx	lr
   20c90:	cmp	r0, #0
   20c94:	mvnne	r0, #0
   20c98:	b	2016c <ftello64@plt+0xec88>
   20c9c:	cmp	r1, #0
   20ca0:	beq	20c90 <ftello64@plt+0xf7ac>
   20ca4:	push	{r0, r1, lr}
   20ca8:	bl	20ab0 <ftello64@plt+0xf5cc>
   20cac:	pop	{r1, r2, lr}
   20cb0:	mul	r3, r2, r0
   20cb4:	sub	r1, r1, r3
   20cb8:	bx	lr
   20cbc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   20cc0:	mov	r7, r0
   20cc4:	ldr	r6, [pc, #76]	; 20d18 <ftello64@plt+0xf834>
   20cc8:	mov	r8, r1
   20ccc:	ldr	r5, [pc, #72]	; 20d1c <ftello64@plt+0xf838>
   20cd0:	mov	r9, r2
   20cd4:	add	r6, pc, r6
   20cd8:	bl	11164 <_init@@Base>
   20cdc:	add	r5, pc, r5
   20ce0:	rsb	r6, r5, r6
   20ce4:	asrs	r6, r6, #2
   20ce8:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   20cec:	sub	r5, r5, #4
   20cf0:	mov	r4, #0
   20cf4:	add	r4, r4, #1
   20cf8:	ldr	r3, [r5, #4]!
   20cfc:	mov	r0, r7
   20d00:	mov	r1, r8
   20d04:	mov	r2, r9
   20d08:	blx	r3
   20d0c:	cmp	r4, r6
   20d10:	bne	20cf4 <ftello64@plt+0xf810>
   20d14:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   20d18:	andeq	r4, r1, ip, lsl r2
   20d1c:	andeq	r4, r1, r0, lsl r2
   20d20:	bx	lr

Disassembly of section .fini:

00020d24 <_fini@@Base>:
   20d24:	push	{r3, lr}
   20d28:	pop	{r3, pc}
