#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023c17efad90 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
v0000023c18037060_0 .var "btn1", 0 0;
v0000023c18037240_0 .var "btn2", 0 0;
v0000023c18037920_0 .var "clk", 0 0;
v0000023c18036c00_0 .var/i "i", 31 0;
v0000023c18037ba0_0 .net "io_scl", 0 0, L_0000023c17ecb3e0;  1 drivers
v0000023c1803aad0_0 .net "io_sda", 0 0, L_0000023c18038c30;  1 drivers
v0000023c1803bcf0_0 .net "led", 5 0, v0000023c18037c40_0;  1 drivers
v0000023c1803adf0_0 .var "reset", 0 0;
S_0000023c17fc4070 .scope module, "TOP" "top" 2 13, 3 3 0, S_0000023c17efad90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "led";
    .port_info 2 /INOUT 1 "io_sda";
    .port_info 3 /OUTPUT 1 "io_scl";
    .port_info 4 /OUTPUT 1 "LCD_CLK";
    .port_info 5 /OUTPUT 1 "LCD_HYNC";
    .port_info 6 /OUTPUT 1 "LCD_SYNC";
    .port_info 7 /OUTPUT 1 "LCD_DEN";
    .port_info 8 /OUTPUT 5 "LCD_R";
    .port_info 9 /OUTPUT 6 "LCD_G";
    .port_info 10 /OUTPUT 5 "LCD_B";
    .port_info 11 /INPUT 1 "btn1";
    .port_info 12 /INPUT 1 "btn2";
P_0000023c17dbf3e0 .param/l "STATE_DEBOUNCE" 1 3 184, +C4<00000000000000000000000000000010>;
P_0000023c17dbf418 .param/l "STATE_INIT" 1 3 182, +C4<00000000000000000000000000000000>;
P_0000023c17dbf450 .param/l "STATE_START" 1 3 185, +C4<00000000000000000000000000000011>;
P_0000023c17dbf488 .param/l "STATE_WAITING_BUTTON" 1 3 183, +C4<00000000000000000000000000000001>;
L_0000023c17f9c760 .functor BUFZ 1, v0000023c18037920_0, C4<0>, C4<0>, C4<0>;
L_0000023c18080088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9da30 .functor XNOR 1, v0000023c18037ce0_0, L_0000023c18080088, C4<0>, C4<0>;
L_0000023c180815e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023c17f210d0 .functor XNOR 1, L_0000023c180391d0, L_0000023c180815e8, C4<0>, C4<0>;
L_0000023c18081630 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023c17f21ca0 .functor XNOR 1, L_0000023c18039a90, L_0000023c18081630, C4<0>, C4<0>;
L_0000023c18081678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023c17f20c00 .functor XNOR 1, L_0000023c18038690, L_0000023c18081678, C4<0>, C4<0>;
o0000023c17fd3bf8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000023c180354e0_0 .net "LCD_B", 4 0, o0000023c17fd3bf8;  0 drivers
o0000023c17fd3c28 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c18035580_0 .net "LCD_CLK", 0 0, o0000023c17fd3c28;  0 drivers
o0000023c17fd3c58 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c18035760_0 .net "LCD_DEN", 0 0, o0000023c17fd3c58;  0 drivers
o0000023c17fd3c88 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000023c18034680_0 .net "LCD_G", 5 0, o0000023c17fd3c88;  0 drivers
o0000023c17fd3cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c180362a0_0 .net "LCD_HYNC", 0 0, o0000023c17fd3cb8;  0 drivers
o0000023c17fd3ce8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000023c180347c0_0 .net "LCD_R", 4 0, o0000023c17fd3ce8;  0 drivers
o0000023c17fd3d18 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c18036200_0 .net "LCD_SYNC", 0 0, o0000023c17fd3d18;  0 drivers
v0000023c18035800_0 .net "PC", 31 0, L_0000023c17f9cbc0;  1 drivers
v0000023c18034220_0 .net *"_ivl_15", 0 0, L_0000023c180391d0;  1 drivers
v0000023c180344a0_0 .net/2u *"_ivl_16", 0 0, L_0000023c180815e8;  1 drivers
v0000023c18034a40_0 .net *"_ivl_18", 0 0, L_0000023c17f210d0;  1 drivers
v0000023c180360c0_0 .net/2u *"_ivl_2", 0 0, L_0000023c18080088;  1 drivers
v0000023c18034860_0 .net *"_ivl_21", 7 0, L_0000023c18039270;  1 drivers
v0000023c180358a0_0 .net *"_ivl_23", 0 0, L_0000023c18039a90;  1 drivers
v0000023c18035a80_0 .net/2u *"_ivl_24", 0 0, L_0000023c18081630;  1 drivers
v0000023c18034d60_0 .net *"_ivl_26", 0 0, L_0000023c17f21ca0;  1 drivers
v0000023c18034e00_0 .net *"_ivl_29", 7 0, L_0000023c18038870;  1 drivers
v0000023c18034ea0_0 .net *"_ivl_31", 0 0, L_0000023c18038690;  1 drivers
v0000023c18035d00_0 .net/2u *"_ivl_32", 0 0, L_0000023c18081678;  1 drivers
v0000023c18034f40_0 .net *"_ivl_34", 0 0, L_0000023c17f20c00;  1 drivers
v0000023c18034fe0_0 .net *"_ivl_37", 7 0, L_0000023c1803a350;  1 drivers
v0000023c18036160_0 .net *"_ivl_39", 7 0, L_0000023c1803a850;  1 drivers
v0000023c18035080_0 .net *"_ivl_4", 0 0, L_0000023c17f9da30;  1 drivers
v0000023c180351c0_0 .net *"_ivl_40", 7 0, L_0000023c18038ff0;  1 drivers
v0000023c18035260_0 .net *"_ivl_42", 7 0, L_0000023c1803a3f0;  1 drivers
v0000023c18035300_0 .net "btn1", 0 0, v0000023c18037060_0;  1 drivers
v0000023c18035bc0_0 .net "btn2", 0 0, v0000023c18037240_0;  1 drivers
v0000023c18035c60_0 .net "btn_out", 0 0, v0000023c17fb8f20_0;  1 drivers
v0000023c180379c0_0 .net "btn_ren", 0 0, v0000023c17fb9560_0;  1 drivers
v0000023c18037f60_0 .net "byte_select", 3 0, L_0000023c17f9bea0;  1 drivers
v0000023c180377e0_0 .net "clk", 0 0, v0000023c18037920_0;  1 drivers
v0000023c18037ce0_0 .var "clk_btn", 0 0;
v0000023c180374c0_0 .net "clkout", 0 0, L_0000023c17f9c760;  1 drivers
v0000023c18037100_0 .var "counter", 23 0;
v0000023c18037420_0 .net "cpu_clk", 0 0, L_0000023c1803c790;  1 drivers
v0000023c18036a20_0 .var "cpuclk", 0 0;
v0000023c180371a0_0 .net "data_addr", 31 0, L_0000023c1803d0f0;  1 drivers
v0000023c18037e20_0 .net "data_read", 31 0, v0000023c17fb91a0_0;  1 drivers
v0000023c18037600_0 .net "data_to_write", 31 0, L_0000023c17f9cd80;  1 drivers
o0000023c17fd4138 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c18036e80_0 .net "debug", 0 0, o0000023c17fd4138;  0 drivers
v0000023c180372e0_0 .net "error", 0 0, v0000023c18035620_0;  1 drivers
v0000023c180376a0_0 .var "holdWEN", 4 0;
v0000023c18037a60_0 .net "instr", 31 0, v0000023c1802fd40_0;  1 drivers
v0000023c18036ca0_0 .net "io_scl", 0 0, L_0000023c17ecb3e0;  alias, 1 drivers
v0000023c18037b00_0 .net "io_sda", 0 0, L_0000023c18038c30;  alias, 1 drivers
v0000023c18037c40_0 .var "led", 5 0;
v0000023c18036fc0_0 .net "memReady", 0 0, v0000023c18030ba0_0;  1 drivers
v0000023c18036d40_0 .net "mem_ren", 0 0, v0000023c17fb9060_0;  1 drivers
v0000023c18036f20_0 .net "mem_wen", 0 0, v0000023c17fb96a0_0;  1 drivers
v0000023c18036980_0 .net "memory_out", 31 0, v0000023c1802f200_0;  1 drivers
v0000023c18036de0_0 .net "overflow", 0 0, L_0000023c1803e6d0;  1 drivers
v0000023c18037d80_0 .net "pixelAddress", 9 0, L_0000023c180389b0;  1 drivers
v0000023c18037380_0 .net "pixelData", 7 0, L_0000023c17f9dc60;  1 drivers
v0000023c18037740_0 .net "ren", 0 0, L_0000023c17f9cd10;  1 drivers
v0000023c18037560_0 .var "reset", 0 0;
v0000023c18038000_0 .net "screen_ren", 0 0, v0000023c17fb9240_0;  1 drivers
v0000023c18036b60_0 .net "screen_wen", 0 0, v0000023c17fb92e0_0;  1 drivers
v0000023c18037880_0 .var "state", 2 0;
v0000023c18037ec0_0 .var "txCounter", 22 0;
v0000023c18036ac0_0 .net "wen", 0 0, L_0000023c17f9d950;  1 drivers
E_0000023c17fa1e30 .event posedge, v0000023c180374c0_0;
L_0000023c1803c790 .functor MUXZ 1, L_0000023c17f9c760, v0000023c18036a20_0, L_0000023c17f9da30, C4<>;
L_0000023c1803a2b0 .part L_0000023c17f9cbc0, 2, 18;
L_0000023c18038730 .part L_0000023c1803d0f0, 2, 18;
L_0000023c1803a0d0 .part L_0000023c1803d0f0, 0, 6;
L_0000023c180391d0 .part L_0000023c17f9bea0, 0, 1;
L_0000023c18039270 .part L_0000023c17f9cd80, 0, 8;
L_0000023c18039a90 .part L_0000023c17f9bea0, 1, 1;
L_0000023c18038870 .part L_0000023c17f9cd80, 8, 8;
L_0000023c18038690 .part L_0000023c17f9bea0, 2, 1;
L_0000023c1803a350 .part L_0000023c17f9cd80, 16, 8;
L_0000023c1803a850 .part L_0000023c17f9cd80, 24, 8;
L_0000023c18038ff0 .functor MUXZ 8, L_0000023c1803a850, L_0000023c1803a350, L_0000023c17f20c00, C4<>;
L_0000023c1803a3f0 .functor MUXZ 8, L_0000023c18038ff0, L_0000023c18038870, L_0000023c17f21ca0, C4<>;
L_0000023c1803a8f0 .functor MUXZ 8, L_0000023c1803a3f0, L_0000023c18039270, L_0000023c17f210d0, C4<>;
S_0000023c17e7d970 .scope module, "bm" "buttonModule" 3 93, 4 1 0, S_0000023c17fc4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "btn1";
    .port_info 2 /INPUT 1 "btn2";
    .port_info 3 /INPUT 1 "ren";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /OUTPUT 1 "data_out";
P_0000023c17db78d0 .param/l "STATE_DEBOUNCE" 1 4 10, C4<01>;
P_0000023c17db7908 .param/l "STATE_IDLE" 1 4 9, C4<00>;
v0000023c17fb8d40_0 .net "address", 31 0, L_0000023c1803d0f0;  alias, 1 drivers
v0000023c17fb8de0_0 .net "btn1", 0 0, v0000023c18037060_0;  alias, 1 drivers
v0000023c17fb9d80_0 .var "btn1reg", 0 0;
v0000023c17fb9920_0 .net "btn2", 0 0, v0000023c18037240_0;  alias, 1 drivers
v0000023c17fb7ee0_0 .var "btn2reg", 0 0;
v0000023c17fb8fc0_0 .net "clk", 0 0, L_0000023c1803c790;  alias, 1 drivers
v0000023c17fb8f20_0 .var "data_out", 0 0;
v0000023c17fb9380_0 .net "ren", 0 0, v0000023c17fb9560_0;  alias, 1 drivers
v0000023c17fb8e80_0 .var "state", 1 0;
v0000023c17fb8480_0 .var "txCounter", 21 0;
E_0000023c17fa1e70 .event posedge, v0000023c17fb8fc0_0;
S_0000023c17e7db00 .scope module, "bu" "bus" 3 64, 5 3 0, S_0000023c17fc4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "data_addr";
    .port_info 3 /INPUT 1 "ren";
    .port_info 4 /INPUT 1 "wen";
    .port_info 5 /INPUT 1 "btn_out";
    .port_info 6 /INPUT 32 "memory_out";
    .port_info 7 /OUTPUT 1 "mem_ren";
    .port_info 8 /OUTPUT 1 "mem_wen";
    .port_info 9 /OUTPUT 1 "screen_ren";
    .port_info 10 /OUTPUT 1 "screen_wen";
    .port_info 11 /OUTPUT 1 "btn_ren";
    .port_info 12 /OUTPUT 32 "data_out";
v0000023c17fb99c0_0 .net "PC", 31 0, L_0000023c17f9cbc0;  alias, 1 drivers
v0000023c17fb94c0_0 .net "btn_out", 0 0, v0000023c17fb8f20_0;  alias, 1 drivers
v0000023c17fb9560_0 .var "btn_ren", 0 0;
v0000023c17fb9420_0 .net "clk", 0 0, L_0000023c1803c790;  alias, 1 drivers
v0000023c17fb9600_0 .net "data_addr", 31 0, L_0000023c1803d0f0;  alias, 1 drivers
v0000023c17fb91a0_0 .var "data_out", 31 0;
v0000023c17fb9060_0 .var "mem_ren", 0 0;
v0000023c17fb96a0_0 .var "mem_wen", 0 0;
v0000023c17fb9100_0 .net "memory_out", 31 0, v0000023c1802f200_0;  alias, 1 drivers
v0000023c17fb9740_0 .net "ren", 0 0, L_0000023c17f9cd10;  alias, 1 drivers
v0000023c17fb9240_0 .var "screen_ren", 0 0;
v0000023c17fb92e0_0 .var "screen_wen", 0 0;
v0000023c17fb9a60_0 .net "wen", 0 0, L_0000023c17f9d950;  alias, 1 drivers
E_0000023c17fa17f0/0 .event anyedge, v0000023c17fb8d40_0, v0000023c17fb9a60_0, v0000023c17fb9100_0, v0000023c17fb9740_0;
E_0000023c17fa17f0/1 .event anyedge, v0000023c17fb8f20_0;
E_0000023c17fa17f0 .event/or E_0000023c17fa17f0/0, E_0000023c17fa17f0/1;
S_0000023c17e79440 .scope module, "cpu_1" "cpu" 3 45, 6 9 0, S_0000023c17fc4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 32 "PC_out";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /OUTPUT 32 "data_addr";
    .port_info 6 /OUTPUT 1 "ren";
    .port_info 7 /OUTPUT 1 "wen";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /INPUT 32 "data_in";
    .port_info 10 /OUTPUT 4 "byte_select";
    .port_info 11 /INPUT 1 "memReady";
L_0000023c17f9cbc0 .functor BUFZ 32, v0000023c180253a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c17f9d170 .functor BUFZ 32, v0000023c1802fd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c180800d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9c7d0 .functor XNOR 1, L_0000023c17f9cd10, L_0000023c180800d0, C4<0>, C4<0>;
L_0000023c17f9cd10 .functor BUFZ 1, v0000023c180231e0_0, C4<0>, C4<0>, C4<0>;
L_0000023c17f9d950 .functor BUFZ 1, v0000023c180203f0_0, C4<0>, C4<0>, C4<0>;
L_0000023c17f9cd80 .functor BUFZ 32, v0000023c18021110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c17f9cdf0 .functor BUFZ 32, v0000023c17fb91a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c17f9bea0 .functor BUFZ 4, v0000023c180200d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000023c18080160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9ce60 .functor XNOR 1, L_0000023c1803fdf0, L_0000023c18080160, C4<0>, C4<0>;
L_0000023c180801a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9ced0 .functor XNOR 1, v0000023c17f83580_0, L_0000023c180801a8, C4<0>, C4<0>;
L_0000023c18080598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9bff0 .functor XNOR 1, v0000023c180235a0_0, L_0000023c18080598, C4<0>, C4<0>;
L_0000023c180805e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9bf10 .functor XNOR 1, v0000023c18024180_0, L_0000023c180805e0, C4<0>, C4<0>;
L_0000023c18080628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9c370 .functor XNOR 1, v0000023c18024b80_0, L_0000023c18080628, C4<0>, C4<0>;
L_0000023c17f9d090 .functor OR 1, L_0000023c17f9bf10, L_0000023c17f9c370, C4<0>, C4<0>;
L_0000023c180806b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9c3e0 .functor XNOR 1, v0000023c18020b70_0, L_0000023c180806b8, C4<0>, C4<0>;
L_0000023c18080700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9c450 .functor XNOR 1, v0000023c18024b80_0, L_0000023c18080700, C4<0>, C4<0>;
L_0000023c18081240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9dbf0 .functor XNOR 1, v0000023c18025800_0, L_0000023c18081240, C4<0>, C4<0>;
L_0000023c180813f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9db80 .functor XNOR 1, v0000023c18023460_0, L_0000023c180813f0, C4<0>, C4<0>;
v0000023c1801fe50_0 .net "ALUInA", 31 0, L_0000023c1803b9d0;  1 drivers
v0000023c1801f630_0 .net "ALUInB", 31 0, L_0000023c1803b4d0;  1 drivers
v0000023c1801f6d0_0 .net "ALUOp", 3 0, v0000023c17fb8840_0;  1 drivers
v0000023c1801f770_0 .net "ALUOut", 31 0, L_0000023c1803ff30;  1 drivers
v0000023c18020530_0 .net "ALUSrc", 0 0, v0000023c17f82fe0_0;  1 drivers
v0000023c18021430_0 .net "ALUcntrl", 2 0, v0000023c17f83260_0;  1 drivers
v0000023c18020990_0 .net "Branch", 0 0, v0000023c17f83080_0;  1 drivers
v0000023c18021570_0 .net "BranchALUOut", 31 0, L_0000023c1803b750;  1 drivers
v0000023c18020710_0 .net "BranchInA", 31 0, L_0000023c1803b6b0;  1 drivers
v0000023c180216b0_0 .net "DMemOut", 31 0, L_0000023c17f9cdf0;  1 drivers
v0000023c1801f8b0_0 .var "EXMEM_ALUOut", 31 0;
v0000023c1801f950_0 .var "EXMEM_Branch", 0 0;
v0000023c180207b0_0 .var "EXMEM_BranchALUOut", 31 0;
v0000023c1801fbd0_0 .var "EXMEM_JumpJALR", 0 0;
v0000023c1801ff90_0 .var "EXMEM_MemRead", 0 0;
v0000023c1801fc70_0 .var "EXMEM_MemToReg", 0 0;
v0000023c180203f0_0 .var "EXMEM_MemWrite", 0 0;
v0000023c18020030_0 .var "EXMEM_MemWriteData", 31 0;
v0000023c180202b0_0 .var "EXMEM_RegWrite", 0 0;
v0000023c18020350_0 .var "EXMEM_RegWriteAddr", 4 0;
v0000023c18020490_0 .var "EXMEM_Zero", 0 0;
v0000023c18020850_0 .var "EXMEM_funct3", 2 0;
v0000023c18020b70_0 .var "IDEX_ALUSrc", 0 0;
v0000023c18020d50_0 .var "IDEX_ALUcntrl", 2 0;
v0000023c18020df0_0 .var "IDEX_Branch", 0 0;
v0000023c18024180_0 .var "IDEX_Jump", 0 0;
v0000023c18024b80_0 .var "IDEX_JumpJALR", 0 0;
v0000023c180231e0_0 .var "IDEX_MemRead", 0 0;
v0000023c18023b40_0 .var "IDEX_MemToReg", 0 0;
v0000023c18023fa0_0 .var "IDEX_MemWrite", 0 0;
v0000023c18023780_0 .var "IDEX_PC", 31 0;
v0000023c18025800_0 .var "IDEX_RegDst", 0 0;
v0000023c18025080_0 .var "IDEX_RegWrite", 0 0;
v0000023c18023640_0 .var "IDEX_funct3", 2 0;
v0000023c18023280_0 .var "IDEX_funct7", 6 0;
v0000023c180235a0_0 .var "IDEX_inA_is_PC", 0 0;
v0000023c18025120_0 .var "IDEX_instr_rd", 4 0;
v0000023c180240e0_0 .var "IDEX_instr_rs1", 4 0;
v0000023c18024680_0 .var "IDEX_instr_rs2", 4 0;
v0000023c18023140_0 .var "IDEX_rdA", 31 0;
v0000023c18023320_0 .var "IDEX_rdB", 31 0;
v0000023c18023500_0 .var "IDEX_signExtend", 31 0;
v0000023c18024a40_0 .var "IFID_PC", 31 0;
v0000023c18023a00_0 .var "IFID_instr", 31 0;
v0000023c18023dc0_0 .var "IFID_instrColdStart", 0 0;
v0000023c180236e0_0 .net "Jump", 0 0, v0000023c17f83580_0;  1 drivers
v0000023c18025760_0 .net "JumpAddress", 31 0, L_0000023c1803ad50;  1 drivers
v0000023c18023e60_0 .net "JumpJALR", 0 0, v0000023c17f836c0_0;  1 drivers
v0000023c18024220_0 .var "MEMWB_ALUOut", 31 0;
v0000023c18023820_0 .var "MEMWB_DMemOut", 31 0;
v0000023c18023460_0 .var "MEMWB_MemToReg", 0 0;
v0000023c18025260_0 .var "MEMWB_RegWrite", 0 0;
v0000023c180258a0_0 .var "MEMWB_RegWriteAddr", 4 0;
v0000023c18024540_0 .var "MEMWB_funct3", 2 0;
v0000023c18024f40_0 .net "MemOut", 31 0, v0000023c18021750_0;  1 drivers
v0000023c180249a0_0 .net "MemRead", 0 0, v0000023c17f818c0_0;  1 drivers
v0000023c18025300_0 .net "MemToReg", 0 0, v0000023c17f81e60_0;  1 drivers
v0000023c18024d60_0 .net "MemWrite", 0 0, v0000023c18019870_0;  1 drivers
v0000023c180233c0_0 .net "MemWriteData", 31 0, v0000023c18021110_0;  1 drivers
v0000023c180253a0_0 .var "PC", 31 0;
v0000023c180238c0_0 .net "PCSrc", 0 0, L_0000023c1803fdf0;  1 drivers
v0000023c18024ae0_0 .var "PC_OLD", 31 0;
v0000023c180247c0_0 .net "PC_new", 31 0, L_0000023c1803af30;  1 drivers
v0000023c18023be0_0 .net "PC_out", 31 0, L_0000023c17f9cbc0;  alias, 1 drivers
v0000023c18023960_0 .net "PCplus4", 31 0, L_0000023c1803c3d0;  1 drivers
v0000023c18024400_0 .net "RegDst", 0 0, v0000023c18019410_0;  1 drivers
v0000023c18024860_0 .net "RegWrite", 0 0, v0000023c1801a9f0_0;  1 drivers
v0000023c180254e0_0 .net "RegWriteAddr", 4 0, L_0000023c1803ffd0;  1 drivers
v0000023c18025620_0 .net "Zero", 0 0, L_0000023c1803fb70;  1 drivers
v0000023c18024040_0 .net/2u *"_ivl_102", 0 0, L_0000023c18080700;  1 drivers
v0000023c180242c0_0 .net *"_ivl_104", 0 0, L_0000023c17f9c450;  1 drivers
v0000023c180245e0_0 .net/2u *"_ivl_110", 0 0, L_0000023c18081240;  1 drivers
v0000023c18024c20_0 .net *"_ivl_112", 0 0, L_0000023c17f9dbf0;  1 drivers
L_0000023c18081288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023c18024cc0_0 .net/2u *"_ivl_120", 0 0, L_0000023c18081288;  1 drivers
v0000023c18024e00_0 .net/2u *"_ivl_126", 0 0, L_0000023c180813f0;  1 drivers
v0000023c18024900_0 .net *"_ivl_128", 0 0, L_0000023c17f9db80;  1 drivers
L_0000023c18080118 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023c18025440_0 .net/2u *"_ivl_20", 31 0, L_0000023c18080118;  1 drivers
v0000023c18024ea0_0 .net/2u *"_ivl_24", 0 0, L_0000023c18080160;  1 drivers
v0000023c180244a0_0 .net *"_ivl_26", 0 0, L_0000023c17f9ce60;  1 drivers
v0000023c18024fe0_0 .net/2u *"_ivl_28", 0 0, L_0000023c180801a8;  1 drivers
v0000023c18024360_0 .net *"_ivl_30", 0 0, L_0000023c17f9ced0;  1 drivers
v0000023c18023f00_0 .net *"_ivl_32", 31 0, L_0000023c1803aa30;  1 drivers
v0000023c180251c0_0 .net/2u *"_ivl_4", 0 0, L_0000023c180800d0;  1 drivers
L_0000023c18080478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c18023aa0_0 .net/2u *"_ivl_52", 1 0, L_0000023c18080478;  1 drivers
v0000023c18024720_0 .net *"_ivl_54", 0 0, L_0000023c1803c150;  1 drivers
L_0000023c180804c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023c18023d20_0 .net/2u *"_ivl_56", 1 0, L_0000023c180804c0;  1 drivers
v0000023c18025580_0 .net *"_ivl_58", 0 0, L_0000023c1803b250;  1 drivers
v0000023c18023c80_0 .net *"_ivl_6", 0 0, L_0000023c17f9c7d0;  1 drivers
v0000023c180256c0_0 .net *"_ivl_60", 31 0, L_0000023c1803c1f0;  1 drivers
L_0000023c18080508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c18026480_0 .net/2u *"_ivl_64", 1 0, L_0000023c18080508;  1 drivers
v0000023c180268e0_0 .net *"_ivl_66", 0 0, L_0000023c1803cd30;  1 drivers
L_0000023c18080550 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023c180260c0_0 .net/2u *"_ivl_68", 1 0, L_0000023c18080550;  1 drivers
v0000023c180263e0_0 .net *"_ivl_70", 0 0, L_0000023c1803cf10;  1 drivers
v0000023c180265c0_0 .net *"_ivl_72", 31 0, L_0000023c1803b430;  1 drivers
v0000023c18026c00_0 .net/2u *"_ivl_76", 0 0, L_0000023c18080598;  1 drivers
v0000023c18025da0_0 .net *"_ivl_78", 0 0, L_0000023c17f9bff0;  1 drivers
v0000023c18026a20_0 .net/2u *"_ivl_82", 0 0, L_0000023c180805e0;  1 drivers
v0000023c18025940_0 .net *"_ivl_84", 0 0, L_0000023c17f9bf10;  1 drivers
v0000023c180262a0_0 .net/2u *"_ivl_86", 0 0, L_0000023c18080628;  1 drivers
v0000023c18026ca0_0 .net *"_ivl_88", 0 0, L_0000023c17f9c370;  1 drivers
v0000023c18026200_0 .net *"_ivl_91", 0 0, L_0000023c17f9d090;  1 drivers
L_0000023c18080670 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023c18025e40_0 .net/2u *"_ivl_92", 31 0, L_0000023c18080670;  1 drivers
v0000023c18026b60_0 .net/2u *"_ivl_94", 0 0, L_0000023c180806b8;  1 drivers
v0000023c180259e0_0 .net *"_ivl_96", 0 0, L_0000023c17f9c3e0;  1 drivers
v0000023c18026340_0 .net *"_ivl_98", 31 0, L_0000023c1803d050;  1 drivers
v0000023c18025ee0_0 .net "branch_taken", 0 0, v0000023c17fb82a0_0;  1 drivers
v0000023c18026d40_0 .net "bubble_exmem", 0 0, v0000023c1801aef0_0;  1 drivers
v0000023c18026ac0_0 .net "bubble_idex", 0 0, v0000023c1801a630_0;  1 drivers
v0000023c18026de0_0 .net "bubble_ifid", 0 0, v0000023c18019730_0;  1 drivers
v0000023c18026520_0 .net "bypassA", 1 0, v0000023c17fb8a20_0;  1 drivers
v0000023c18025f80_0 .net "bypassB", 1 0, v0000023c17fb8ac0_0;  1 drivers
v0000023c18026020_0 .net "bypassOutA", 31 0, L_0000023c1803b390;  1 drivers
v0000023c18026e80_0 .net "bypassOutB", 31 0, L_0000023c1803b570;  1 drivers
v0000023c18026f20_0 .net "byte_select", 3 0, L_0000023c17f9bea0;  alias, 1 drivers
v0000023c18026fc0_0 .net "byte_select_vector", 3 0, v0000023c180200d0_0;  1 drivers
v0000023c18026980_0 .net "clock", 0 0, L_0000023c1803c790;  alias, 1 drivers
v0000023c18026160_0 .net "data_addr", 31 0, L_0000023c1803d0f0;  alias, 1 drivers
v0000023c18025a80_0 .net "data_in", 31 0, v0000023c17fb91a0_0;  alias, 1 drivers
v0000023c18025b20_0 .net "data_out", 31 0, L_0000023c17f9cd80;  alias, 1 drivers
v0000023c180267a0_0 .var "delayed_instr", 31 0;
v0000023c18025bc0_0 .net "funct3", 2 0, L_0000023c1803ca10;  1 drivers
v0000023c18025c60_0 .net "funct7", 6 0, L_0000023c1803bd90;  1 drivers
v0000023c18025d00_0 .net "imm_b", 31 0, L_0000023c1803ab70;  1 drivers
v0000023c18026660_0 .net "imm_i", 31 0, L_0000023c1803c510;  1 drivers
v0000023c18026700_0 .net "imm_j", 31 0, L_0000023c1803ac10;  1 drivers
v0000023c18026840_0 .net "imm_s", 31 0, L_0000023c1803c830;  1 drivers
v0000023c18030ec0_0 .net "imm_u", 31 0, L_0000023c1803ba70;  1 drivers
v0000023c1802f700_0 .net "inA_is_PC", 0 0, v0000023c1801a130_0;  1 drivers
v0000023c1802f7a0_0 .net "instr", 31 0, L_0000023c17f9d170;  1 drivers
v0000023c18031820_0 .net "instr_in", 31 0, v0000023c1802fd40_0;  alias, 1 drivers
v0000023c18030f60_0 .net "instr_rd", 4 0, L_0000023c1803b110;  1 drivers
v0000023c18030100_0 .net "instr_rs1", 4 0, L_0000023c1803c290;  1 drivers
v0000023c180310a0_0 .net "instr_rs2", 4 0, L_0000023c1803bbb0;  1 drivers
v0000023c18031140_0 .var "keepDelayInstr", 0 0;
v0000023c1802fac0_0 .net "memReady", 0 0, v0000023c18030ba0_0;  alias, 1 drivers
v0000023c180313c0_0 .net "opcode", 6 0, L_0000023c1803ae90;  1 drivers
v0000023c1802fca0_0 .net "overflow", 0 0, L_0000023c1803e6d0;  alias, 1 drivers
v0000023c1802f160_0 .net "rdA", 31 0, L_0000023c1803c0b0;  1 drivers
v0000023c1802f2a0_0 .net "rdB", 31 0, L_0000023c1803b1b0;  1 drivers
v0000023c1802f520_0 .net "ren", 0 0, L_0000023c17f9cd10;  alias, 1 drivers
v0000023c18031460_0 .net "reset", 0 0, v0000023c18037560_0;  1 drivers
v0000023c180311e0_0 .net "signExtend", 31 0, v0000023c17fb8b60_0;  1 drivers
v0000023c18030380_0 .net "wRegData", 31 0, L_0000023c1803a5d0;  1 drivers
v0000023c180318c0_0 .net "wen", 0 0, L_0000023c17f9d950;  alias, 1 drivers
v0000023c18031000_0 .net "write_exmem", 0 0, v0000023c180192d0_0;  1 drivers
v0000023c18031280_0 .net "write_idex", 0 0, v0000023c180190f0_0;  1 drivers
v0000023c1802fde0_0 .net "write_ifid", 0 0, v0000023c1801abd0_0;  1 drivers
v0000023c180301a0_0 .net "write_memwb", 0 0, v0000023c1801a590_0;  1 drivers
v0000023c1802f5c0_0 .net "write_pc", 0 0, v0000023c18019a50_0;  1 drivers
L_0000023c1803d0f0 .functor MUXZ 32, v0000023c1801f8b0_0, L_0000023c1803ff30, L_0000023c17f9c7d0, C4<>;
L_0000023c1803c3d0 .arith/sum 32, v0000023c180253a0_0, L_0000023c18080118;
L_0000023c1803aa30 .functor MUXZ 32, L_0000023c1803ad50, L_0000023c1803c3d0, L_0000023c17f9ced0, C4<>;
L_0000023c1803af30 .functor MUXZ 32, v0000023c180207b0_0, L_0000023c1803aa30, L_0000023c17f9ce60, C4<>;
L_0000023c1803ad50 .arith/sum 32, v0000023c18024a40_0, v0000023c17fb8b60_0;
L_0000023c1803ae90 .part v0000023c18023a00_0, 0, 7;
L_0000023c1803ca10 .part v0000023c18023a00_0, 12, 3;
L_0000023c1803bd90 .part v0000023c18023a00_0, 25, 7;
L_0000023c1803c290 .part v0000023c18023a00_0, 15, 5;
L_0000023c1803bbb0 .part v0000023c18023a00_0, 20, 5;
L_0000023c1803b110 .part v0000023c18023a00_0, 7, 5;
L_0000023c1803cc90 .part v0000023c18023a00_0, 7, 25;
L_0000023c1803c150 .cmp/eq 2, v0000023c17fb8a20_0, L_0000023c18080478;
L_0000023c1803b250 .cmp/eq 2, v0000023c17fb8a20_0, L_0000023c180804c0;
L_0000023c1803c1f0 .functor MUXZ 32, v0000023c1801f8b0_0, L_0000023c1803a5d0, L_0000023c1803b250, C4<>;
L_0000023c1803b390 .functor MUXZ 32, L_0000023c1803c1f0, v0000023c18023140_0, L_0000023c1803c150, C4<>;
L_0000023c1803cd30 .cmp/eq 2, v0000023c17fb8ac0_0, L_0000023c18080508;
L_0000023c1803cf10 .cmp/eq 2, v0000023c17fb8ac0_0, L_0000023c18080550;
L_0000023c1803b430 .functor MUXZ 32, v0000023c1801f8b0_0, L_0000023c1803a5d0, L_0000023c1803cf10, C4<>;
L_0000023c1803b570 .functor MUXZ 32, L_0000023c1803b430, v0000023c18023320_0, L_0000023c1803cd30, C4<>;
L_0000023c1803b9d0 .functor MUXZ 32, L_0000023c1803b390, v0000023c18023780_0, L_0000023c17f9bff0, C4<>;
L_0000023c1803d050 .functor MUXZ 32, v0000023c18023500_0, L_0000023c1803b570, L_0000023c17f9c3e0, C4<>;
L_0000023c1803b4d0 .functor MUXZ 32, L_0000023c1803d050, L_0000023c18080670, L_0000023c17f9d090, C4<>;
L_0000023c1803b6b0 .functor MUXZ 32, v0000023c18023780_0, L_0000023c1803b390, L_0000023c17f9c450, C4<>;
L_0000023c1803b750 .arith/sum 32, L_0000023c1803b6b0, v0000023c18023500_0;
L_0000023c1803ffd0 .functor MUXZ 5, v0000023c18025120_0, v0000023c18024680_0, L_0000023c17f9dbf0, C4<>;
L_0000023c18040070 .part v0000023c1801f8b0_0, 0, 2;
L_0000023c1803fcb0 .part v0000023c1801f8b0_0, 31, 1;
L_0000023c1803fdf0 .functor MUXZ 1, v0000023c17fb82a0_0, L_0000023c18081288, v0000023c1801fbd0_0, C4<>;
L_0000023c18038a50 .part v0000023c18024220_0, 0, 2;
L_0000023c1803a5d0 .functor MUXZ 32, v0000023c18021750_0, v0000023c18024220_0, L_0000023c17f9db80, C4<>;
S_0000023c17e795d0 .scope module, "SignExtendSelector" "SignExtendSelector" 6 211, 7 4 0, S_0000023c17e79440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "imm_i";
    .port_info 2 /INPUT 32 "imm_s";
    .port_info 3 /INPUT 32 "imm_b";
    .port_info 4 /INPUT 32 "imm_u";
    .port_info 5 /INPUT 32 "imm_j";
    .port_info 6 /INPUT 7 "opcode";
v0000023c17fb8700_0 .net "imm_b", 31 0, L_0000023c1803ab70;  alias, 1 drivers
v0000023c17fb85c0_0 .net "imm_i", 31 0, L_0000023c1803c510;  alias, 1 drivers
v0000023c17fb97e0_0 .net "imm_j", 31 0, L_0000023c1803ac10;  alias, 1 drivers
v0000023c17fb87a0_0 .net "imm_s", 31 0, L_0000023c1803c830;  alias, 1 drivers
v0000023c17fb9880_0 .net "imm_u", 31 0, L_0000023c1803ba70;  alias, 1 drivers
v0000023c17fb9b00_0 .net "opcode", 6 0, L_0000023c1803ae90;  alias, 1 drivers
v0000023c17fb8b60_0 .var "out", 31 0;
E_0000023c17fa1570/0 .event anyedge, v0000023c17fb9b00_0, v0000023c17fb85c0_0, v0000023c17fb87a0_0, v0000023c17fb8700_0;
E_0000023c17fa1570/1 .event anyedge, v0000023c17fb97e0_0, v0000023c17fb9880_0;
E_0000023c17fa1570 .event/or E_0000023c17fa1570/0, E_0000023c17fa1570/1;
S_0000023c17e70fb0 .scope module, "control_alu" "control_alu" 6 412, 8 5 0, S_0000023c17e79440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUOp";
    .port_info 1 /INPUT 3 "ALUcntrl";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 7 "funct7";
v0000023c17fb8840_0 .var "ALUOp", 3 0;
v0000023c17fb7f80_0 .net "ALUcntrl", 2 0, v0000023c18020d50_0;  1 drivers
v0000023c17fb9ce0_0 .net "funct3", 2 0, v0000023c18023640_0;  1 drivers
v0000023c17fb8020_0 .net "funct7", 6 0, v0000023c18023280_0;  1 drivers
E_0000023c17fa1170 .event anyedge, v0000023c17fb8020_0, v0000023c17fb9ce0_0, v0000023c17fb7f80_0;
S_0000023c17e71140 .scope module, "control_branch" "control_branch" 6 475, 9 4 0, S_0000023c17e79440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "branch_taken";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "Branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "sign";
v0000023c17fb8160_0 .net "Branch", 0 0, v0000023c1801f950_0;  1 drivers
v0000023c17fb82a0_0 .var "branch_taken", 0 0;
v0000023c17fb8340_0 .net "funct3", 2 0, v0000023c18020850_0;  1 drivers
v0000023c17fb88e0_0 .net "sign", 0 0, L_0000023c1803fcb0;  1 drivers
v0000023c17fb8980_0 .net "zero", 0 0, v0000023c18020490_0;  1 drivers
E_0000023c17fa49b0 .event anyedge, v0000023c17fb8160_0, v0000023c17fb8340_0, v0000023c17fb8980_0, v0000023c17fb88e0_0;
S_0000023c17e6cb00 .scope module, "control_bypass_ex" "control_bypass_ex" 6 420, 10 5 0, S_0000023c17e79440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "bypassA";
    .port_info 1 /OUTPUT 2 "bypassB";
    .port_info 2 /INPUT 5 "idex_rs1";
    .port_info 3 /INPUT 5 "idex_rs2";
    .port_info 4 /INPUT 5 "exmem_rd";
    .port_info 5 /INPUT 5 "memwb_rd";
    .port_info 6 /INPUT 1 "exmem_regwrite";
    .port_info 7 /INPUT 1 "memwb_regwrite";
v0000023c17fb8a20_0 .var "bypassA", 1 0;
v0000023c17fb8ac0_0 .var "bypassB", 1 0;
v0000023c17fb8c00_0 .net "exmem_rd", 4 0, v0000023c18020350_0;  1 drivers
v0000023c17f827c0_0 .net "exmem_regwrite", 0 0, v0000023c180202b0_0;  1 drivers
v0000023c17f82a40_0 .net "idex_rs1", 4 0, v0000023c180240e0_0;  1 drivers
v0000023c17f82ae0_0 .net "idex_rs2", 4 0, v0000023c18024680_0;  1 drivers
v0000023c17f81d20_0 .net "memwb_rd", 4 0, v0000023c180258a0_0;  1 drivers
v0000023c17f831c0_0 .net "memwb_regwrite", 0 0, v0000023c18025260_0;  1 drivers
E_0000023c17fa5e30/0 .event anyedge, v0000023c17f827c0_0, v0000023c17fb8c00_0, v0000023c17f82ae0_0, v0000023c17f831c0_0;
E_0000023c17fa5e30/1 .event anyedge, v0000023c17f81d20_0;
E_0000023c17fa5e30 .event/or E_0000023c17fa5e30/0, E_0000023c17fa5e30/1;
E_0000023c17fa7230/0 .event anyedge, v0000023c17f827c0_0, v0000023c17fb8c00_0, v0000023c17f82a40_0, v0000023c17f831c0_0;
E_0000023c17fa7230/1 .event anyedge, v0000023c17f81d20_0;
E_0000023c17fa7230 .event/or E_0000023c17fa7230/0, E_0000023c17fa7230/1;
S_0000023c17e6cc90 .scope module, "control_main" "control_main" 6 297, 11 5 0, S_0000023c17e79440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegDst";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "JumpJALR";
    .port_info 9 /OUTPUT 1 "inA_is_PC";
    .port_info 10 /OUTPUT 3 "ALUcntrl";
    .port_info 11 /INPUT 7 "opcode";
v0000023c17f82fe0_0 .var "ALUSrc", 0 0;
v0000023c17f83260_0 .var "ALUcntrl", 2 0;
v0000023c17f83080_0 .var "Branch", 0 0;
v0000023c17f83580_0 .var "Jump", 0 0;
v0000023c17f836c0_0 .var "JumpJALR", 0 0;
v0000023c17f818c0_0 .var "MemRead", 0 0;
v0000023c17f81e60_0 .var "MemToReg", 0 0;
v0000023c18019870_0 .var "MemWrite", 0 0;
v0000023c18019410_0 .var "RegDst", 0 0;
v0000023c1801a9f0_0 .var "RegWrite", 0 0;
v0000023c1801a130_0 .var "inA_is_PC", 0 0;
v0000023c18019ff0_0 .net "opcode", 6 0, L_0000023c1803ae90;  alias, 1 drivers
E_0000023c17fa7270 .event anyedge, v0000023c17fb9b00_0;
S_0000023c17e605b0 .scope module, "control_stall_id" "control_stall_id" 6 313, 12 6 0, S_0000023c17e79440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "bubble_ifid";
    .port_info 1 /OUTPUT 1 "bubble_idex";
    .port_info 2 /OUTPUT 1 "bubble_exmem";
    .port_info 3 /OUTPUT 1 "write_ifid";
    .port_info 4 /OUTPUT 1 "write_idex";
    .port_info 5 /OUTPUT 1 "write_exmem";
    .port_info 6 /OUTPUT 1 "write_memwb";
    .port_info 7 /OUTPUT 1 "write_pc";
    .port_info 8 /INPUT 5 "ifid_rs";
    .port_info 9 /INPUT 5 "ifid_rt";
    .port_info 10 /INPUT 5 "idex_rd";
    .port_info 11 /INPUT 1 "memRead";
    .port_info 12 /INPUT 1 "idex_memWrite";
    .port_info 13 /INPUT 1 "idex_memread";
    .port_info 14 /INPUT 1 "memReady";
    .port_info 15 /INPUT 1 "Jump";
    .port_info 16 /INPUT 1 "PCSrc";
v0000023c18019690_0 .net "Jump", 0 0, v0000023c17f83580_0;  alias, 1 drivers
v0000023c1801a8b0_0 .net "PCSrc", 0 0, L_0000023c1803fdf0;  alias, 1 drivers
v0000023c1801aef0_0 .var "bubble_exmem", 0 0;
v0000023c1801a630_0 .var "bubble_idex", 0 0;
v0000023c18019730_0 .var "bubble_ifid", 0 0;
v0000023c18019550_0 .net "idex_memWrite", 0 0, v0000023c18023fa0_0;  1 drivers
v0000023c18019b90_0 .net "idex_memread", 0 0, v0000023c180231e0_0;  1 drivers
v0000023c1801a1d0_0 .net "idex_rd", 4 0, v0000023c18025120_0;  1 drivers
v0000023c1801ac70_0 .net "ifid_rs", 4 0, L_0000023c1803c290;  alias, 1 drivers
v0000023c180195f0_0 .net "ifid_rt", 4 0, L_0000023c1803bbb0;  alias, 1 drivers
v0000023c1801a950_0 .net "memRead", 0 0, v0000023c17f818c0_0;  alias, 1 drivers
v0000023c1801af90_0 .net "memReady", 0 0, v0000023c18030ba0_0;  alias, 1 drivers
v0000023c1801adb0_0 .var "memStalled", 0 0;
v0000023c180192d0_0 .var "write_exmem", 0 0;
v0000023c180190f0_0 .var "write_idex", 0 0;
v0000023c1801abd0_0 .var "write_ifid", 0 0;
v0000023c1801a590_0 .var "write_memwb", 0 0;
v0000023c18019a50_0 .var "write_pc", 0 0;
E_0000023c17fa7770/0 .event anyedge, v0000023c1801af90_0, v0000023c1801adb0_0, v0000023c17f818c0_0, v0000023c18019550_0;
E_0000023c17fa7770/1 .event anyedge, v0000023c18019b90_0, v0000023c1801a1d0_0, v0000023c1801ac70_0, v0000023c180195f0_0;
E_0000023c17fa7770/2 .event anyedge, v0000023c17f83580_0, v0000023c1801a8b0_0;
E_0000023c17fa7770 .event/or E_0000023c17fa7770/0, E_0000023c17fa7770/1, E_0000023c17fa7770/2;
S_0000023c17e60740 .scope module, "cpu_alu" "ALUCPU" 6 352, 13 4 0, S_0000023c17e79440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /INPUT 32 "inA";
    .port_info 4 /INPUT 32 "inB";
    .port_info 5 /INPUT 4 "op";
P_0000023c17fa7470 .param/l "N" 0 13 4, +C4<00000000000000000000000000100000>;
L_0000023c17f9dcd0 .functor XOR 32, L_0000023c1803b9d0, L_0000023c1803b4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c17f9dd40 .functor OR 32, L_0000023c1803b9d0, L_0000023c1803b4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c17f9daa0 .functor AND 32, L_0000023c1803b9d0, L_0000023c1803b4d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023c18080748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c180197d0_0 .net/2u *"_ivl_0", 0 0, L_0000023c18080748;  1 drivers
L_0000023c18080ca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c18019f50_0 .net/2u *"_ivl_101", 0 0, L_0000023c18080ca0;  1 drivers
v0000023c1801aa90_0 .net *"_ivl_104", 4 0, L_0000023c1803f3f0;  1 drivers
v0000023c18019af0_0 .net *"_ivl_105", 31 0, L_0000023c1803d230;  1 drivers
v0000023c1801a270_0 .net *"_ivl_107", 31 0, L_0000023c1803e9f0;  1 drivers
v0000023c1801ab30_0 .net *"_ivl_109", 32 0, L_0000023c1803f8f0;  1 drivers
L_0000023c18080ce8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000023c18019230_0 .net/2u *"_ivl_111", 3 0, L_0000023c18080ce8;  1 drivers
v0000023c1801a310_0 .net *"_ivl_113", 0 0, L_0000023c1803d870;  1 drivers
L_0000023c18080d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801a090_0 .net/2u *"_ivl_115", 0 0, L_0000023c18080d30;  1 drivers
v0000023c18019910_0 .net *"_ivl_117", 0 0, L_0000023c1803e8b0;  1 drivers
L_0000023c18080d78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023c1801ad10_0 .net/2u *"_ivl_119", 31 0, L_0000023c18080d78;  1 drivers
L_0000023c18080dc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c18019190_0 .net/2u *"_ivl_121", 31 0, L_0000023c18080dc0;  1 drivers
v0000023c1801a3b0_0 .net *"_ivl_123", 31 0, L_0000023c1803e090;  1 drivers
v0000023c1801a450_0 .net *"_ivl_125", 32 0, L_0000023c1803e450;  1 drivers
L_0000023c18080e08 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0000023c180199b0_0 .net/2u *"_ivl_127", 3 0, L_0000023c18080e08;  1 drivers
v0000023c1801ae50_0 .net *"_ivl_129", 0 0, L_0000023c1803dc30;  1 drivers
L_0000023c18080e50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801a4f0_0 .net/2u *"_ivl_131", 0 0, L_0000023c18080e50;  1 drivers
v0000023c18019370_0 .net *"_ivl_133", 0 0, L_0000023c1803f5d0;  1 drivers
L_0000023c18080e98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023c18019c30_0 .net/2u *"_ivl_135", 31 0, L_0000023c18080e98;  1 drivers
L_0000023c18080ee0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c18019cd0_0 .net/2u *"_ivl_137", 31 0, L_0000023c18080ee0;  1 drivers
v0000023c180194b0_0 .net *"_ivl_139", 31 0, L_0000023c1803e950;  1 drivers
v0000023c18019d70_0 .net *"_ivl_141", 32 0, L_0000023c1803f490;  1 drivers
L_0000023c18080f28 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0000023c1801a6d0_0 .net/2u *"_ivl_143", 3 0, L_0000023c18080f28;  1 drivers
v0000023c18019e10_0 .net *"_ivl_145", 0 0, L_0000023c1803ebd0;  1 drivers
L_0000023c18080f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c18019eb0_0 .net/2u *"_ivl_147", 0 0, L_0000023c18080f70;  1 drivers
L_0000023c180807d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023c1801a770_0 .net/2u *"_ivl_15", 3 0, L_0000023c180807d8;  1 drivers
v0000023c1801a810_0 .net *"_ivl_150", 31 0, L_0000023c1803db90;  1 drivers
v0000023c1801b9c0_0 .net *"_ivl_151", 32 0, L_0000023c1803df50;  1 drivers
L_0000023c18080fb8 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0000023c1801cb40_0 .net/2u *"_ivl_153", 3 0, L_0000023c18080fb8;  1 drivers
v0000023c1801c3c0_0 .net *"_ivl_155", 0 0, L_0000023c1803ec70;  1 drivers
L_0000023c18081000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801bc40_0 .net/2u *"_ivl_157", 0 0, L_0000023c18081000;  1 drivers
v0000023c1801caa0_0 .net *"_ivl_160", 19 0, L_0000023c1803f170;  1 drivers
L_0000023c18081048 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c1801cdc0_0 .net/2u *"_ivl_161", 11 0, L_0000023c18081048;  1 drivers
v0000023c1801c5a0_0 .net *"_ivl_163", 32 0, L_0000023c1803f530;  1 drivers
L_0000023c18081090 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0000023c1801c820_0 .net/2u *"_ivl_165", 3 0, L_0000023c18081090;  1 drivers
v0000023c1801ce60_0 .net *"_ivl_167", 0 0, L_0000023c1803ed10;  1 drivers
v0000023c1801c640_0 .net *"_ivl_169", 32 0, L_0000023c1803edb0;  1 drivers
v0000023c1801cc80_0 .net *"_ivl_17", 0 0, L_0000023c1803da50;  1 drivers
L_0000023c180810d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801b380_0 .net *"_ivl_172", 0 0, L_0000023c180810d8;  1 drivers
v0000023c1801b600_0 .net *"_ivl_174", 19 0, L_0000023c1803eef0;  1 drivers
L_0000023c18081120 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c1801cf00_0 .net/2u *"_ivl_175", 11 0, L_0000023c18081120;  1 drivers
v0000023c1801c8c0_0 .net *"_ivl_177", 31 0, L_0000023c1803f670;  1 drivers
v0000023c1801bce0_0 .net *"_ivl_179", 32 0, L_0000023c1803d2d0;  1 drivers
L_0000023c18081168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801c960_0 .net *"_ivl_182", 0 0, L_0000023c18081168;  1 drivers
v0000023c1801ca00_0 .net *"_ivl_183", 32 0, L_0000023c1803f710;  1 drivers
L_0000023c180811b0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c1801bd80_0 .net/2u *"_ivl_185", 32 0, L_0000023c180811b0;  1 drivers
v0000023c1801c140_0 .net *"_ivl_187", 32 0, L_0000023c1803daf0;  1 drivers
v0000023c1801b100_0 .net *"_ivl_189", 32 0, L_0000023c1803e130;  1 drivers
v0000023c1801b240_0 .net *"_ivl_19", 32 0, L_0000023c1803f850;  1 drivers
v0000023c1801b420_0 .net *"_ivl_191", 32 0, L_0000023c1803d910;  1 drivers
v0000023c1801c500_0 .net *"_ivl_193", 32 0, L_0000023c1803d370;  1 drivers
v0000023c1801b7e0_0 .net *"_ivl_195", 32 0, L_0000023c1803dff0;  1 drivers
v0000023c1801bb00_0 .net *"_ivl_197", 32 0, L_0000023c1803d410;  1 drivers
v0000023c1801cbe0_0 .net *"_ivl_199", 32 0, L_0000023c1803d4b0;  1 drivers
v0000023c1801c6e0_0 .net *"_ivl_2", 32 0, L_0000023c1803f7b0;  1 drivers
v0000023c1801be20_0 .net *"_ivl_201", 32 0, L_0000023c1803d690;  1 drivers
v0000023c1801b6a0_0 .net *"_ivl_203", 32 0, L_0000023c1803dd70;  1 drivers
v0000023c1801b4c0_0 .net *"_ivl_205", 32 0, L_0000023c1803de10;  1 drivers
v0000023c1801b880_0 .net *"_ivl_207", 32 0, L_0000023c1803deb0;  1 drivers
v0000023c1801cd20_0 .net *"_ivl_209", 32 0, L_0000023c1803fd50;  1 drivers
v0000023c1801cfa0_0 .net *"_ivl_211", 32 0, L_0000023c1803fe90;  1 drivers
L_0000023c180811f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c1801b1a0_0 .net/2u *"_ivl_213", 31 0, L_0000023c180811f8;  1 drivers
v0000023c1801b2e0_0 .net *"_ivl_218", 0 0, L_0000023c1803fc10;  1 drivers
L_0000023c18080820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801c780_0 .net *"_ivl_22", 0 0, L_0000023c18080820;  1 drivers
v0000023c1801b560_0 .net *"_ivl_23", 32 0, L_0000023c1803ef90;  1 drivers
L_0000023c18080868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801b740_0 .net *"_ivl_26", 0 0, L_0000023c18080868;  1 drivers
v0000023c1801b920_0 .net *"_ivl_27", 32 0, L_0000023c1803f2b0;  1 drivers
L_0000023c180808b0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000023c1801ba60_0 .net/2u *"_ivl_29", 3 0, L_0000023c180808b0;  1 drivers
v0000023c1801bba0_0 .net *"_ivl_31", 0 0, L_0000023c1803ea90;  1 drivers
v0000023c1801bec0_0 .net *"_ivl_33", 32 0, L_0000023c1803d550;  1 drivers
L_0000023c180808f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801bf60_0 .net *"_ivl_36", 0 0, L_0000023c180808f8;  1 drivers
v0000023c1801c000_0 .net *"_ivl_37", 32 0, L_0000023c1803e3b0;  1 drivers
L_0000023c18080790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801c0a0_0 .net/2u *"_ivl_4", 0 0, L_0000023c18080790;  1 drivers
L_0000023c18080940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801c1e0_0 .net *"_ivl_40", 0 0, L_0000023c18080940;  1 drivers
v0000023c1801c280_0 .net *"_ivl_41", 32 0, L_0000023c1803f350;  1 drivers
L_0000023c18080988 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000023c1801c320_0 .net/2u *"_ivl_43", 3 0, L_0000023c18080988;  1 drivers
v0000023c1801c460_0 .net *"_ivl_45", 0 0, L_0000023c1803e1d0;  1 drivers
L_0000023c180809d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801d1b0_0 .net/2u *"_ivl_47", 0 0, L_0000023c180809d0;  1 drivers
v0000023c1801dbb0_0 .net *"_ivl_49", 31 0, L_0000023c17f9dcd0;  1 drivers
v0000023c1801dd90_0 .net *"_ivl_51", 32 0, L_0000023c1803e270;  1 drivers
L_0000023c18080a18 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0000023c1801e290_0 .net/2u *"_ivl_53", 3 0, L_0000023c18080a18;  1 drivers
v0000023c1801e970_0 .net *"_ivl_55", 0 0, L_0000023c1803d730;  1 drivers
L_0000023c18080a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801edd0_0 .net/2u *"_ivl_57", 0 0, L_0000023c18080a60;  1 drivers
v0000023c1801e6f0_0 .net *"_ivl_59", 31 0, L_0000023c17f9dd40;  1 drivers
v0000023c1801efb0_0 .net *"_ivl_6", 32 0, L_0000023c1803e4f0;  1 drivers
v0000023c1801eb50_0 .net *"_ivl_61", 32 0, L_0000023c1803f0d0;  1 drivers
L_0000023c18080aa8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000023c1801e650_0 .net/2u *"_ivl_63", 3 0, L_0000023c18080aa8;  1 drivers
v0000023c1801e790_0 .net *"_ivl_65", 0 0, L_0000023c1803dcd0;  1 drivers
L_0000023c18080af0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801ea10_0 .net/2u *"_ivl_67", 0 0, L_0000023c18080af0;  1 drivers
v0000023c1801e510_0 .net *"_ivl_69", 31 0, L_0000023c17f9daa0;  1 drivers
v0000023c1801e150_0 .net *"_ivl_71", 32 0, L_0000023c1803eb30;  1 drivers
L_0000023c18080b38 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0000023c1801ebf0_0 .net/2u *"_ivl_73", 3 0, L_0000023c18080b38;  1 drivers
v0000023c1801e830_0 .net *"_ivl_75", 0 0, L_0000023c1803e810;  1 drivers
L_0000023c18080b80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801e330_0 .net/2u *"_ivl_77", 0 0, L_0000023c18080b80;  1 drivers
v0000023c1801db10_0 .net *"_ivl_8", 32 0, L_0000023c1803f210;  1 drivers
v0000023c1801eab0_0 .net *"_ivl_80", 4 0, L_0000023c1803d5f0;  1 drivers
v0000023c1801d6b0_0 .net *"_ivl_81", 31 0, L_0000023c1803e310;  1 drivers
v0000023c1801dc50_0 .net *"_ivl_83", 32 0, L_0000023c1803d7d0;  1 drivers
L_0000023c18080bc8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000023c1801ec90_0 .net/2u *"_ivl_85", 3 0, L_0000023c18080bc8;  1 drivers
v0000023c1801e1f0_0 .net *"_ivl_87", 0 0, L_0000023c1803d9b0;  1 drivers
L_0000023c18080c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c1801ed30_0 .net/2u *"_ivl_89", 0 0, L_0000023c18080c10;  1 drivers
v0000023c1801d890_0 .net *"_ivl_92", 4 0, L_0000023c1803e590;  1 drivers
v0000023c1801ef10_0 .net *"_ivl_93", 31 0, L_0000023c1803f030;  1 drivers
v0000023c1801dcf0_0 .net *"_ivl_95", 32 0, L_0000023c1803ee50;  1 drivers
L_0000023c18080c58 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0000023c1801e010_0 .net/2u *"_ivl_97", 3 0, L_0000023c18080c58;  1 drivers
v0000023c1801e470_0 .net *"_ivl_99", 0 0, L_0000023c1803e770;  1 drivers
v0000023c1801ee70_0 .net/s "inA", 31 0, L_0000023c1803b9d0;  alias, 1 drivers
v0000023c1801d750_0 .net/s "inB", 31 0, L_0000023c1803b4d0;  alias, 1 drivers
v0000023c1801d110_0 .net "op", 3 0, v0000023c17fb8840_0;  alias, 1 drivers
v0000023c1801e3d0_0 .net "out", 31 0, L_0000023c1803ff30;  alias, 1 drivers
v0000023c1801ded0_0 .net "out_val", 31 0, L_0000023c1803e630;  1 drivers
v0000023c1801de30_0 .net "overflow", 0 0, L_0000023c1803e6d0;  alias, 1 drivers
v0000023c1801d7f0_0 .net "unsigned_sub", 32 0, L_0000023c1803d190;  1 drivers
v0000023c1801d250_0 .net "zero", 0 0, L_0000023c1803fb70;  alias, 1 drivers
L_0000023c1803f7b0 .concat [ 32 1 0 0], L_0000023c1803b9d0, L_0000023c18080748;
L_0000023c1803e4f0 .concat [ 32 1 0 0], L_0000023c1803b4d0, L_0000023c18080790;
L_0000023c1803f210 .arith/sub 33, L_0000023c1803f7b0, L_0000023c1803e4f0;
L_0000023c1803d190 .concat [ 33 0 0 0], L_0000023c1803f210;
L_0000023c1803e6d0 .part L_0000023c1803fe90, 32, 1;
L_0000023c1803e630 .part L_0000023c1803fe90, 0, 32;
L_0000023c1803da50 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c180807d8;
L_0000023c1803f850 .concat [ 32 1 0 0], L_0000023c1803b9d0, L_0000023c18080820;
L_0000023c1803ef90 .concat [ 32 1 0 0], L_0000023c1803b4d0, L_0000023c18080868;
L_0000023c1803f2b0 .arith/sum 33, L_0000023c1803f850, L_0000023c1803ef90;
L_0000023c1803ea90 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c180808b0;
L_0000023c1803d550 .concat [ 32 1 0 0], L_0000023c1803b9d0, L_0000023c180808f8;
L_0000023c1803e3b0 .concat [ 32 1 0 0], L_0000023c1803b4d0, L_0000023c18080940;
L_0000023c1803f350 .arith/sub 33, L_0000023c1803d550, L_0000023c1803e3b0;
L_0000023c1803e1d0 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c18080988;
L_0000023c1803e270 .concat [ 32 1 0 0], L_0000023c17f9dcd0, L_0000023c180809d0;
L_0000023c1803d730 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c18080a18;
L_0000023c1803f0d0 .concat [ 32 1 0 0], L_0000023c17f9dd40, L_0000023c18080a60;
L_0000023c1803dcd0 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c18080aa8;
L_0000023c1803eb30 .concat [ 32 1 0 0], L_0000023c17f9daa0, L_0000023c18080af0;
L_0000023c1803e810 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c18080b38;
L_0000023c1803d5f0 .part L_0000023c1803b4d0, 0, 5;
L_0000023c1803e310 .shift/l 32, L_0000023c1803b9d0, L_0000023c1803d5f0;
L_0000023c1803d7d0 .concat [ 32 1 0 0], L_0000023c1803e310, L_0000023c18080b80;
L_0000023c1803d9b0 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c18080bc8;
L_0000023c1803e590 .part L_0000023c1803b4d0, 0, 5;
L_0000023c1803f030 .shift/r 32, L_0000023c1803b9d0, L_0000023c1803e590;
L_0000023c1803ee50 .concat [ 32 1 0 0], L_0000023c1803f030, L_0000023c18080c10;
L_0000023c1803e770 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c18080c58;
L_0000023c1803f3f0 .part L_0000023c1803b4d0, 0, 5;
L_0000023c1803d230 .shift/rs 32, L_0000023c1803b9d0, L_0000023c1803f3f0;
L_0000023c1803e9f0 .concat [ 32 0 0 0], L_0000023c1803d230;
L_0000023c1803f8f0 .concat [ 32 1 0 0], L_0000023c1803e9f0, L_0000023c18080ca0;
L_0000023c1803d870 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c18080ce8;
L_0000023c1803e8b0 .cmp/gt.s 32, L_0000023c1803b4d0, L_0000023c1803b9d0;
L_0000023c1803e090 .functor MUXZ 32, L_0000023c18080dc0, L_0000023c18080d78, L_0000023c1803e8b0, C4<>;
L_0000023c1803e450 .concat [ 32 1 0 0], L_0000023c1803e090, L_0000023c18080d30;
L_0000023c1803dc30 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c18080e08;
L_0000023c1803f5d0 .cmp/gt 32, L_0000023c1803b4d0, L_0000023c1803b9d0;
L_0000023c1803e950 .functor MUXZ 32, L_0000023c18080ee0, L_0000023c18080e98, L_0000023c1803f5d0, C4<>;
L_0000023c1803f490 .concat [ 32 1 0 0], L_0000023c1803e950, L_0000023c18080e50;
L_0000023c1803ebd0 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c18080f28;
L_0000023c1803db90 .part L_0000023c1803d190, 1, 32;
L_0000023c1803df50 .concat [ 32 1 0 0], L_0000023c1803db90, L_0000023c18080f70;
L_0000023c1803ec70 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c18080fb8;
L_0000023c1803f170 .part L_0000023c1803b4d0, 12, 20;
L_0000023c1803f530 .concat [ 12 20 1 0], L_0000023c18081048, L_0000023c1803f170, L_0000023c18081000;
L_0000023c1803ed10 .cmp/eq 4, v0000023c17fb8840_0, L_0000023c18081090;
L_0000023c1803edb0 .concat [ 32 1 0 0], L_0000023c1803b9d0, L_0000023c180810d8;
L_0000023c1803eef0 .part L_0000023c1803b4d0, 12, 20;
L_0000023c1803f670 .concat [ 12 20 0 0], L_0000023c18081120, L_0000023c1803eef0;
L_0000023c1803d2d0 .concat [ 32 1 0 0], L_0000023c1803f670, L_0000023c18081168;
L_0000023c1803f710 .arith/sum 33, L_0000023c1803edb0, L_0000023c1803d2d0;
L_0000023c1803daf0 .functor MUXZ 33, L_0000023c180811b0, L_0000023c1803f710, L_0000023c1803ed10, C4<>;
L_0000023c1803e130 .functor MUXZ 33, L_0000023c1803daf0, L_0000023c1803f530, L_0000023c1803ec70, C4<>;
L_0000023c1803d910 .functor MUXZ 33, L_0000023c1803e130, L_0000023c1803df50, L_0000023c1803ebd0, C4<>;
L_0000023c1803d370 .functor MUXZ 33, L_0000023c1803d910, L_0000023c1803f490, L_0000023c1803dc30, C4<>;
L_0000023c1803dff0 .functor MUXZ 33, L_0000023c1803d370, L_0000023c1803e450, L_0000023c1803d870, C4<>;
L_0000023c1803d410 .functor MUXZ 33, L_0000023c1803dff0, L_0000023c1803f8f0, L_0000023c1803e770, C4<>;
L_0000023c1803d4b0 .functor MUXZ 33, L_0000023c1803d410, L_0000023c1803ee50, L_0000023c1803d9b0, C4<>;
L_0000023c1803d690 .functor MUXZ 33, L_0000023c1803d4b0, L_0000023c1803d7d0, L_0000023c1803e810, C4<>;
L_0000023c1803dd70 .functor MUXZ 33, L_0000023c1803d690, L_0000023c1803eb30, L_0000023c1803dcd0, C4<>;
L_0000023c1803de10 .functor MUXZ 33, L_0000023c1803dd70, L_0000023c1803f0d0, L_0000023c1803d730, C4<>;
L_0000023c1803deb0 .functor MUXZ 33, L_0000023c1803de10, L_0000023c1803e270, L_0000023c1803e1d0, C4<>;
L_0000023c1803fd50 .functor MUXZ 33, L_0000023c1803deb0, L_0000023c1803f350, L_0000023c1803ea90, C4<>;
L_0000023c1803fe90 .functor MUXZ 33, L_0000023c1803fd50, L_0000023c1803f2b0, L_0000023c1803da50, C4<>;
L_0000023c1803fb70 .cmp/eq 32, L_0000023c1803ff30, L_0000023c180811f8;
L_0000023c1803fc10 .part L_0000023c1803e630, 31, 1;
L_0000023c1803ff30 .concat [ 32 0 0 0], L_0000023c1803e630;
S_0000023c17e44410 .scope module, "cpu_regs" "RegFile" 6 198, 14 7 0, S_0000023c17e79440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_0000023c180802c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9c840 .functor XNOR 1, v0000023c18025260_0, L_0000023c180802c8, C4<0>, C4<0>;
L_0000023c17f9d4f0 .functor AND 1, L_0000023c17f9c840, L_0000023c1803c010, C4<1>, C4<1>;
L_0000023c17f9d410 .functor AND 1, L_0000023c17f9d4f0, L_0000023c1803b610, C4<1>, C4<1>;
L_0000023c180803a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9cf40 .functor XNOR 1, v0000023c18025260_0, L_0000023c180803a0, C4<0>, C4<0>;
L_0000023c17f9cfb0 .functor AND 1, L_0000023c17f9cf40, L_0000023c1803bb10, C4<1>, C4<1>;
L_0000023c17f9d560 .functor AND 1, L_0000023c17f9cfb0, L_0000023c1803acb0, C4<1>, C4<1>;
v0000023c1801e5b0_0 .net/2u *"_ivl_0", 0 0, L_0000023c180802c8;  1 drivers
v0000023c1801d9d0_0 .net *"_ivl_10", 0 0, L_0000023c1803b610;  1 drivers
v0000023c1801da70_0 .net *"_ivl_13", 0 0, L_0000023c17f9d410;  1 drivers
v0000023c1801d2f0_0 .net *"_ivl_14", 31 0, L_0000023c1803b890;  1 drivers
v0000023c1801d390_0 .net *"_ivl_16", 6 0, L_0000023c1803ce70;  1 drivers
L_0000023c18080358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c1801df70_0 .net *"_ivl_19", 1 0, L_0000023c18080358;  1 drivers
v0000023c1801e0b0_0 .net *"_ivl_2", 0 0, L_0000023c17f9c840;  1 drivers
v0000023c1801e8d0_0 .net/2u *"_ivl_22", 0 0, L_0000023c180803a0;  1 drivers
v0000023c1801d430_0 .net *"_ivl_24", 0 0, L_0000023c17f9cf40;  1 drivers
v0000023c1801d4d0_0 .net *"_ivl_26", 0 0, L_0000023c1803bb10;  1 drivers
v0000023c1801d570_0 .net *"_ivl_29", 0 0, L_0000023c17f9cfb0;  1 drivers
L_0000023c180803e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023c1801d610_0 .net/2u *"_ivl_30", 4 0, L_0000023c180803e8;  1 drivers
v0000023c18022bf0_0 .net *"_ivl_32", 0 0, L_0000023c1803acb0;  1 drivers
v0000023c18021930_0 .net *"_ivl_35", 0 0, L_0000023c17f9d560;  1 drivers
v0000023c18022ab0_0 .net *"_ivl_36", 31 0, L_0000023c1803cb50;  1 drivers
v0000023c18022f10_0 .net *"_ivl_38", 6 0, L_0000023c1803b070;  1 drivers
v0000023c18022fb0_0 .net *"_ivl_4", 0 0, L_0000023c1803c010;  1 drivers
L_0000023c18080430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c18021f70_0 .net *"_ivl_41", 1 0, L_0000023c18080430;  1 drivers
v0000023c18022b50_0 .net *"_ivl_7", 0 0, L_0000023c17f9d4f0;  1 drivers
L_0000023c18080310 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023c18021cf0_0 .net/2u *"_ivl_8", 4 0, L_0000023c18080310;  1 drivers
v0000023c18022c90_0 .net "clock", 0 0, L_0000023c1803c790;  alias, 1 drivers
v0000023c18022d30 .array "data", 0 31, 31 0;
v0000023c18022010_0 .var/i "i", 31 0;
v0000023c18022970_0 .net "raA", 4 0, L_0000023c1803c290;  alias, 1 drivers
v0000023c18022dd0_0 .net "raB", 4 0, L_0000023c1803bbb0;  alias, 1 drivers
v0000023c18021ed0_0 .net "rdA", 31 0, L_0000023c1803c0b0;  alias, 1 drivers
v0000023c18022a10_0 .net "rdB", 31 0, L_0000023c1803b1b0;  alias, 1 drivers
v0000023c18022330_0 .net "reset", 0 0, v0000023c18037560_0;  alias, 1 drivers
v0000023c18022e70_0 .net "wa", 4 0, v0000023c180258a0_0;  alias, 1 drivers
v0000023c180219d0_0 .net "wd", 31 0, L_0000023c1803a5d0;  alias, 1 drivers
v0000023c180225b0_0 .net "wen", 0 0, v0000023c18025260_0;  alias, 1 drivers
E_0000023c17fa72b0/0 .event negedge, v0000023c18022330_0;
E_0000023c17fa72b0/1 .event posedge, v0000023c17fb8fc0_0;
E_0000023c17fa72b0 .event/or E_0000023c17fa72b0/0, E_0000023c17fa72b0/1;
L_0000023c1803c010 .cmp/eq 5, v0000023c180258a0_0, L_0000023c1803c290;
L_0000023c1803b610 .cmp/ne 5, v0000023c180258a0_0, L_0000023c18080310;
L_0000023c1803b890 .array/port v0000023c18022d30, L_0000023c1803ce70;
L_0000023c1803ce70 .concat [ 5 2 0 0], L_0000023c1803c290, L_0000023c18080358;
L_0000023c1803c0b0 .functor MUXZ 32, L_0000023c1803b890, L_0000023c1803a5d0, L_0000023c17f9d410, C4<>;
L_0000023c1803bb10 .cmp/eq 5, v0000023c180258a0_0, L_0000023c1803bbb0;
L_0000023c1803acb0 .cmp/ne 5, v0000023c180258a0_0, L_0000023c180803e8;
L_0000023c1803cb50 .array/port v0000023c18022d30, L_0000023c1803b070;
L_0000023c1803b070 .concat [ 5 2 0 0], L_0000023c1803bbb0, L_0000023c18080430;
L_0000023c1803b1b0 .functor MUXZ 32, L_0000023c1803cb50, L_0000023c1803a5d0, L_0000023c17f9d560, C4<>;
S_0000023c17e445a0 .scope module, "mem_read_selector" "mem_read_selector" 6 486, 15 4 0, S_0000023c17e79440;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "mem_select";
    .port_info 1 /INPUT 32 "DMemOut";
    .port_info 2 /INPUT 2 "byte_index";
    .port_info 3 /OUTPUT 32 "out";
L_0000023c180813a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023c17f9ddb0 .functor XNOR 1, L_0000023c18038e10, L_0000023c180813a8, C4<0>, C4<0>;
v0000023c18021d90_0 .net "DMemOut", 31 0, v0000023c18023820_0;  1 drivers
L_0000023c180812d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c18021c50_0 .net/2u *"_ivl_0", 1 0, L_0000023c180812d0;  1 drivers
v0000023c18021a70_0 .net *"_ivl_11", 7 0, L_0000023c18039450;  1 drivers
L_0000023c18081360 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023c180223d0_0 .net/2u *"_ivl_12", 1 0, L_0000023c18081360;  1 drivers
v0000023c18022290_0 .net *"_ivl_14", 0 0, L_0000023c1803a030;  1 drivers
v0000023c180221f0_0 .net *"_ivl_17", 7 0, L_0000023c180384b0;  1 drivers
v0000023c18021b10_0 .net *"_ivl_19", 7 0, L_0000023c18038910;  1 drivers
v0000023c18021bb0_0 .net *"_ivl_2", 0 0, L_0000023c1803f990;  1 drivers
v0000023c18021e30_0 .net *"_ivl_20", 7 0, L_0000023c180387d0;  1 drivers
v0000023c180220b0_0 .net *"_ivl_22", 7 0, L_0000023c1803a530;  1 drivers
v0000023c18022790_0 .net *"_ivl_27", 0 0, L_0000023c18038e10;  1 drivers
v0000023c18022150_0 .net/2u *"_ivl_28", 0 0, L_0000023c180813a8;  1 drivers
v0000023c18022470_0 .net *"_ivl_30", 0 0, L_0000023c17f9ddb0;  1 drivers
v0000023c18022510_0 .net *"_ivl_33", 15 0, L_0000023c18039090;  1 drivers
v0000023c18022650_0 .net *"_ivl_35", 15 0, L_0000023c18038370;  1 drivers
v0000023c180226f0_0 .net *"_ivl_5", 7 0, L_0000023c1803fa30;  1 drivers
L_0000023c18081318 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023c18022830_0 .net/2u *"_ivl_6", 1 0, L_0000023c18081318;  1 drivers
v0000023c180228d0_0 .net *"_ivl_8", 0 0, L_0000023c1803fad0;  1 drivers
v0000023c1801fd10_0 .net "byte_index", 1 0, L_0000023c18038a50;  1 drivers
v0000023c18021070_0 .net "byte_sel", 7 0, L_0000023c1803a170;  1 drivers
v0000023c180211b0_0 .net "half", 15 0, L_0000023c18038410;  1 drivers
v0000023c1801fa90_0 .net "mem_select", 2 0, v0000023c18024540_0;  1 drivers
v0000023c18021750_0 .var "out", 31 0;
E_0000023c17fa72f0 .event anyedge, v0000023c1801fa90_0, v0000023c18021070_0, v0000023c180211b0_0, v0000023c18021d90_0;
L_0000023c1803f990 .cmp/eq 2, L_0000023c18038a50, L_0000023c180812d0;
L_0000023c1803fa30 .part v0000023c18023820_0, 0, 8;
L_0000023c1803fad0 .cmp/eq 2, L_0000023c18038a50, L_0000023c18081318;
L_0000023c18039450 .part v0000023c18023820_0, 8, 8;
L_0000023c1803a030 .cmp/eq 2, L_0000023c18038a50, L_0000023c18081360;
L_0000023c180384b0 .part v0000023c18023820_0, 16, 8;
L_0000023c18038910 .part v0000023c18023820_0, 24, 8;
L_0000023c180387d0 .functor MUXZ 8, L_0000023c18038910, L_0000023c180384b0, L_0000023c1803a030, C4<>;
L_0000023c1803a530 .functor MUXZ 8, L_0000023c180387d0, L_0000023c18039450, L_0000023c1803fad0, C4<>;
L_0000023c1803a170 .functor MUXZ 8, L_0000023c1803a530, L_0000023c1803fa30, L_0000023c1803f990, C4<>;
L_0000023c18038e10 .part L_0000023c18038a50, 1, 1;
L_0000023c18039090 .part v0000023c18023820_0, 0, 16;
L_0000023c18038370 .part v0000023c18023820_0, 16, 16;
L_0000023c18038410 .functor MUXZ 16, L_0000023c18038370, L_0000023c18039090, L_0000023c17f9ddb0, C4<>;
S_0000023c17dfef80 .scope module, "mem_write_selector" "mem_write_selector" 6 433, 16 4 0, S_0000023c17e79440;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "mem_select";
    .port_info 1 /INPUT 32 "ALUin";
    .port_info 2 /INPUT 2 "offset";
    .port_info 3 /OUTPUT 4 "byte_select_vector";
    .port_info 4 /OUTPUT 32 "out";
v0000023c1801f130_0 .net "ALUin", 31 0, v0000023c18020030_0;  1 drivers
v0000023c180200d0_0 .var "byte_select_vector", 3 0;
v0000023c180205d0_0 .net "mem_select", 2 0, v0000023c18020850_0;  alias, 1 drivers
v0000023c180208f0_0 .net "offset", 1 0, L_0000023c18040070;  1 drivers
v0000023c18021110_0 .var "out", 31 0;
E_0000023c17fa73b0 .event anyedge, v0000023c17fb8340_0, v0000023c180208f0_0, v0000023c1801f130_0;
E_0000023c17fa73f0 .event anyedge, v0000023c17fb8340_0, v0000023c180208f0_0;
S_0000023c17dff110 .scope module, "signExtendUnit" "signExtend" 6 188, 17 4 0, S_0000023c17e79440;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /OUTPUT 32 "imm_i";
    .port_info 2 /OUTPUT 32 "imm_s";
    .port_info 3 /OUTPUT 32 "imm_b";
    .port_info 4 /OUTPUT 32 "imm_u";
    .port_info 5 /OUTPUT 32 "imm_j";
v0000023c18020cb0_0 .net *"_ivl_1", 0 0, L_0000023c1803a990;  1 drivers
v0000023c180214d0_0 .net *"_ivl_11", 0 0, L_0000023c1803afd0;  1 drivers
v0000023c1801f810_0 .net *"_ivl_12", 19 0, L_0000023c1803c5b0;  1 drivers
v0000023c1801fdb0_0 .net *"_ivl_15", 6 0, L_0000023c1803be30;  1 drivers
v0000023c18021250_0 .net *"_ivl_17", 4 0, L_0000023c1803c970;  1 drivers
v0000023c180217f0_0 .net *"_ivl_2", 0 0, L_0000023c1803b930;  1 drivers
v0000023c18020a30_0 .net *"_ivl_21", 0 0, L_0000023c1803c330;  1 drivers
v0000023c1801f4f0_0 .net *"_ivl_22", 19 0, L_0000023c1803c470;  1 drivers
v0000023c1801fef0_0 .net *"_ivl_25", 0 0, L_0000023c1803bed0;  1 drivers
v0000023c1801f310_0 .net *"_ivl_27", 5 0, L_0000023c1803cdd0;  1 drivers
v0000023c1801f3b0_0 .net *"_ivl_29", 3 0, L_0000023c1803cab0;  1 drivers
L_0000023c180801f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c18020c10_0 .net/2u *"_ivl_30", 0 0, L_0000023c180801f0;  1 drivers
v0000023c18020f30_0 .net *"_ivl_35", 19 0, L_0000023c1803c6f0;  1 drivers
L_0000023c18080238 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c18021610_0 .net/2u *"_ivl_36", 11 0, L_0000023c18080238;  1 drivers
v0000023c18021890_0 .net *"_ivl_4", 19 0, L_0000023c1803b7f0;  1 drivers
v0000023c1801fb30_0 .net *"_ivl_41", 0 0, L_0000023c1803cfb0;  1 drivers
v0000023c18020e90_0 .net *"_ivl_42", 11 0, L_0000023c1803c650;  1 drivers
v0000023c1801f1d0_0 .net *"_ivl_45", 7 0, L_0000023c1803c8d0;  1 drivers
v0000023c18020fd0_0 .net *"_ivl_47", 0 0, L_0000023c1803b2f0;  1 drivers
v0000023c18020170_0 .net *"_ivl_49", 5 0, L_0000023c1803cbf0;  1 drivers
v0000023c180212f0_0 .net *"_ivl_51", 3 0, L_0000023c1803bf70;  1 drivers
L_0000023c18080280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c18021390_0 .net/2u *"_ivl_52", 0 0, L_0000023c18080280;  1 drivers
v0000023c18020210_0 .net *"_ivl_7", 11 0, L_0000023c1803bc50;  1 drivers
v0000023c18020670_0 .net "imm_b", 31 0, L_0000023c1803ab70;  alias, 1 drivers
v0000023c1801f270_0 .net "imm_i", 31 0, L_0000023c1803c510;  alias, 1 drivers
v0000023c1801f450_0 .net "imm_j", 31 0, L_0000023c1803ac10;  alias, 1 drivers
v0000023c1801f590_0 .net "imm_s", 31 0, L_0000023c1803c830;  alias, 1 drivers
v0000023c18020ad0_0 .net "imm_u", 31 0, L_0000023c1803ba70;  alias, 1 drivers
v0000023c1801f9f0_0 .net "instr", 24 0, L_0000023c1803cc90;  1 drivers
L_0000023c1803a990 .part L_0000023c1803cc90, 24, 1;
L_0000023c1803b930 .concat [ 1 0 0 0], L_0000023c1803a990;
LS_0000023c1803b7f0_0_0 .concat [ 1 1 1 1], L_0000023c1803b930, L_0000023c1803b930, L_0000023c1803b930, L_0000023c1803b930;
LS_0000023c1803b7f0_0_4 .concat [ 1 1 1 1], L_0000023c1803b930, L_0000023c1803b930, L_0000023c1803b930, L_0000023c1803b930;
LS_0000023c1803b7f0_0_8 .concat [ 1 1 1 1], L_0000023c1803b930, L_0000023c1803b930, L_0000023c1803b930, L_0000023c1803b930;
LS_0000023c1803b7f0_0_12 .concat [ 1 1 1 1], L_0000023c1803b930, L_0000023c1803b930, L_0000023c1803b930, L_0000023c1803b930;
LS_0000023c1803b7f0_0_16 .concat [ 1 1 1 1], L_0000023c1803b930, L_0000023c1803b930, L_0000023c1803b930, L_0000023c1803b930;
LS_0000023c1803b7f0_1_0 .concat [ 4 4 4 4], LS_0000023c1803b7f0_0_0, LS_0000023c1803b7f0_0_4, LS_0000023c1803b7f0_0_8, LS_0000023c1803b7f0_0_12;
LS_0000023c1803b7f0_1_4 .concat [ 4 0 0 0], LS_0000023c1803b7f0_0_16;
L_0000023c1803b7f0 .concat [ 16 4 0 0], LS_0000023c1803b7f0_1_0, LS_0000023c1803b7f0_1_4;
L_0000023c1803bc50 .part L_0000023c1803cc90, 13, 12;
L_0000023c1803c510 .concat [ 12 20 0 0], L_0000023c1803bc50, L_0000023c1803b7f0;
L_0000023c1803afd0 .part L_0000023c1803cc90, 24, 1;
LS_0000023c1803c5b0_0_0 .concat [ 1 1 1 1], L_0000023c1803afd0, L_0000023c1803afd0, L_0000023c1803afd0, L_0000023c1803afd0;
LS_0000023c1803c5b0_0_4 .concat [ 1 1 1 1], L_0000023c1803afd0, L_0000023c1803afd0, L_0000023c1803afd0, L_0000023c1803afd0;
LS_0000023c1803c5b0_0_8 .concat [ 1 1 1 1], L_0000023c1803afd0, L_0000023c1803afd0, L_0000023c1803afd0, L_0000023c1803afd0;
LS_0000023c1803c5b0_0_12 .concat [ 1 1 1 1], L_0000023c1803afd0, L_0000023c1803afd0, L_0000023c1803afd0, L_0000023c1803afd0;
LS_0000023c1803c5b0_0_16 .concat [ 1 1 1 1], L_0000023c1803afd0, L_0000023c1803afd0, L_0000023c1803afd0, L_0000023c1803afd0;
LS_0000023c1803c5b0_1_0 .concat [ 4 4 4 4], LS_0000023c1803c5b0_0_0, LS_0000023c1803c5b0_0_4, LS_0000023c1803c5b0_0_8, LS_0000023c1803c5b0_0_12;
LS_0000023c1803c5b0_1_4 .concat [ 4 0 0 0], LS_0000023c1803c5b0_0_16;
L_0000023c1803c5b0 .concat [ 16 4 0 0], LS_0000023c1803c5b0_1_0, LS_0000023c1803c5b0_1_4;
L_0000023c1803be30 .part L_0000023c1803cc90, 18, 7;
L_0000023c1803c970 .part L_0000023c1803cc90, 0, 5;
L_0000023c1803c830 .concat [ 5 7 20 0], L_0000023c1803c970, L_0000023c1803be30, L_0000023c1803c5b0;
L_0000023c1803c330 .part L_0000023c1803cc90, 24, 1;
LS_0000023c1803c470_0_0 .concat [ 1 1 1 1], L_0000023c1803c330, L_0000023c1803c330, L_0000023c1803c330, L_0000023c1803c330;
LS_0000023c1803c470_0_4 .concat [ 1 1 1 1], L_0000023c1803c330, L_0000023c1803c330, L_0000023c1803c330, L_0000023c1803c330;
LS_0000023c1803c470_0_8 .concat [ 1 1 1 1], L_0000023c1803c330, L_0000023c1803c330, L_0000023c1803c330, L_0000023c1803c330;
LS_0000023c1803c470_0_12 .concat [ 1 1 1 1], L_0000023c1803c330, L_0000023c1803c330, L_0000023c1803c330, L_0000023c1803c330;
LS_0000023c1803c470_0_16 .concat [ 1 1 1 1], L_0000023c1803c330, L_0000023c1803c330, L_0000023c1803c330, L_0000023c1803c330;
LS_0000023c1803c470_1_0 .concat [ 4 4 4 4], LS_0000023c1803c470_0_0, LS_0000023c1803c470_0_4, LS_0000023c1803c470_0_8, LS_0000023c1803c470_0_12;
LS_0000023c1803c470_1_4 .concat [ 4 0 0 0], LS_0000023c1803c470_0_16;
L_0000023c1803c470 .concat [ 16 4 0 0], LS_0000023c1803c470_1_0, LS_0000023c1803c470_1_4;
L_0000023c1803bed0 .part L_0000023c1803cc90, 0, 1;
L_0000023c1803cdd0 .part L_0000023c1803cc90, 18, 6;
L_0000023c1803cab0 .part L_0000023c1803cc90, 1, 4;
LS_0000023c1803ab70_0_0 .concat [ 1 4 6 1], L_0000023c180801f0, L_0000023c1803cab0, L_0000023c1803cdd0, L_0000023c1803bed0;
LS_0000023c1803ab70_0_4 .concat [ 20 0 0 0], L_0000023c1803c470;
L_0000023c1803ab70 .concat [ 12 20 0 0], LS_0000023c1803ab70_0_0, LS_0000023c1803ab70_0_4;
L_0000023c1803c6f0 .part L_0000023c1803cc90, 5, 20;
L_0000023c1803ba70 .concat [ 12 20 0 0], L_0000023c18080238, L_0000023c1803c6f0;
L_0000023c1803cfb0 .part L_0000023c1803cc90, 24, 1;
LS_0000023c1803c650_0_0 .concat [ 1 1 1 1], L_0000023c1803cfb0, L_0000023c1803cfb0, L_0000023c1803cfb0, L_0000023c1803cfb0;
LS_0000023c1803c650_0_4 .concat [ 1 1 1 1], L_0000023c1803cfb0, L_0000023c1803cfb0, L_0000023c1803cfb0, L_0000023c1803cfb0;
LS_0000023c1803c650_0_8 .concat [ 1 1 1 1], L_0000023c1803cfb0, L_0000023c1803cfb0, L_0000023c1803cfb0, L_0000023c1803cfb0;
L_0000023c1803c650 .concat [ 4 4 4 0], LS_0000023c1803c650_0_0, LS_0000023c1803c650_0_4, LS_0000023c1803c650_0_8;
L_0000023c1803c8d0 .part L_0000023c1803cc90, 5, 8;
L_0000023c1803b2f0 .part L_0000023c1803cc90, 13, 1;
L_0000023c1803cbf0 .part L_0000023c1803cc90, 18, 6;
L_0000023c1803bf70 .part L_0000023c1803cc90, 14, 4;
LS_0000023c1803ac10_0_0 .concat [ 1 4 6 1], L_0000023c18080280, L_0000023c1803bf70, L_0000023c1803cbf0, L_0000023c1803b2f0;
LS_0000023c1803ac10_0_4 .concat [ 8 12 0 0], L_0000023c1803c8d0, L_0000023c1803c650;
L_0000023c1803ac10 .concat [ 12 20 0 0], LS_0000023c1803ac10_0_0, LS_0000023c1803ac10_0_4;
S_0000023c17de9810 .scope module, "mem" "memory" 3 79, 18 3 0, S_0000023c17fc4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 18 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /INPUT 18 "data_addr";
    .port_info 5 /INPUT 1 "ren";
    .port_info 6 /INPUT 1 "wen";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /INPUT 4 "byte_select_vector";
    .port_info 10 /OUTPUT 1 "ready";
P_0000023c17f6ad60 .param/l "STATE_FINISHED" 1 18 37, C4<11>;
P_0000023c17f6ad98 .param/l "STATE_IDLE" 1 18 34, C4<00>;
P_0000023c17f6add0 .param/l "STATE_READING" 1 18 35, C4<01>;
P_0000023c17f6ae08 .param/l "STATE_WRITING" 1 18 36, C4<10>;
P_0000023c17f6ae40 .param/l "data_size" 1 18 15, +C4<00000000000000000000010000000000>;
v0000023c1802f840_0 .net "PC", 17 0, L_0000023c1803a2b0;  1 drivers
v0000023c1802fc00_0 .net "byte_select_vector", 3 0, L_0000023c17f9bea0;  alias, 1 drivers
v0000023c1802f8e0_0 .net "clk", 0 0, L_0000023c1803c790;  alias, 1 drivers
v0000023c1802f980_0 .var "cnt", 4 0;
v0000023c18031500_0 .net "data_addr", 17 0, L_0000023c18038730;  1 drivers
v0000023c18030420_0 .net "data_in", 31 0, L_0000023c17f9cd80;  alias, 1 drivers
v0000023c1802f3e0 .array "data_mem", 0 1023, 31 0;
v0000023c1802f200_0 .var "data_out", 31 0;
v0000023c18031320_0 .var/i "i", 31 0;
v0000023c1802fd40_0 .var "instr", 31 0;
v0000023c18030ba0_0 .var "ready", 0 0;
v0000023c18030240_0 .net "ren", 0 0, v0000023c17fb9060_0;  alias, 1 drivers
v0000023c18030b00_0 .net "reset", 0 0, v0000023c18037560_0;  alias, 1 drivers
v0000023c1802fe80_0 .var "saved_data_addr", 19 0;
v0000023c180315a0_0 .var "state", 1 0;
v0000023c180309c0_0 .net "wen", 0 0, v0000023c17fb96a0_0;  alias, 1 drivers
S_0000023c180332f0 .scope module, "scr" "screen" 3 157, 19 2 0, S_0000023c17fc4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 10 "pixelAddress";
    .port_info 2 /INPUT 8 "pixelData";
    .port_info 3 /INOUT 1 "io_sda";
    .port_info 4 /OUTPUT 1 "io_scl";
P_0000023c17df09d0 .param/l "INST_READ_BYTE" 1 19 17, +C4<00000000000000000000000000000010>;
P_0000023c17df0a08 .param/l "INST_START_TX" 1 19 15, +C4<00000000000000000000000000000000>;
P_0000023c17df0a40 .param/l "INST_STOP_TX" 1 19 16, +C4<00000000000000000000000000000001>;
P_0000023c17df0a78 .param/l "INST_WRITE_BYTE" 1 19 18, +C4<00000000000000000000000000000011>;
P_0000023c17df0ab0 .param/l "STARTUP_WAIT" 0 19 4, C4<00000000100110001001011010000000>;
P_0000023c17df0ae8 .param/l "STATE_CHECK_FINISHED_INIT" 1 19 85, C4<011>;
P_0000023c17df0b20 .param/l "STATE_CHECK_IMG_FINISH" 1 19 87, C4<101>;
P_0000023c17df0b58 .param/l "STATE_DEBOUNCE" 1 19 88, C4<110>;
P_0000023c17df0b90 .param/l "STATE_ERROR" 1 19 89, C4<111>;
P_0000023c17df0bc8 .param/l "STATE_IDLE" 1 19 82, C4<000>;
P_0000023c17df0c00 .param/l "STATE_INIT" 1 19 83, C4<001>;
P_0000023c17df0c38 .param/l "STATE_LOAD_IMAGE" 1 19 86, C4<100>;
P_0000023c17df0c70 .param/l "STATE_WAIT_API" 1 19 84, C4<010>;
P_0000023c17df0ca8 .param/l "address" 0 19 5, C4<0111100>;
L_0000023c17ecb3e0 .functor BUFZ 1, v0000023c18032ae0_0, C4<0>, C4<0>, C4<0>;
L_0000023c180816c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c180324a0_0 .net/2u *"_ivl_2", 0 0, L_0000023c180816c0;  1 drivers
L_0000023c18081708 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023c18031dc0_0 .net/2u *"_ivl_6", 0 0, L_0000023c18081708;  1 drivers
L_0000023c18081750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c18032c20_0 .net/2u *"_ivl_8", 0 0, L_0000023c18081750;  1 drivers
v0000023c18032540_0 .net "api_complete", 0 0, v0000023c1802f340_0;  1 drivers
v0000023c18032cc0_0 .net "api_error", 0 0, v0000023c1802ff20_0;  1 drivers
v0000023c180325e0_0 .net "clk", 0 0, v0000023c18037920_0;  alias, 1 drivers
v0000023c18032720_0 .var "cmd", 7 0;
v0000023c18032d60_0 .var "commandIndex", 7 0;
v0000023c18031be0_0 .var "data", 7 0;
v0000023c18031d20_0 .var "data2", 7 0;
v0000023c18031c80_0 .net "dataToSend", 7 0, v0000023c1802fa20_0;  1 drivers
v0000023c18032900_0 .var "doubleData", 0 0;
v0000023c18032680_0 .var "en_api", 0 0;
v0000023c18032e00_0 .net "enableI2C", 0 0, v0000023c18031780_0;  1 drivers
v0000023c18031aa0_0 .net "i2c_complete", 0 0, v0000023c180306a0_0;  1 drivers
v0000023c18031e60_0 .net "i2c_error", 0 0, v0000023c18030920_0;  1 drivers
v0000023c180327c0_0 .var "initiated", 0 0;
v0000023c18032fe0_0 .net "instructionI2C", 1 0, v0000023c18030560_0;  1 drivers
v0000023c18031f00_0 .net "io_scl", 0 0, L_0000023c17ecb3e0;  alias, 1 drivers
v0000023c18032040_0 .net "io_sda", 0 0, L_0000023c18038c30;  alias, 1 drivers
v0000023c18032860_0 .net "isSending", 0 0, v0000023c18032360_0;  1 drivers
v0000023c180329a0_0 .var "next_state", 2 0;
v0000023c180320e0_0 .net "pixelAddress", 9 0, L_0000023c180389b0;  alias, 1 drivers
v0000023c18032180_0 .var "pixelCounter", 10 0;
v0000023c18032a40_0 .net "pixelData", 7 0, L_0000023c17f9dc60;  alias, 1 drivers
v0000023c18032220_0 .var "processStarted", 0 0;
v0000023c18032ea0_0 .net "sdaIn", 0 0, L_0000023c180398b0;  1 drivers
v0000023c180322c0_0 .net "sdaOut", 0 0, v0000023c18031b40_0;  1 drivers
v0000023c18032f40_0 .var "state", 2 0;
v0000023c18031960_0 .net "testscl", 0 0, v0000023c18032ae0_0;  1 drivers
v0000023c18031a00_0 .var "txCounter", 24 0;
L_0000023c180389b0 .part v0000023c18032180_0, 0, 10;
L_0000023c18038c30 .functor MUXZ 1, L_0000023c180816c0, v0000023c18031b40_0, v0000023c18032360_0, C4<>;
L_0000023c180398b0 .functor MUXZ 1, L_0000023c18081750, L_0000023c18081708, L_0000023c18038c30, C4<>;
S_0000023c180337a0 .scope module, "i2c_api_inst" "i2c_api" 19 64, 20 1 0, S_0000023c180332f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 8 "data2";
    .port_info 3 /INPUT 7 "address";
    .port_info 4 /INPUT 8 "cmd";
    .port_info 5 /INPUT 1 "enable";
    .port_info 6 /INPUT 1 "doubleData";
    .port_info 7 /OUTPUT 2 "instruction";
    .port_info 8 /OUTPUT 1 "enable_i2c";
    .port_info 9 /OUTPUT 1 "api_complete";
    .port_info 10 /OUTPUT 8 "byteToSend";
    .port_info 11 /INPUT 1 "i2c_error";
    .port_info 12 /OUTPUT 1 "error";
    .port_info 13 /INPUT 1 "i2c_complete";
P_0000023c17de99a0 .param/l "INST_READ_BYTE" 1 20 20, +C4<00000000000000000000000000000010>;
P_0000023c17de99d8 .param/l "INST_START_TX" 1 20 18, +C4<00000000000000000000000000000000>;
P_0000023c17de9a10 .param/l "INST_STOP_TX" 1 20 19, +C4<00000000000000000000000000000001>;
P_0000023c17de9a48 .param/l "INST_WRITE_BYTE" 1 20 21, +C4<00000000000000000000000000000011>;
P_0000023c17de9a80 .param/l "STATE_ADDR" 1 20 26, +C4<00000000000000000000000000000010>;
P_0000023c17de9ab8 .param/l "STATE_CMD" 1 20 27, +C4<00000000000000000000000000000011>;
P_0000023c17de9af0 .param/l "STATE_DATA" 1 20 28, +C4<00000000000000000000000000000100>;
P_0000023c17de9b28 .param/l "STATE_DATA2" 1 20 31, +C4<00000000000000000000000000000111>;
P_0000023c17de9b60 .param/l "STATE_IDLE" 1 20 24, +C4<00000000000000000000000000000000>;
P_0000023c17de9b98 .param/l "STATE_START_TX" 1 20 25, +C4<00000000000000000000000000000001>;
P_0000023c17de9bd0 .param/l "STATE_STOP" 1 20 29, +C4<00000000000000000000000000000101>;
P_0000023c17de9c08 .param/l "STATE_WAIT_FOR_I2C" 1 20 30, +C4<00000000000000000000000000000110>;
L_0000023c18081798 .functor BUFT 1, C4<0111100>, C4<0>, C4<0>, C4<0>;
v0000023c180304c0_0 .net "address", 6 0, L_0000023c18081798;  1 drivers
v0000023c1802f340_0 .var "api_complete", 0 0;
v0000023c1802fa20_0 .var "byteToSend", 7 0;
v0000023c1802fb60_0 .net "clk", 0 0, v0000023c18037920_0;  alias, 1 drivers
v0000023c180316e0_0 .net "cmd", 7 0, v0000023c18032720_0;  1 drivers
v0000023c18031640_0 .net "data", 7 0, v0000023c18031be0_0;  1 drivers
v0000023c18030a60_0 .net "data2", 7 0, v0000023c18031d20_0;  1 drivers
v0000023c180302e0_0 .net "doubleData", 0 0, v0000023c18032900_0;  1 drivers
v0000023c1802f660_0 .net "enable", 0 0, v0000023c18032680_0;  1 drivers
v0000023c18031780_0 .var "enable_i2c", 0 0;
v0000023c1802ff20_0 .var "error", 0 0;
v0000023c1802ffc0_0 .net "i2c_complete", 0 0, v0000023c180306a0_0;  alias, 1 drivers
v0000023c1802f480_0 .net "i2c_error", 0 0, v0000023c18030920_0;  alias, 1 drivers
v0000023c18030560_0 .var "instruction", 1 0;
v0000023c18030060_0 .var "next_state", 3 0;
v0000023c18030c40_0 .var "processStarted", 0 0;
v0000023c18030600_0 .var "state", 3 0;
E_0000023c17fa75f0 .event posedge, v0000023c1802fb60_0;
S_0000023c18033480 .scope module, "i2c_inst" "i2c" 19 43, 21 2 0, S_0000023c180332f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sdaIn";
    .port_info 2 /OUTPUT 1 "sdaOutReg";
    .port_info 3 /OUTPUT 1 "isSending";
    .port_info 4 /OUTPUT 1 "scl";
    .port_info 5 /INPUT 2 "instruction";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 8 "byteToSend";
    .port_info 8 /OUTPUT 8 "byteReceived";
    .port_info 9 /OUTPUT 1 "error";
    .port_info 10 /OUTPUT 1 "complete";
P_0000023c17de5ee0 .param/l "INST_READ_BYTE" 1 21 17, +C4<00000000000000000000000000000010>;
P_0000023c17de5f18 .param/l "INST_START_TX" 1 21 15, +C4<00000000000000000000000000000000>;
P_0000023c17de5f50 .param/l "INST_STOP_TX" 1 21 16, +C4<00000000000000000000000000000001>;
P_0000023c17de5f88 .param/l "INST_WRITE_BYTE" 1 21 18, +C4<00000000000000000000000000000011>;
P_0000023c17de5fc0 .param/l "STATE_DONE" 1 21 20, +C4<00000000000000000000000000000101>;
P_0000023c17de5ff8 .param/l "STATE_IDLE" 1 21 19, +C4<00000000000000000000000000000100>;
P_0000023c17de6030 .param/l "STATE_RCV_ACK" 1 21 22, +C4<00000000000000000000000000000111>;
P_0000023c17de6068 .param/l "STATE_SEND_ACK" 1 21 21, +C4<00000000000000000000000000000110>;
v0000023c18030ce0_0 .var "bitToSend", 2 0;
v0000023c18030d80_0 .var "byteReceived", 7 0;
v0000023c18030880_0 .net "byteToSend", 7 0, v0000023c1802fa20_0;  alias, 1 drivers
v0000023c18030e20_0 .net "clk", 0 0, v0000023c18037920_0;  alias, 1 drivers
v0000023c180307e0_0 .var "clockDivider", 6 0;
v0000023c180306a0_0 .var "complete", 0 0;
v0000023c18030740_0 .net "enable", 0 0, v0000023c18031780_0;  alias, 1 drivers
v0000023c18030920_0 .var "error", 0 0;
v0000023c18032400_0 .net "instruction", 1 0, v0000023c18030560_0;  alias, 1 drivers
v0000023c18032360_0 .var "isSending", 0 0;
v0000023c18032ae0_0 .var "scl", 0 0;
v0000023c18032b80_0 .net "sdaIn", 0 0, L_0000023c180398b0;  alias, 1 drivers
v0000023c18031b40_0 .var "sdaOutReg", 0 0;
v0000023c18031fa0_0 .var "state", 2 0;
S_0000023c18033610 .scope module, "text" "textEngine" 3 146, 22 1 0, S_0000023c17fc4070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "pixelAddress";
    .port_info 3 /INPUT 6 "char_write_addr";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 8 "char_write";
    .port_info 7 /OUTPUT 8 "pixelData";
    .port_info 8 /OUTPUT 1 "error";
L_0000023c17f9db10 .functor BUFZ 8, L_0000023c18039130, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000023c17f9dc60 .functor BUFZ 8, v0000023c18035940_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000023c17f205e0 .functor AND 1, L_0000023c18039f90, L_0000023c18039630, C4<1>, C4<1>;
v0000023c18034cc0_0 .net *"_ivl_0", 7 0, L_0000023c18039130;  1 drivers
v0000023c18035120_0 .net *"_ivl_11", 3 0, L_0000023c1803a710;  1 drivers
v0000023c180345e0_0 .net *"_ivl_17", 0 0, L_0000023c180396d0;  1 drivers
v0000023c18034ae0_0 .net *"_ivl_2", 7 0, L_0000023c180385f0;  1 drivers
v0000023c18035e40_0 .net *"_ivl_22", 31 0, L_0000023c18038cd0;  1 drivers
L_0000023c18081480 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c18034180_0 .net *"_ivl_25", 23 0, L_0000023c18081480;  1 drivers
L_0000023c180814c8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0000023c180342c0_0 .net/2u *"_ivl_26", 31 0, L_0000023c180814c8;  1 drivers
v0000023c18034540_0 .net *"_ivl_28", 0 0, L_0000023c18039f90;  1 drivers
v0000023c18036480_0 .net *"_ivl_30", 31 0, L_0000023c18038eb0;  1 drivers
L_0000023c18081510 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c18035f80_0 .net *"_ivl_33", 23 0, L_0000023c18081510;  1 drivers
L_0000023c18081558 .functor BUFT 1, C4<00000000000000000000000001111110>, C4<0>, C4<0>, C4<0>;
v0000023c18035ee0_0 .net/2u *"_ivl_34", 31 0, L_0000023c18081558;  1 drivers
v0000023c18036340_0 .net *"_ivl_36", 0 0, L_0000023c18039630;  1 drivers
v0000023c18035da0_0 .net *"_ivl_39", 0 0, L_0000023c17f205e0;  1 drivers
L_0000023c180815a0 .functor BUFT 1, C4<00100000>, C4<0>, C4<0>, C4<0>;
v0000023c180368e0_0 .net/2u *"_ivl_40", 7 0, L_0000023c180815a0;  1 drivers
L_0000023c18081438 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c180363e0_0 .net *"_ivl_5", 1 0, L_0000023c18081438;  1 drivers
v0000023c18034900_0 .net *"_ivl_9", 1 0, L_0000023c1803a670;  1 drivers
v0000023c18036020_0 .net "charAddress", 5 0, L_0000023c1803a490;  1 drivers
v0000023c18034360 .array "charMemory", 0 63, 7 0;
v0000023c18034b80_0 .net "charOutput", 7 0, L_0000023c17f9db10;  1 drivers
v0000023c18034720_0 .net "char_write", 7 0, L_0000023c1803a8f0;  1 drivers
v0000023c180349a0_0 .net "char_write_addr", 5 0, L_0000023c1803a0d0;  1 drivers
v0000023c18036520_0 .net "chosenChar", 7 0, L_0000023c18039810;  1 drivers
v0000023c18036660_0 .net "clk", 0 0, v0000023c18037920_0;  alias, 1 drivers
v0000023c180353a0_0 .net "columnAddress", 2 0, L_0000023c1803a7b0;  1 drivers
v0000023c18034400_0 .var "counter", 23 0;
v0000023c18035620_0 .var "error", 0 0;
v0000023c180365c0 .array "fontBuffer", 0 1519, 7 0;
v0000023c18034c20_0 .var/i "i", 31 0;
v0000023c18035940_0 .var "outputBuffer", 7 0;
v0000023c18035440_0 .net "pixelAddress", 9 0, L_0000023c180389b0;  alias, 1 drivers
v0000023c18035b20_0 .net "pixelData", 7 0, L_0000023c17f9dc60;  alias, 1 drivers
v0000023c180356c0_0 .net "ren", 0 0, v0000023c17fb9240_0;  alias, 1 drivers
v0000023c18036700_0 .net "reset", 0 0, v0000023c18037560_0;  alias, 1 drivers
v0000023c18036840_0 .net "topRow", 0 0, L_0000023c1803a210;  1 drivers
v0000023c180359e0_0 .net "wen", 0 0, v0000023c17fb92e0_0;  alias, 1 drivers
L_0000023c18039130 .array/port v0000023c18034360, L_0000023c180385f0;
L_0000023c180385f0 .concat [ 6 2 0 0], L_0000023c1803a490, L_0000023c18081438;
L_0000023c1803a670 .part L_0000023c180389b0, 8, 2;
L_0000023c1803a710 .part L_0000023c180389b0, 3, 4;
L_0000023c1803a490 .concat [ 4 2 0 0], L_0000023c1803a710, L_0000023c1803a670;
L_0000023c1803a7b0 .part L_0000023c180389b0, 0, 3;
L_0000023c180396d0 .part L_0000023c180389b0, 7, 1;
L_0000023c1803a210 .reduce/nor L_0000023c180396d0;
L_0000023c18038cd0 .concat [ 8 24 0 0], L_0000023c17f9db10, L_0000023c18081480;
L_0000023c18039f90 .cmp/ge 32, L_0000023c18038cd0, L_0000023c180814c8;
L_0000023c18038eb0 .concat [ 8 24 0 0], L_0000023c17f9db10, L_0000023c18081510;
L_0000023c18039630 .cmp/ge 32, L_0000023c18081558, L_0000023c18038eb0;
L_0000023c18039810 .functor MUXZ 8, L_0000023c180815a0, L_0000023c17f9db10, L_0000023c17f205e0, C4<>;
    .scope S_0000023c17e44410;
T_0 ;
    %wait E_0000023c17fa72b0;
    %load/vec4 v0000023c18022330_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c18022010_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000023c18022010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023c18022010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18022d30, 0, 4;
    %load/vec4 v0000023c18022010_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c18022010_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 256, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18022d30, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023c180225b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000023c18022e70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000023c180219d0_0;
    %load/vec4 v0000023c18022e70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18022d30, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023c17e795d0;
T_1 ;
    %wait E_0000023c17fa1570;
    %load/vec4 v0000023c17fb9b00_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c17fb8b60_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0000023c17fb85c0_0;
    %store/vec4 v0000023c17fb8b60_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0000023c17fb85c0_0;
    %store/vec4 v0000023c17fb8b60_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0000023c17fb85c0_0;
    %store/vec4 v0000023c17fb8b60_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0000023c17fb87a0_0;
    %store/vec4 v0000023c17fb8b60_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000023c17fb8700_0;
    %store/vec4 v0000023c17fb8b60_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0000023c17fb97e0_0;
    %store/vec4 v0000023c17fb8b60_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0000023c17fb9880_0;
    %store/vec4 v0000023c17fb8b60_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0000023c17fb9880_0;
    %store/vec4 v0000023c17fb8b60_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023c17e6cc90;
T_2 ;
    %wait E_0000023c17fa7270;
    %load/vec4 v0000023c18019ff0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f818c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f81e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f82fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f836c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a130_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023c17f83260_0, 0, 3;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f818c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f81e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f82fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f836c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a130_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023c17f83260_0, 0, 3;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f818c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f81e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17f82fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f836c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a130_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023c17f83260_0, 0, 3;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17f818c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17f81e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17f82fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f836c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a130_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023c17f83260_0, 0, 3;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f818c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f81e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f82fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17f836c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a130_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023c17f83260_0, 0, 3;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f818c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f81e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17f82fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f836c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a130_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023c17f83260_0, 0, 3;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f818c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f81e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f82fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17f83080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f836c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a130_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023c17f83260_0, 0, 3;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f818c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f81e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f82fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17f83580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f836c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a130_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023c17f83260_0, 0, 3;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f818c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f81e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17f82fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f836c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a130_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023c17f83260_0, 0, 3;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f818c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f81e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17f82fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f83580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17f836c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a130_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023c17f83260_0, 0, 3;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023c17e605b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801adb0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000023c17e605b0;
T_4 ;
    %wait E_0000023c17fa7770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801aef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801abd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c180190f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c180192d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801adb0_0, 0, 1;
    %load/vec4 v0000023c1801af90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801adb0_0, 0, 1;
    %load/vec4 v0000023c1801adb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c180192d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c180190f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801abd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019a50_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801a590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c180192d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c180190f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801abd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019a50_0, 0, 1;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023c1801a950_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0000023c18019550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801abd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019a50_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000023c18019b90_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0000023c1801a1d0_0;
    %load/vec4 v0000023c1801ac70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_4.10, 4;
    %load/vec4 v0000023c1801a1d0_0;
    %load/vec4 v0000023c180195f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.10;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1801abd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18019a50_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000023c18019690_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019a50_0, 0, 1;
T_4.11 ;
T_4.8 ;
T_4.5 ;
T_4.1 ;
    %load/vec4 v0000023c1801a8b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801a630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1801aef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18019a50_0, 0, 1;
T_4.13 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023c17e70fb0;
T_5 ;
    %wait E_0000023c17fa1170;
    %load/vec4 v0000023c17fb7f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v0000023c17fb9ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.18;
T_5.9 ;
    %load/vec4 v0000023c17fb8020_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.18;
T_5.14 ;
    %load/vec4 v0000023c17fb8020_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0000023c17fb9ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.30;
T_5.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.30;
T_5.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.30;
T_5.25 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.30;
T_5.26 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.30;
T_5.27 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.30;
T_5.28 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0000023c17fb9ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.40;
T_5.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.40;
T_5.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.40;
T_5.33 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.40;
T_5.34 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.40;
T_5.35 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.40;
T_5.36 ;
    %load/vec4 v0000023c17fb8020_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.41, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.42, 8;
T_5.41 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.42, 8;
 ; End of false expr.
    %blend;
T_5.42;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.40;
T_5.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.40;
T_5.38 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.40;
T_5.40 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c17fb8840_0, 0, 4;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023c17e6cb00;
T_6 ;
    %wait E_0000023c17fa7230;
    %load/vec4 v0000023c17f827c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.3, 4;
    %load/vec4 v0000023c17fb8c00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000023c17fb8c00_0;
    %load/vec4 v0000023c17f82a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023c17fb8a20_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000023c17f831c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.7, 4;
    %load/vec4 v0000023c17f81d20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0000023c17f81d20_0;
    %load/vec4 v0000023c17f82a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023c17fb8a20_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c17fb8a20_0, 0, 2;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023c17e6cb00;
T_7 ;
    %wait E_0000023c17fa5e30;
    %load/vec4 v0000023c17f827c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.3, 4;
    %load/vec4 v0000023c17fb8c00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000023c17fb8c00_0;
    %load/vec4 v0000023c17f82ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023c17fb8ac0_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000023c17f831c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v0000023c17f81d20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0000023c17f81d20_0;
    %load/vec4 v0000023c17f82ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023c17fb8ac0_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c17fb8ac0_0, 0, 2;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023c17dfef80;
T_8 ;
    %wait E_0000023c17fa73f0;
    %load/vec4 v0000023c180205d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000023c180200d0_0, 0, 4;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v0000023c180208f0_0;
    %shiftl 4;
    %store/vec4 v0000023c180200d0_0, 0, 4;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000023c180208f0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0000023c180200d0_0, 0, 4;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023c17dfef80;
T_9 ;
    %wait E_0000023c17fa73b0;
    %load/vec4 v0000023c180205d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000023c180208f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0000023c1801f130_0;
    %store/vec4 v0000023c18021110_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0000023c1801f130_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c18021110_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0000023c1801f130_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c18021110_0, 0, 32;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0000023c1801f130_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c18021110_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023c180205d0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.7, 4;
    %load/vec4 v0000023c180208f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c18021110_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0000023c1801f130_0;
    %store/vec4 v0000023c18021110_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0000023c1801f130_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c18021110_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0000023c1801f130_0;
    %store/vec4 v0000023c18021110_0, 0, 32;
T_9.8 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023c17e71140;
T_10 ;
    %wait E_0000023c17fa49b0;
    %load/vec4 v0000023c17fb8160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000023c17fb8340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17fb82a0_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0000023c17fb8980_0;
    %store/vec4 v0000023c17fb82a0_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0000023c17fb8980_0;
    %inv;
    %store/vec4 v0000023c17fb82a0_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0000023c17fb88e0_0;
    %store/vec4 v0000023c17fb82a0_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0000023c17fb88e0_0;
    %store/vec4 v0000023c17fb82a0_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0000023c17fb88e0_0;
    %inv;
    %store/vec4 v0000023c17fb82a0_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0000023c17fb88e0_0;
    %inv;
    %store/vec4 v0000023c17fb82a0_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c17fb82a0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023c17e445a0;
T_11 ;
    %wait E_0000023c17fa72f0;
    %load/vec4 v0000023c1801fa90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v0000023c18021d90_0;
    %store/vec4 v0000023c18021750_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0000023c18021070_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000023c18021070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023c18021750_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0000023c180211b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000023c180211b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023c18021750_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000023c18021070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023c18021750_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000023c180211b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023c18021750_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000023c17e79440;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18031140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18023dc0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000023c17e79440;
T_13 ;
    %wait E_0000023c17fa72b0;
    %load/vec4 v0000023c18031460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v0000023c180253a0_0, 0;
    %load/vec4 v0000023c180253a0_0;
    %assign/vec4 v0000023c18024ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18031140_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000023c1802f5c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18031140_0, 0;
    %load/vec4 v0000023c180247c0_0;
    %assign/vec4 v0000023c180253a0_0, 0;
    %load/vec4 v0000023c180253a0_0;
    %assign/vec4 v0000023c18024ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c180267a0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000023c18031140_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0000023c1802f7a0_0;
    %assign/vec4 v0000023c180267a0_0, 0;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18031140_0, 0;
    %load/vec4 v0000023c180253a0_0;
    %assign/vec4 v0000023c180253a0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023c17e79440;
T_14 ;
    %wait E_0000023c17fa72b0;
    %load/vec4 v0000023c18031460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18024a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18023dc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000023c18026de0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18023dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18024a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023a00_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000023c1802fde0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0000023c18023dc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18024a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18023dc0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0000023c18024ae0_0;
    %assign/vec4 v0000023c18024a40_0, 0;
    %load/vec4 v0000023c180267a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0000023c180267a0_0;
    %assign/vec4 v0000023c18023a00_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0000023c1802f7a0_0;
    %assign/vec4 v0000023c18023a00_0, 0;
T_14.9 ;
T_14.7 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023c17e79440;
T_15 ;
    %wait E_0000023c17fa72b0;
    %load/vec4 v0000023c18031460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c180235a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18024180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18024b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023500_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023c18025120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023c180240e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023c18024680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18025800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023c18020d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18020b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18020df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c180231e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18023fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18023b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18025080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023c18023640_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000023c18023280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023320_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000023c18026ac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c180235a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18024180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18024b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023500_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023c18025120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023c180240e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023c18024680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18025800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023c18020d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18020b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18020df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c180231e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18023fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18023b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18025080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023c18023640_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000023c18023280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023320_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000023c18031280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0000023c1802f700_0;
    %assign/vec4 v0000023c180235a0_0, 0;
    %load/vec4 v0000023c180236e0_0;
    %assign/vec4 v0000023c18024180_0, 0;
    %load/vec4 v0000023c18023e60_0;
    %assign/vec4 v0000023c18024b80_0, 0;
    %load/vec4 v0000023c180311e0_0;
    %assign/vec4 v0000023c18023500_0, 0;
    %load/vec4 v0000023c18030f60_0;
    %assign/vec4 v0000023c18025120_0, 0;
    %load/vec4 v0000023c18030100_0;
    %assign/vec4 v0000023c180240e0_0, 0;
    %load/vec4 v0000023c180310a0_0;
    %assign/vec4 v0000023c18024680_0, 0;
    %load/vec4 v0000023c18024400_0;
    %assign/vec4 v0000023c18025800_0, 0;
    %load/vec4 v0000023c18021430_0;
    %assign/vec4 v0000023c18020d50_0, 0;
    %load/vec4 v0000023c18020530_0;
    %assign/vec4 v0000023c18020b70_0, 0;
    %load/vec4 v0000023c18020990_0;
    %assign/vec4 v0000023c18020df0_0, 0;
    %load/vec4 v0000023c180249a0_0;
    %assign/vec4 v0000023c180231e0_0, 0;
    %load/vec4 v0000023c18024d60_0;
    %assign/vec4 v0000023c18023fa0_0, 0;
    %load/vec4 v0000023c18025300_0;
    %assign/vec4 v0000023c18023b40_0, 0;
    %load/vec4 v0000023c18024860_0;
    %assign/vec4 v0000023c18025080_0, 0;
    %load/vec4 v0000023c18025bc0_0;
    %assign/vec4 v0000023c18023640_0, 0;
    %load/vec4 v0000023c18025c60_0;
    %assign/vec4 v0000023c18023280_0, 0;
    %load/vec4 v0000023c18024a40_0;
    %assign/vec4 v0000023c18023780_0, 0;
    %load/vec4 v0000023c1802f160_0;
    %assign/vec4 v0000023c18023140_0, 0;
    %load/vec4 v0000023c1802f2a0_0;
    %assign/vec4 v0000023c18023320_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000023c17e79440;
T_16 ;
    %wait E_0000023c17fa72b0;
    %load/vec4 v0000023c18031460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c1801f8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1801fbd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c180207b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023c18020350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18020030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18020490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1801f950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1801ff90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c180203f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1801fc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c180202b0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000023c18020850_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000023c18026d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c1801f8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1801fbd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c180207b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023c18020350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18020030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18020490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1801f950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1801ff90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c180203f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1801fc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c180202b0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000023c18020850_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000023c18031000_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0000023c1801f770_0;
    %assign/vec4 v0000023c1801f8b0_0, 0;
    %load/vec4 v0000023c18024b80_0;
    %assign/vec4 v0000023c1801fbd0_0, 0;
    %load/vec4 v0000023c18021570_0;
    %assign/vec4 v0000023c180207b0_0, 0;
    %load/vec4 v0000023c180254e0_0;
    %assign/vec4 v0000023c18020350_0, 0;
    %load/vec4 v0000023c18026e80_0;
    %assign/vec4 v0000023c18020030_0, 0;
    %load/vec4 v0000023c18025620_0;
    %assign/vec4 v0000023c18020490_0, 0;
    %load/vec4 v0000023c18020df0_0;
    %assign/vec4 v0000023c1801f950_0, 0;
    %load/vec4 v0000023c180231e0_0;
    %assign/vec4 v0000023c1801ff90_0, 0;
    %load/vec4 v0000023c18023fa0_0;
    %assign/vec4 v0000023c180203f0_0, 0;
    %load/vec4 v0000023c18023b40_0;
    %assign/vec4 v0000023c1801fc70_0, 0;
    %load/vec4 v0000023c18025080_0;
    %assign/vec4 v0000023c180202b0_0, 0;
    %load/vec4 v0000023c18023640_0;
    %assign/vec4 v0000023c18020850_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000023c17e79440;
T_17 ;
    %wait E_0000023c17fa72b0;
    %load/vec4 v0000023c18031460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18023820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c18024220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023c180258a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18023460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18025260_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000023c18024540_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000023c180301a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0000023c180216b0_0;
    %assign/vec4 v0000023c18023820_0, 0;
    %load/vec4 v0000023c1801f8b0_0;
    %assign/vec4 v0000023c18024220_0, 0;
    %load/vec4 v0000023c18020350_0;
    %assign/vec4 v0000023c180258a0_0, 0;
    %load/vec4 v0000023c1801fc70_0;
    %assign/vec4 v0000023c18023460_0, 0;
    %load/vec4 v0000023c180202b0_0;
    %assign/vec4 v0000023c18025260_0, 0;
    %load/vec4 v0000023c18020850_0;
    %assign/vec4 v0000023c18024540_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000023c17e7db00;
T_18 ;
    %wait E_0000023c17fa17f0;
    %load/vec4 v0000023c17fb9600_0;
    %cmpi/u 2281701376, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.2, 5;
    %load/vec4 v0000023c17fb9600_0;
    %cmpi/u 2281703808, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb9060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb96a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb9560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb9240_0, 0;
    %load/vec4 v0000023c17fb9a60_0;
    %assign/vec4 v0000023c17fb92e0_0, 0;
    %load/vec4 v0000023c17fb9100_0;
    %assign/vec4 v0000023c17fb91a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000023c17fb9600_0;
    %cmpi/u 2298478592, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.5, 5;
    %load/vec4 v0000023c17fb9600_0;
    %cmpi/u 2298478596, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb9060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb96a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb9240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb92e0_0, 0;
    %load/vec4 v0000023c17fb9740_0;
    %assign/vec4 v0000023c17fb9560_0, 0;
    %load/vec4 v0000023c17fb94c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 16843009, 0, 32;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %assign/vec4 v0000023c17fb91a0_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0000023c17fb9740_0;
    %assign/vec4 v0000023c17fb9060_0, 0;
    %load/vec4 v0000023c17fb9a60_0;
    %assign/vec4 v0000023c17fb96a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb9240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb92e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb9560_0, 0;
    %load/vec4 v0000023c17fb9100_0;
    %assign/vec4 v0000023c17fb91a0_0, 0;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000023c17de9810;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c180315a0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023c1802f980_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000023c1802fe80_0, 0, 20;
    %end;
    .thread T_19;
    .scope S_0000023c17de9810;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c18031320_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000023c18031320_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000023c18031320_0;
    %store/vec4a v0000023c1802f3e0, 4, 0;
    %load/vec4 v0000023c18031320_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c18031320_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %vpi_call 18 30 "$readmemh", "text.hex", v0000023c1802f3e0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0000023c17de9810;
T_21 ;
    %wait E_0000023c17fa1e70;
    %load/vec4 v0000023c1802f840_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_21.0, 5;
    %ix/getv 4, v0000023c1802f840_0;
    %load/vec4a v0000023c1802f3e0, 4;
    %assign/vec4 v0000023c1802fd40_0, 0;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18030ba0_0, 0;
    %load/vec4 v0000023c180315a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0000023c18031500_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_21.7, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023c1802f980_0, 0;
    %load/vec4 v0000023c18031500_0;
    %pad/u 20;
    %assign/vec4 v0000023c1802fe80_0, 0;
    %load/vec4 v0000023c180309c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.11, 4;
    %load/vec4 v0000023c18030240_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %load/vec4 v0000023c18030420_0;
    %assign/vec4 v0000023c1802f200_0, 0;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v0000023c180309c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.14, 4;
    %load/vec4 v0000023c18030240_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v0000023c1802fc00_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.15, 4;
    %load/vec4 v0000023c18030420_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0000023c18031500_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c1802f3e0, 4, 5;
T_21.15 ;
    %load/vec4 v0000023c1802fc00_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.17, 4;
    %load/vec4 v0000023c18030420_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0000023c18031500_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c1802f3e0, 4, 5;
T_21.17 ;
    %load/vec4 v0000023c1802fc00_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.19, 4;
    %load/vec4 v0000023c18030420_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0000023c18031500_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c1802f3e0, 4, 5;
T_21.19 ;
    %load/vec4 v0000023c1802fc00_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.21, 4;
    %load/vec4 v0000023c18030420_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000023c18031500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c1802f3e0, 0, 4;
T_21.21 ;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0000023c18030240_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.25, 4;
    %load/vec4 v0000023c180309c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18030ba0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c180315a0_0, 0;
    %jmp T_21.24;
T_21.23 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c1802f200_0, 0;
T_21.24 ;
T_21.13 ;
T_21.10 ;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c1802f200_0, 0;
T_21.8 ;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0000023c1802f980_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000023c1802f980_0, 0;
    %load/vec4 v0000023c1802f980_0;
    %cmpi/u 5, 0, 5;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.26, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18030ba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c180315a0_0, 0;
    %ix/getv 4, v0000023c1802fe80_0;
    %load/vec4a v0000023c1802f3e0, 4;
    %assign/vec4 v0000023c1802f200_0, 0;
    %jmp T_21.27;
T_21.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18030ba0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c180315a0_0, 0;
T_21.27 ;
    %jmp T_21.6;
T_21.4 ;
    %jmp T_21.6;
T_21.5 ;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000023c17e7d970;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17fb9d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17fb7ee0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000023c17e7d970;
T_23 ;
    %wait E_0000023c17fa1e70;
    %load/vec4 v0000023c17fb9380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0000023c17fb8d40_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c17fb8f20_0, 0, 1;
    %jmp T_23.7;
T_23.2 ;
    %load/vec4 v0000023c17fb8de0_0;
    %store/vec4 v0000023c17fb8f20_0, 0, 1;
    %jmp T_23.7;
T_23.3 ;
    %load/vec4 v0000023c17fb9920_0;
    %store/vec4 v0000023c17fb8f20_0, 0, 1;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v0000023c17fb8de0_0;
    %store/vec4 v0000023c17fb8f20_0, 0, 1;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v0000023c17fb9920_0;
    %store/vec4 v0000023c17fb8f20_0, 0, 1;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
T_23.0 ;
    %load/vec4 v0000023c17fb8e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %jmp T_23.10;
T_23.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c17fb9d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c17fb7ee0_0, 0;
    %load/vec4 v0000023c17fb8de0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb9d80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c17fb8e80_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000023c17fb8480_0, 0;
T_23.11 ;
    %load/vec4 v0000023c17fb9920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c17fb7ee0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c17fb8e80_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000023c17fb8480_0, 0;
T_23.13 ;
    %jmp T_23.10;
T_23.9 ;
    %load/vec4 v0000023c17fb8480_0;
    %addi 1, 0, 22;
    %assign/vec4 v0000023c17fb8480_0, 0;
    %load/vec4 v0000023c17fb8480_0;
    %cmpi/e 255, 0, 22;
    %jmp/0xz  T_23.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c17fb9d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c17fb7ee0_0, 0;
T_23.15 ;
    %load/vec4 v0000023c17fb8480_0;
    %cmpi/e 4194303, 0, 22;
    %jmp/0xz  T_23.17, 4;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000023c17fb8480_0, 0;
    %load/vec4 v0000023c17fb8de0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.21, 4;
    %load/vec4 v0000023c17fb9920_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c17fb8e80_0, 0;
T_23.19 ;
    %jmp T_23.18;
T_23.17 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c17fb8e80_0, 0;
T_23.18 ;
    %jmp T_23.10;
T_23.10 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0000023c18033610;
T_24 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000023c18034400_0, 0, 24;
    %end;
    .thread T_24;
    .scope S_0000023c18033610;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c18034c20_0, 0, 32;
T_25.0 ;
    %load/vec4 v0000023c18034c20_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000023c18034c20_0;
    %store/vec4a v0000023c18034360, 4, 0;
    %load/vec4 v0000023c18034c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c18034c20_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 87, 0, 8; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 99, 0, 8; draw_string_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 98, 0, 8; draw_string_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 117, 0, 8; draw_string_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023c18034360, 4, 0;
    %end;
    .thread T_25;
    .scope S_0000023c18033610;
T_26 ;
    %vpi_call 22 58 "$readmemh", "font.hex", v0000023c180365c0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0000023c18033610;
T_27 ;
    %wait E_0000023c17fa75f0;
    %load/vec4 v0000023c18036700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c18035940_0, 0;
    %pushi/vec4 76, 0, 8; draw_string_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000023c180356c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.4, 4;
    %load/vec4 v0000023c180359e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0000023c180359e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.7, 4;
    %load/vec4 v0000023c180356c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %load/vec4 v0000023c18034720_0;
    %load/vec4 v0000023c180349a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0000023c180356c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_27.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023c180359e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_27.10;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18035620_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18035620_0, 0;
T_27.9 ;
T_27.6 ;
T_27.3 ;
T_27.1 ;
    %load/vec4 v0000023c18036520_0;
    %pad/u 32;
    %subi 32, 0, 32;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %load/vec4 v0000023c180353a0_0;
    %pad/u 32;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %add;
    %load/vec4 v0000023c18036840_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.11, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_27.12, 8;
T_27.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_27.12, 8;
 ; End of false expr.
    %blend;
T_27.12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000023c180365c0, 4;
    %assign/vec4 v0000023c18035940_0, 0;
    %load/vec4 v0000023c18034400_0;
    %addi 1, 0, 24;
    %assign/vec4 v0000023c18034400_0, 0;
    %load/vec4 v0000023c18034400_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_27.13, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000023c18034400_0, 0;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023c18034360, 4;
    %addi 1, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c18034360, 0, 4;
T_27.13 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000023c18033480;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18031b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18032360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18032ae0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c18030d80_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000023c180307e0_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023c18031fa0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023c18030ce0_0, 0, 3;
    %end;
    .thread T_28;
    .scope S_0000023c18033480;
T_29 ;
    %wait E_0000023c17fa75f0;
    %load/vec4 v0000023c18031fa0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %jmp T_29.8;
T_29.0 ;
    %load/vec4 v0000023c18030740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c180306a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000023c180307e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023c18030ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000023c18032400_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023c18031fa0_0, 0;
T_29.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18030920_0, 0;
    %jmp T_29.8;
T_29.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032360_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000023c180307e0_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18031b40_0, 0;
    %jmp T_29.12;
T_29.11 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18031b40_0, 0;
    %jmp T_29.14;
T_29.13 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
    %jmp T_29.16;
T_29.15 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.17, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000023c18031fa0_0, 0;
T_29.17 ;
T_29.16 ;
T_29.14 ;
T_29.12 ;
    %jmp T_29.8;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032360_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000023c180307e0_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.19, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18031b40_0, 0;
    %jmp T_29.20;
T_29.19 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
    %jmp T_29.22;
T_29.21 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18031b40_0, 0;
    %jmp T_29.24;
T_29.23 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.25, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000023c18031fa0_0, 0;
T_29.25 ;
T_29.24 ;
T_29.22 ;
T_29.20 ;
    %jmp T_29.8;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032360_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000023c180307e0_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.27, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
    %jmp T_29.28;
T_29.27 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
    %jmp T_29.30;
T_29.29 ;
    %load/vec4 v0000023c180307e0_0;
    %cmpi/e 64, 0, 7;
    %jmp/0xz  T_29.31, 4;
    %load/vec4 v0000023c18030d80_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000023c18032b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_29.34, 8;
T_29.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_29.34, 8;
 ; End of false expr.
    %blend;
T_29.34;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023c18030d80_0, 0;
    %jmp T_29.32;
T_29.31 ;
    %load/vec4 v0000023c180307e0_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.35, 4;
    %load/vec4 v0000023c18030ce0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000023c18030ce0_0, 0;
    %load/vec4 v0000023c18030ce0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_29.37, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000023c18031fa0_0, 0;
T_29.37 ;
    %jmp T_29.36;
T_29.35 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.39, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
T_29.39 ;
T_29.36 ;
T_29.32 ;
T_29.30 ;
T_29.28 ;
    %jmp T_29.8;
T_29.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18031b40_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000023c180307e0_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
    %jmp T_29.42;
T_29.41 ;
    %load/vec4 v0000023c180307e0_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.43, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000023c18031fa0_0, 0;
    %jmp T_29.44;
T_29.43 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.45, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
T_29.45 ;
T_29.44 ;
T_29.42 ;
    %jmp T_29.8;
T_29.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032360_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000023c180307e0_0, 0;
    %load/vec4 v0000023c18030880_0;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v0000023c18030ce0_0;
    %sub;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.47, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_29.48, 8;
T_29.47 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_29.48, 8;
 ; End of false expr.
    %blend;
T_29.48;
    %assign/vec4 v0000023c18031b40_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.49, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
    %jmp T_29.50;
T_29.49 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.51, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
    %jmp T_29.52;
T_29.51 ;
    %load/vec4 v0000023c180307e0_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.53, 4;
    %load/vec4 v0000023c18030ce0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000023c18030ce0_0, 0;
    %load/vec4 v0000023c18030ce0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_29.55, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000023c18031fa0_0, 0;
T_29.55 ;
    %jmp T_29.54;
T_29.53 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.57, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
T_29.57 ;
T_29.54 ;
T_29.52 ;
T_29.50 ;
    %jmp T_29.8;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032360_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000023c180307e0_0, 0;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.59, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
    %jmp T_29.60;
T_29.59 ;
    %load/vec4 v0000023c180307e0_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.61, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000023c18031fa0_0, 0;
    %jmp T_29.62;
T_29.61 ;
    %load/vec4 v0000023c180307e0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.63, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032ae0_0, 0;
    %jmp T_29.64;
T_29.63 ;
    %load/vec4 v0000023c180307e0_0;
    %cmpi/e 64, 0, 7;
    %jmp/0xz  T_29.65, 4;
    %load/vec4 v0000023c18032b80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.67, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18030920_0, 0;
    %jmp T_29.68;
T_29.67 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18030920_0, 0;
T_29.68 ;
T_29.65 ;
T_29.64 ;
T_29.62 ;
T_29.60 ;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c180306a0_0, 0;
    %load/vec4 v0000023c18030740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.69, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023c18031fa0_0, 0;
T_29.69 ;
    %jmp T_29.8;
T_29.8 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0000023c180337a0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1802ff20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c18030600_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023c18030060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18030c40_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0000023c180337a0;
T_31 ;
    %wait E_0000023c17fa75f0;
    %load/vec4 v0000023c18030600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %jmp T_31.8;
T_31.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c1802f340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18031780_0, 0;
    %load/vec4 v0000023c1802f660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023c18030600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1802ff20_0, 0;
T_31.9 ;
    %jmp T_31.8;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1802f340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023c18030560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18031780_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023c18030600_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023c18030060_0, 0;
    %jmp T_31.8;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1802f340_0, 0;
    %load/vec4 v0000023c1802f480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023c18030600_0, 0;
    %jmp T_31.12;
T_31.11 ;
    %load/vec4 v0000023c18030c40_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.15, 9;
    %load/vec4 v0000023c1802ffc0_0;
    %inv;
    %and;
T_31.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18030c40_0, 0;
    %jmp T_31.14;
T_31.13 ;
    %load/vec4 v0000023c1802ffc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.18, 9;
    %load/vec4 v0000023c18030c40_0;
    %and;
T_31.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %load/vec4 v0000023c18030060_0;
    %assign/vec4 v0000023c18030600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18030c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18031780_0, 0;
T_31.16 ;
T_31.14 ;
T_31.12 ;
    %jmp T_31.8;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1802f340_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000023c18030560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18031780_0, 0;
    %load/vec4 v0000023c180304c0_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000023c1802fa20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023c18030600_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023c18030060_0, 0;
    %jmp T_31.8;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1802f340_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000023c18030560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18031780_0, 0;
    %load/vec4 v0000023c180316e0_0;
    %assign/vec4 v0000023c1802fa20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023c18030600_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023c18030060_0, 0;
    %jmp T_31.8;
T_31.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1802f340_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000023c18030560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18031780_0, 0;
    %load/vec4 v0000023c18031640_0;
    %assign/vec4 v0000023c1802fa20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023c18030600_0, 0;
    %load/vec4 v0000023c180302e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.19, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023c18030060_0, 0;
    %jmp T_31.20;
T_31.19 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023c18030060_0, 0;
T_31.20 ;
    %jmp T_31.8;
T_31.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1802f340_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000023c18030560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18031780_0, 0;
    %load/vec4 v0000023c18030a60_0;
    %assign/vec4 v0000023c1802fa20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023c18030600_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023c18030060_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c1802f340_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023c18030560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18031780_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023c18030600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023c18030060_0, 0;
    %jmp T_31.8;
T_31.8 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0000023c180332f0;
T_32 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000023c18032d60_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023c18032f40_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023c180329a0_0, 0, 3;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000023c18032180_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18032220_0, 0, 1;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0000023c18031a00_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c180327c0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0000023c180332f0;
T_33 ;
    %wait E_0000023c17fa75f0;
    %load/vec4 v0000023c18032f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %jmp T_33.8;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032900_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000023c18032180_0, 0;
    %load/vec4 v0000023c180327c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_33.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c180327c0_0, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000023c18032d60_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023c18032f40_0, 0;
T_33.9 ;
    %jmp T_33.8;
T_33.1 ;
    %load/vec4 v0000023c18032d60_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_33.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_33.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_33.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_33.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_33.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_33.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_33.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_33.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.27, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023c18032f40_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000023c18032d60_0, 0;
    %jmp T_33.28;
T_33.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 174, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %jmp T_33.28;
T_33.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 213, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000023c18031d20_0, 0;
    %jmp T_33.28;
T_33.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 168, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %pushi/vec4 63, 0, 8;
    %assign/vec4 v0000023c18031d20_0, 0;
    %jmp T_33.28;
T_33.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 211, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c18031d20_0, 0;
    %jmp T_33.28;
T_33.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %jmp T_33.28;
T_33.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 141, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0000023c18031d20_0, 0;
    %jmp T_33.28;
T_33.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c18031d20_0, 0;
    %jmp T_33.28;
T_33.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 161, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %jmp T_33.28;
T_33.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 200, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %jmp T_33.28;
T_33.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0000023c18031d20_0, 0;
    %jmp T_33.28;
T_33.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0000023c18031d20_0, 0;
    %jmp T_33.28;
T_33.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 219, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0000023c18031d20_0, 0;
    %jmp T_33.28;
T_33.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 164, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %jmp T_33.28;
T_33.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 166, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %jmp T_33.28;
T_33.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18032900_0, 0, 1;
    %pushi/vec4 175, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %jmp T_33.28;
T_33.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032900_0, 0;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v0000023c18031be0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000023c18031d20_0, 0;
    %jmp T_33.28;
T_33.28 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c18032720_0, 0;
    %load/vec4 v0000023c18032d60_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000023c18032d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032680_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023c18032f40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000023c180329a0_0, 0;
    %jmp T_33.8;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032680_0, 0;
    %load/vec4 v0000023c18031e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.29, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000023c18032f40_0, 0;
    %jmp T_33.30;
T_33.29 ;
    %load/vec4 v0000023c18032220_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.33, 9;
    %load/vec4 v0000023c18032540_0;
    %inv;
    %and;
T_33.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032220_0, 0;
    %jmp T_33.32;
T_33.31 ;
    %load/vec4 v0000023c18032540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.36, 9;
    %load/vec4 v0000023c18032220_0;
    %and;
T_33.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.34, 8;
    %load/vec4 v0000023c180329a0_0;
    %assign/vec4 v0000023c18032f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032220_0, 0;
T_33.34 ;
T_33.32 ;
T_33.30 ;
    %jmp T_33.8;
T_33.3 ;
    %load/vec4 v0000023c18032d60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.37, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023c18032f40_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000023c18032180_0, 0;
    %jmp T_33.38;
T_33.37 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023c18032f40_0, 0;
T_33.38 ;
    %jmp T_33.8;
T_33.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18032680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18032900_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0000023c18032720_0, 0;
    %load/vec4 v0000023c18032180_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000023c18032180_0, 0;
    %load/vec4 v0000023c18032a40_0;
    %assign/vec4 v0000023c18031be0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023c18032f40_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000023c180329a0_0, 0;
    %jmp T_33.8;
T_33.5 ;
    %load/vec4 v0000023c18032180_0;
    %cmpi/e 0, 0, 11;
    %jmp/0xz  T_33.39, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023c18032f40_0, 0;
    %jmp T_33.40;
T_33.39 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023c18032f40_0, 0;
T_33.40 ;
    %jmp T_33.8;
T_33.6 ;
    %load/vec4 v0000023c18031a00_0;
    %cmpi/e 262143, 0, 25;
    %jmp/0xz  T_33.41, 4;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000023c18031a00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023c18032f40_0, 0;
    %jmp T_33.42;
T_33.41 ;
    %load/vec4 v0000023c18031a00_0;
    %addi 1, 0, 25;
    %assign/vec4 v0000023c18031a00_0, 0;
T_33.42 ;
    %jmp T_33.8;
T_33.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023c18032f40_0, 0;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000023c17fc4070;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18036a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18037ce0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023c18037880_0, 0, 3;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000023c18037ec0_0, 0, 23;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023c180376a0_0, 0, 5;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000023c18037100_0, 0, 24;
    %end;
    .thread T_34;
    .scope S_0000023c17fc4070;
T_35 ;
    %wait E_0000023c17fa1e30;
    %load/vec4 v0000023c18035800_0;
    %parti/s 5, 2, 3;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c18037c40_0, 4, 5;
    %load/vec4 v0000023c18036e80_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c18037c40_0, 4, 5;
    %load/vec4 v0000023c18037100_0;
    %addi 1, 0, 24;
    %assign/vec4 v0000023c18037100_0, 0;
    %load/vec4 v0000023c18037880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c18037560_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000023c18037880_0, 0;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000023c18035300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18037560_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023c18037880_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0000023c18037ec0_0, 0;
T_35.5 ;
    %jmp T_35.4;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18036a20_0, 0, 1;
    %load/vec4 v0000023c18037ec0_0;
    %addi 1, 0, 23;
    %assign/vec4 v0000023c18037ec0_0, 0;
    %load/vec4 v0000023c18037ec0_0;
    %cmpi/e 255, 0, 23;
    %jmp/0xz  T_35.7, 4;
T_35.7 ;
    %load/vec4 v0000023c18037ec0_0;
    %cmpi/e 65535, 0, 23;
    %jmp/0xz  T_35.9, 4;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0000023c18037ec0_0, 0;
    %load/vec4 v0000023c18035300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_35.13, 4;
    %load/vec4 v0000023c18035bc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.11, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000023c18037880_0, 0;
T_35.11 ;
    %jmp T_35.10;
T_35.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023c18037880_0, 0;
T_35.10 ;
    %jmp T_35.4;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18036a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c18037560_0, 0;
    %load/vec4 v0000023c18035300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023c18037880_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0000023c18037ec0_0, 0;
T_35.14 ;
    %load/vec4 v0000023c18035bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.16, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023c18037880_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0000023c18037ec0_0, 0;
T_35.16 ;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0000023c17efad90;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18037920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18037060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c18037240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c1803adf0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000023c17efad90;
T_37 ;
    %delay 1000, 0;
    %load/vec4 v0000023c18037920_0;
    %inv;
    %store/vec4 v0000023c18037920_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0000023c17efad90;
T_38 ;
    %vpi_call 2 26 "$display", "Starting TESTBENCH" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c1803adf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c18037060_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 30 "$display", "REG 1 is %d", &A<v0000023c18022d30, 1> {0 0 0};
    %vpi_call 2 31 "$display", "REG 2 is %d", &A<v0000023c18022d30, 2> {0 0 0};
    %vpi_call 2 32 "$display", "REG 3 is %d", &A<v0000023c18022d30, 3> {0 0 0};
    %vpi_call 2 33 "$display", "REG 4 is %d", &A<v0000023c18022d30, 4> {0 0 0};
    %vpi_call 2 34 "$display", "REG 5 is %d", &A<v0000023c18022d30, 5> {0 0 0};
    %delay 100000000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_38;
    .scope S_0000023c17efad90;
T_39 ;
    %vpi_call 2 40 "$dumpfile", "ZSOC.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023c17efad90 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c18036c00_0, 0, 32;
T_39.0 ;
    %load/vec4 v0000023c18036c00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_39.1, 5;
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000023c18022d30, v0000023c18036c00_0 > {0 0 0};
    %load/vec4 v0000023c18036c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c18036c00_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c18036c00_0, 0, 32;
T_39.2 ;
    %load/vec4 v0000023c18036c00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_39.3, 5;
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000023c18034360, v0000023c18036c00_0 > {0 0 0};
    %load/vec4 v0000023c18036c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c18036c00_0, 0, 32;
    %jmp T_39.2;
T_39.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c18036c00_0, 0, 32;
T_39.4 ;
    %load/vec4 v0000023c18036c00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_39.5, 5;
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000023c1802f3e0, v0000023c18036c00_0 > {0 0 0};
    %load/vec4 v0000023c18036c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c18036c00_0, 0, 32;
    %jmp T_39.4;
T_39.5 ;
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "soctb.v";
    "soc.v";
    "buttonModule.v";
    "bus.v";
    "cpu.v";
    "SignExtendSelector.v";
    "control_alu.v";
    "control_branch.v";
    "control_bypass_ex.v";
    "control_main.v";
    "control_stall_id.v";
    "ALUCPU.v";
    "RegFile.v";
    "mem_read_selector.v";
    "mem_write_selector.v";
    "signExtend.v";
    "memory.v";
    "screen.v";
    "i2capi.v";
    "i2c.v";
    "textEngine.v";
