// SPDX-License-Identifier: Apache-2.0
/**
 * Copyright (c) 2023-2024 The ggml authors
 *
 * Portions of this file are derived from llama.cpp
 * (https://github.com/ggml-org/llama.cpp), licensed under the MIT License.
 * Copyright (c) Contributors to llama.cpp
 *
 * Modified by Sungsik Kong, 2025: Adapted for CPU backend integration
 *
 * @file   nntr_ggml_impl_sve.cpp
 * @date   20 August 2025
 * @see    https://github.com/nntrainer/nntrainer
 * @author  Sungsik Kong <ss.kong@samsung.com>
 * @bug    No known bugs except for NYI items
 * @brief  Custom-implemented functions to support ggml functions for internal
 * uses in nntrainer
 */

#include <algorithm>
#include <assert.h>
#include <cstring>
#include <math.h>
#include <stddef.h>
#include <stdint.h>
#include <tensor_dim.h>

#include <arm_sve.h>
#include <nntr_ggml_impl.h>
#include <nntr_ggml_impl_utils.h>

void nntr_gemv_q4_0_4x8_q8_0(int n, float *__restrict s, size_t bs,
                             const void *__restrict vx,
                             const void *__restrict vy, int nr, int nc) {
  const int qk = Q8_0;
  const int nb = n / qk;
  const int ncols_interleaved = 4;
  const int blocklen = 8;

  assert(n % qk == 0);
  assert(nc % ncols_interleaved == 0);

  const void *b_ptr = vx;
  const void *a_ptr = vy;
  float *res_ptr = s;

  __asm__ __volatile__(
    "movi v2.16b, #0x4\n"
    "movi v1.16b, #0xf0\n"
    "add %x[b_ptr], %x[b_ptr], #0x8\n"
    "1:" // Column loop
    "add x23, %x[a_ptr], #0x2\n"
    "movi v0.16b, #0x0\n"
    "mov x22, %x[nb]\n"
    "2:" // Block loop
    "ldr q31, [%x[b_ptr], #0x0]\n"
    "ldr q30, [%x[b_ptr], #0x10]\n"
    "mov x21, x23\n"
    "movi v29.4s, #0x0\n"
    "ldr q28, [%x[b_ptr], #0x20]\n"
    "ldr q27, [%x[b_ptr], #0x30]\n"
    "movi v26.4s, #0x0\n"
    "sub x20, x23, #0x2\n"
    "ld1r { v25.8h }, [x20]\n"
    "ldr q24, [%x[b_ptr], #-0x8]\n"
    "sub x22, x22, #0x1\n"
    "add x23, x23, #0x22\n"
    "ld1r { v23.2d }, [x21], #0x8\n"
    "sshl v22.16b, v31.16b, v2.16b\n"
    "sshl v16.16b, v30.16b, v2.16b\n"
    "add %x[b_ptr], %x[b_ptr], #0x48\n"
    "ld1r { v21.2d }, [x21], #0x8\n"
    "sshl v20.16b, v28.16b, v2.16b\n"
    "sshl v19.16b, v27.16b, v2.16b\n"
    "ld1r { v18.2d }, [x21], #0x8\n"
    "ld1r { v17.2d }, [x21], #0x8\n"
    "and v31.16b, v31.16b, v1.16b\n"
    "and v30.16b, v30.16b, v1.16b\n"
    ".inst 0x4e9796dd  // sdot v29.4s, v22.16b, v23.16b\n"
    ".inst 0x4e97961a  // sdot v26.4s, v16.16b, v23.16b\n"
    "and v28.16b, v28.16b, v1.16b\n"
    "and v27.16b, v27.16b, v1.16b\n"
    "fcvtl v25.4s, v25.4h\n"
    "fcvtl v16.4s, v24.4h\n"
    ".inst 0x4e95969d  // sdot v29.4s, v20.16b, v21.16b\n"
    ".inst 0x4e95967a  // sdot v26.4s, v19.16b, v21.16b\n"
    "fmul v16.4s, v16.4s, v25.4s\n"
    ".inst 0x4e9297fd  // sdot v29.4s, v31.16b, v18.16b\n"
    ".inst 0x4e9297da  // sdot v26.4s, v30.16b, v18.16b\n"
    ".inst 0x4e91979d  // sdot v29.4s, v28.16b, v17.16b\n"
    ".inst 0x4e91977a  // sdot v26.4s, v27.16b, v17.16b\n"
    "addp v29.4s, v29.4s, v26.4s\n"
    "scvtf v29.4s, v29.4s, #0x4\n"
    "fmla v0.4s, v29.4s, v16.4s\n"
    "cbnz x22, 2b\n"
    "sub %x[nc], %x[nc], #0x4\n"
    "str q0, [%x[res_ptr], #0x0]\n"
    "add %x[res_ptr], %x[res_ptr], #0x10\n"
    "cbnz %x[nc], 1b\n"
    : [b_ptr] "+&r"(b_ptr), [res_ptr] "+&r"(res_ptr), [nc] "+&r"(nc)
    : [a_ptr] "r"(a_ptr), [nb] "r"(nb)
    : "memory", "v0", "v1", "v2", "v16", "v17", "v18", "v19", "v20", "v21",
      "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31",
      "x20", "x21", "x22", "x23");
  return;
}

void nntr_gemm_q4_0_4x8_q8_0(int n, float *__restrict s, size_t bs,
                             const void *__restrict vx,
                             const void *__restrict vy, int nr, int nc) {
  const int qk = Q8_0;
  const int nb = n / qk;
  const int ncols_interleaved = 4;
  const int blocklen = 8;

  assert(n % qk == 0);
  assert(nr % 4 == 0);
  assert(nc % ncols_interleaved == 0);

  const void *b_ptr = vx;
  const void *a_ptr = vy;
  float *res_ptr = s;
  size_t res_stride = bs * sizeof(float);

  __asm__ __volatile__("mov x10, %x[nr]\n"
                       "mov x9, #0x88\n"
                       "cmp x10, #0x10\n"
                       "mul x9, %x[nb], x9\n"
                       "blt 4f\n"
                       "1:" // Row loop
                       "add x28, %x[b_ptr], #0x8\n"
                       "mov x27, %x[nc]\n"
                       "add x26, %x[res_ptr], %x[res_stride], LSL #4\n"
                       "2:" // Column loop
                       "add x25, %x[a_ptr], #0x8\n"
                       "movi v2.16b, #0x0\n"
                       "movi v10.16b, #0x0\n"
                       "mov x24, %x[nb]\n"
                       "add x23, x25, x9\n"
                       "movi v12.16b, #0x0\n"
                       "movi v28.16b, #0x0\n"
                       "add x22, x23, x9\n"
                       "movi v11.16b, #0x0\n"
                       "movi v13.16b, #0x0\n"
                       "add x21, x22, x9\n"
                       "movi v22.16b, #0x0\n"
                       "movi v23.16b, #0x0\n"
                       "movi v25.16b, #0x0\n"
                       "movi v5.16b, #0x0\n"
                       "movi v7.16b, #0x0\n"
                       "movi v4.16b, #0x0\n"
                       "movi v6.16b, #0x0\n"
                       "movi v30.16b, #0x0\n"
                       "movi v24.16b, #0x0\n"
                       "movi v14.16b, #0x0\n"
                       "3:" // Block loop
                       "ldr q21, [x28, #0x0]\n"
                       "ldr q16, [x28, #0x10]\n"
                       "movi v1.16b, #0x4\n"
                       "movi v19.4s, #0x0\n"
                       "ldr q27, [x25, #0x0]\n"
                       "ldr q15, [x25, #0x10]\n"
                       "movi v26.4s, #0x0\n"
                       "movi v18.4s, #0x0\n"
                       "ldr q29, [x28, #0x20]\n"
                       "ldr q3, [x28, #0x30]\n"
                       "movi v17.4s, #0x0\n"
                       "movi v0.16b, #0xf0\n"
                       "ldr d20, [x25, #-0x8]\n"
                       "ldr d9, [x23, #-0x8]\n"
                       "sshl v8.16b, v21.16b, v1.16b\n"
                       "sshl v31.16b, v16.16b, v1.16b\n"
                       "and v21.16b, v21.16b, v0.16b\n"
                       "and v16.16b, v16.16b, v0.16b\n"
                       "sub x20, x28, #0x8\n"
                       "subs x24, x24, #0x1\n"
                       "add x28, x28, #0x48\n"
                       ".inst 0x4e88a773  // smmla v19.4s, v27.16b, v8.16b\n"
                       ".inst 0x4e9fa77a  // smmla v26.4s, v27.16b, v31.16b\n"
                       "ldr q27, [x25, #0x20]\n"
                       ".inst 0x4e88a5f2  // smmla v18.4s, v15.16b, v8.16b\n"
                       ".inst 0x4e9fa5f1  // smmla v17.4s, v15.16b, v31.16b\n"
                       "sshl v15.16b, v29.16b, v1.16b\n"
                       "sshl v1.16b, v3.16b, v1.16b\n"
                       "and v29.16b, v29.16b, v0.16b\n"
                       "and v3.16b, v3.16b, v0.16b\n"
                       "ldr q0, [x25, #0x30]\n"
                       "fcvtl v20.4s, v20.4h\n"
                       ".inst 0x4e8fa773  // smmla v19.4s, v27.16b, v15.16b\n"
                       "fcvtl v9.4s, v9.4h\n"
                       ".inst 0x4e81a77a  // smmla v26.4s, v27.16b, v1.16b\n"
                       "ldr q27, [x25, #0x40]\n"
                       ".inst 0x4e8fa412  // smmla v18.4s, v0.16b, v15.16b\n"
                       ".inst 0x4e81a411  // smmla v17.4s, v0.16b, v1.16b\n"
                       "ldr q0, [x25, #0x50]\n"
                       ".inst 0x4e95a773  // smmla v19.4s, v27.16b, v21.16b\n"
                       ".inst 0x4e90a77a  // smmla v26.4s, v27.16b, v16.16b\n"
                       "ldr q27, [x25, #0x60]\n"
                       ".inst 0x4e95a412  // smmla v18.4s, v0.16b, v21.16b\n"
                       ".inst 0x4e90a411  // smmla v17.4s, v0.16b, v16.16b\n"
                       "ldr q0, [x25, #0x70]\n"
                       "add x25, x25, #0x88\n"
                       ".inst 0x4e9da773  // smmla v19.4s, v27.16b, v29.16b\n"
                       ".inst 0x4e83a77a  // smmla v26.4s, v27.16b, v3.16b\n"
                       "ldr d27, [x20, #0x0]\n"
                       ".inst 0x4e9da412  // smmla v18.4s, v0.16b, v29.16b\n"
                       ".inst 0x4e83a411  // smmla v17.4s, v0.16b, v3.16b\n"
                       "fcvtl v27.4s, v27.4h\n"
                       "uzp1 v0.2d, v19.2d, v26.2d\n"
                       "uzp2 v26.2d, v19.2d, v26.2d\n"
                       "fmul v19.4s, v27.4s, v20.s[0]\n"
                       "scvtf v0.4s, v0.4s, #0x4\n"
                       "scvtf v26.4s, v26.4s, #0x4\n"
                       "fmla v2.4s, v0.4s, v19.4s\n"
                       "ldr q19, [x23, #0x0]\n"
                       "uzp1 v0.2d, v18.2d, v17.2d\n"
                       "uzp2 v18.2d, v18.2d, v17.2d\n"
                       "fmul v17.4s, v27.4s, v20.s[1]\n"
                       "scvtf v0.4s, v0.4s, #0x4\n"
                       "scvtf v18.4s, v18.4s, #0x4\n"
                       "fmla v10.4s, v26.4s, v17.4s\n"
                       "ldr q17, [x23, #0x10]\n"
                       "fmul v26.4s, v27.4s, v20.s[2]\n"
                       "fmul v20.4s, v27.4s, v20.s[3]\n"
                       "fmla v12.4s, v0.4s, v26.4s\n"
                       "ldr d0, [x22, #-0x8]\n"
                       "ldr d26, [x21, #-0x8]\n"
                       "fcvtl v0.4s, v0.4h\n"
                       "fmla v28.4s, v18.4s, v20.4s\n"
                       "movi v20.4s, #0x0\n"
                       "movi v18.4s, #0x0\n"
                       ".inst 0x4e88a674  // smmla v20.4s, v19.16b, v8.16b\n"
                       ".inst 0x4e9fa672  // smmla v18.4s, v19.16b, v31.16b\n"
                       "ldr q19, [x23, #0x20]\n"
                       "fcvtl v26.4s, v26.4h\n"
                       ".inst 0x4e8fa674  // smmla v20.4s, v19.16b, v15.16b\n"
                       ".inst 0x4e81a672  // smmla v18.4s, v19.16b, v1.16b\n"
                       "ldr q19, [x23, #0x40]\n"
                       ".inst 0x4e95a674  // smmla v20.4s, v19.16b, v21.16b\n"
                       ".inst 0x4e90a672  // smmla v18.4s, v19.16b, v16.16b\n"
                       "ldr q19, [x23, #0x60]\n"
                       ".inst 0x4e9da674  // smmla v20.4s, v19.16b, v29.16b\n"
                       ".inst 0x4e83a672  // smmla v18.4s, v19.16b, v3.16b\n"
                       "uzp1 v19.2d, v20.2d, v18.2d\n"
                       "scvtf v19.4s, v19.4s, #0x4\n"
                       "uzp2 v20.2d, v20.2d, v18.2d\n"
                       "fmul v18.4s, v27.4s, v9.s[0]\n"
                       "scvtf v20.4s, v20.4s, #0x4\n"
                       "fmla v11.4s, v19.4s, v18.4s\n"
                       "ldr q18, [x22, #0x0]\n"
                       "fmul v19.4s, v27.4s, v9.s[1]\n"
                       "fmla v13.4s, v20.4s, v19.4s\n"
                       "movi v19.4s, #0x0\n"
                       "movi v20.4s, #0x0\n"
                       ".inst 0x4e88a633  // smmla v19.4s, v17.16b, v8.16b\n"
                       ".inst 0x4e9fa634  // smmla v20.4s, v17.16b, v31.16b\n"
                       "ldr q17, [x23, #0x30]\n"
                       ".inst 0x4e8fa633  // smmla v19.4s, v17.16b, v15.16b\n"
                       ".inst 0x4e81a634  // smmla v20.4s, v17.16b, v1.16b\n"
                       "ldr q17, [x23, #0x50]\n"
                       ".inst 0x4e95a633  // smmla v19.4s, v17.16b, v21.16b\n"
                       ".inst 0x4e90a634  // smmla v20.4s, v17.16b, v16.16b\n"
                       "ldr q17, [x23, #0x70]\n"
                       "add x23, x23, #0x88\n"
                       ".inst 0x4e9da633  // smmla v19.4s, v17.16b, v29.16b\n"
                       ".inst 0x4e83a634  // smmla v20.4s, v17.16b, v3.16b\n"
                       "uzp1 v17.2d, v19.2d, v20.2d\n"
                       "scvtf v17.4s, v17.4s, #0x4\n"
                       "uzp2 v20.2d, v19.2d, v20.2d\n"
                       "fmul v19.4s, v27.4s, v9.s[2]\n"
                       "fmul v9.4s, v27.4s, v9.s[3]\n"
                       "scvtf v20.4s, v20.4s, #0x4\n"
                       "fmla v22.4s, v17.4s, v19.4s\n"
                       "ldr q17, [x22, #0x10]\n"
                       "movi v19.4s, #0x0\n"
                       ".inst 0x4e88a653  // smmla v19.4s, v18.16b, v8.16b\n"
                       "fmla v23.4s, v20.4s, v9.4s\n"
                       "movi v20.4s, #0x0\n"
                       "movi v9.4s, #0x0\n"
                       ".inst 0x4e9fa654  // smmla v20.4s, v18.16b, v31.16b\n"
                       "ldr q18, [x22, #0x20]\n"
                       ".inst 0x4e88a629  // smmla v9.4s, v17.16b, v8.16b\n"
                       ".inst 0x4e8fa653  // smmla v19.4s, v18.16b, v15.16b\n"
                       ".inst 0x4e81a654  // smmla v20.4s, v18.16b, v1.16b\n"
                       "ldr q18, [x22, #0x40]\n"
                       ".inst 0x4e95a653  // smmla v19.4s, v18.16b, v21.16b\n"
                       ".inst 0x4e90a654  // smmla v20.4s, v18.16b, v16.16b\n"
                       "ldr q18, [x22, #0x60]\n"
                       ".inst 0x4e9da653  // smmla v19.4s, v18.16b, v29.16b\n"
                       ".inst 0x4e83a654  // smmla v20.4s, v18.16b, v3.16b\n"
                       "movi v18.4s, #0x0\n"
                       ".inst 0x4e9fa632  // smmla v18.4s, v17.16b, v31.16b\n"
                       "ldr q17, [x22, #0x30]\n"
                       ".inst 0x4e8fa629  // smmla v9.4s, v17.16b, v15.16b\n"
                       ".inst 0x4e81a632  // smmla v18.4s, v17.16b, v1.16b\n"
                       "ldr q17, [x22, #0x50]\n"
                       ".inst 0x4e95a629  // smmla v9.4s, v17.16b, v21.16b\n"
                       ".inst 0x4e90a632  // smmla v18.4s, v17.16b, v16.16b\n"
                       "ldr q17, [x22, #0x70]\n"
                       "add x22, x22, #0x88\n"
                       ".inst 0x4e9da629  // smmla v9.4s, v17.16b, v29.16b\n"
                       ".inst 0x4e83a632  // smmla v18.4s, v17.16b, v3.16b\n"
                       "uzp1 v17.2d, v19.2d, v20.2d\n"
                       "uzp2 v20.2d, v19.2d, v20.2d\n"
                       "fmul v19.4s, v27.4s, v0.s[0]\n"
                       "scvtf v17.4s, v17.4s, #0x4\n"
                       "scvtf v20.4s, v20.4s, #0x4\n"
                       "fmla v25.4s, v17.4s, v19.4s\n"
                       "ldr q19, [x21, #0x0]\n"
                       "fmul v17.4s, v27.4s, v0.s[1]\n"
                       "fmla v5.4s, v20.4s, v17.4s\n"
                       "ldr q17, [x21, #0x10]\n"
                       "uzp1 v20.2d, v9.2d, v18.2d\n"
                       "uzp2 v9.2d, v9.2d, v18.2d\n"
                       "fmul v18.4s, v27.4s, v0.s[2]\n"
                       "fmul v0.4s, v27.4s, v0.s[3]\n"
                       "scvtf v20.4s, v20.4s, #0x4\n"
                       "scvtf v9.4s, v9.4s, #0x4\n"
                       "fmla v7.4s, v20.4s, v18.4s\n"
                       "movi v20.4s, #0x0\n"
                       "movi v18.4s, #0x0\n"
                       ".inst 0x4e88a674  // smmla v20.4s, v19.16b, v8.16b\n"
                       ".inst 0x4e9fa672  // smmla v18.4s, v19.16b, v31.16b\n"
                       "ldr q19, [x21, #0x20]\n"
                       "fmla v4.4s, v9.4s, v0.4s\n"
                       "movi v9.4s, #0x0\n"
                       "movi v0.4s, #0x0\n"
                       ".inst 0x4e88a629  // smmla v9.4s, v17.16b, v8.16b\n"
                       "fmul v8.4s, v27.4s, v26.s[0]\n"
                       ".inst 0x4e9fa620  // smmla v0.4s, v17.16b, v31.16b\n"
                       "ldr q17, [x21, #0x30]\n"
                       ".inst 0x4e8fa674  // smmla v20.4s, v19.16b, v15.16b\n"
                       "fmul v31.4s, v27.4s, v26.s[1]\n"
                       ".inst 0x4e81a672  // smmla v18.4s, v19.16b, v1.16b\n"
                       "ldr q19, [x21, #0x40]\n"
                       ".inst 0x4e8fa629  // smmla v9.4s, v17.16b, v15.16b\n"
                       "fmul v15.4s, v27.4s, v26.s[2]\n"
                       "fmul v27.4s, v27.4s, v26.s[3]\n"
                       ".inst 0x4e81a620  // smmla v0.4s, v17.16b, v1.16b\n"
                       "ldr q1, [x21, #0x50]\n"
                       ".inst 0x4e95a674  // smmla v20.4s, v19.16b, v21.16b\n"
                       ".inst 0x4e90a672  // smmla v18.4s, v19.16b, v16.16b\n"
                       "ldr q26, [x21, #0x60]\n"
                       ".inst 0x4e95a429  // smmla v9.4s, v1.16b, v21.16b\n"
                       ".inst 0x4e90a420  // smmla v0.4s, v1.16b, v16.16b\n"
                       "ldr q21, [x21, #0x70]\n"
                       "add x21, x21, #0x88\n"
                       ".inst 0x4e9da754  // smmla v20.4s, v26.16b, v29.16b\n"
                       ".inst 0x4e83a752  // smmla v18.4s, v26.16b, v3.16b\n"
                       ".inst 0x4e9da6a9  // smmla v9.4s, v21.16b, v29.16b\n"
                       ".inst 0x4e83a6a0  // smmla v0.4s, v21.16b, v3.16b\n"
                       "uzp1 v29.2d, v20.2d, v18.2d\n"
                       "uzp2 v21.2d, v20.2d, v18.2d\n"
                       "scvtf v29.4s, v29.4s, #0x4\n"
                       "uzp1 v18.2d, v9.2d, v0.2d\n"
                       "uzp2 v16.2d, v9.2d, v0.2d\n"
                       "scvtf v21.4s, v21.4s, #0x4\n"
                       "fmla v6.4s, v29.4s, v8.4s\n"
                       "scvtf v18.4s, v18.4s, #0x4\n"
                       "scvtf v16.4s, v16.4s, #0x4\n"
                       "fmla v30.4s, v21.4s, v31.4s\n"
                       "fmla v24.4s, v18.4s, v15.4s\n"
                       "fmla v14.4s, v16.4s, v27.4s\n"
                       "bgt 3b\n"
                       "mov x20, %x[res_ptr]\n"
                       "subs x27, x27, #0x4\n"
                       "add %x[res_ptr], %x[res_ptr], #0x10\n"
                       "str q2, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q10, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q12, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q28, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q11, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q13, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q22, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q23, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q25, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q5, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q7, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q4, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q6, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q30, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q24, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "str q14, [x20, #0x0]\n"
                       "bne 2b\n"
                       "mov x20, #0x4\n"
                       "sub x10, x10, #0x10\n"
                       "cmp x10, #0x10\n"
                       "mov %x[res_ptr], x26\n"
                       "madd %x[a_ptr], x20, x9, %x[a_ptr]\n"
                       "bge 1b\n"
                       "4:" // Row loop skip
                       "cbz x10, 9f\n"
                       "5:" // Row tail: Row loop
                       "add x24, %x[b_ptr], #0x8\n"
                       "mov x23, %x[nc]\n"
                       "add x22, %x[res_ptr], %x[res_stride], LSL #2\n"
                       "6:" // Row tail: Column loop
                       "movi v2.16b, #0x0\n"
                       "movi v10.16b, #0x0\n"
                       "add x25, %x[a_ptr], #0x8\n"
                       "mov x21, %x[nb]\n"
                       "movi v12.16b, #0x0\n"
                       "movi v28.16b, #0x0\n"
                       "7:" // Row tail: Block loop
                       "ldr q6, [x24, #0x0]\n"
                       "ldr q5, [x24, #0x10]\n"
                       "movi v17.16b, #0x4\n"
                       "movi v8.4s, #0x0\n"
                       "ldr q4, [x25, #0x0]\n"
                       "ldr q13, [x25, #0x10]\n"
                       "movi v27.4s, #0x0\n"
                       "movi v0.4s, #0x0\n"
                       "ldr q31, [x24, #0x20]\n"
                       "ldr q14, [x24, #0x30]\n"
                       "movi v29.4s, #0x0\n"
                       "movi v22.16b, #0xf0\n"
                       "ldr q11, [x25, #0x20]\n"
                       "ldr q23, [x25, #0x30]\n"
                       "sshl v21.16b, v6.16b, v17.16b\n"
                       "sshl v16.16b, v5.16b, v17.16b\n"
                       "ldr q20, [x25, #0x40]\n"
                       "ldr q26, [x25, #0x50]\n"
                       "and v6.16b, v6.16b, v22.16b\n"
                       "and v5.16b, v5.16b, v22.16b\n"
                       "ldr q25, [x25, #0x60]\n"
                       "ldr q3, [x25, #0x70]\n"
                       "sshl v19.16b, v31.16b, v17.16b\n"
                       "sshl v18.16b, v14.16b, v17.16b\n"
                       "ldr d17, [x25, #-0x8]\n"
                       ".inst 0x4e95a488  // smmla v8.4s, v4.16b, v21.16b\n"
                       ".inst 0x4e90a49b  // smmla v27.4s, v4.16b, v16.16b\n"
                       "and v31.16b, v31.16b, v22.16b\n"
                       ".inst 0x4e95a5a0  // smmla v0.4s, v13.16b, v21.16b\n"
                       ".inst 0x4e90a5bd  // smmla v29.4s, v13.16b, v16.16b\n"
                       "and v14.16b, v14.16b, v22.16b\n"
                       "sub x20, x24, #0x8\n"
                       "ldr d16, [x20, #0x0]\n"
                       "subs x21, x21, #0x1\n"
                       "add x25, x25, #0x88\n"
                       "fcvtl v17.4s, v17.4h\n"
                       "add x24, x24, #0x48\n"
                       ".inst 0x4e93a568  // smmla v8.4s, v11.16b, v19.16b\n"
                       ".inst 0x4e92a57b  // smmla v27.4s, v11.16b, v18.16b\n"
                       ".inst 0x4e93a6e0  // smmla v0.4s, v23.16b, v19.16b\n"
                       ".inst 0x4e92a6fd  // smmla v29.4s, v23.16b, v18.16b\n"
                       "fcvtl v16.4s, v16.4h\n"
                       ".inst 0x4e86a688  // smmla v8.4s, v20.16b, v6.16b\n"
                       ".inst 0x4e85a69b  // smmla v27.4s, v20.16b, v5.16b\n"
                       "fmul v23.4s, v16.4s, v17.s[0]\n"
                       "fmul v21.4s, v16.4s, v17.s[1]\n"
                       "fmul v1.4s, v16.4s, v17.s[2]\n"
                       "fmul v20.4s, v16.4s, v17.s[3]\n"
                       ".inst 0x4e86a740  // smmla v0.4s, v26.16b, v6.16b\n"
                       ".inst 0x4e85a75d  // smmla v29.4s, v26.16b, v5.16b\n"
                       ".inst 0x4e9fa728  // smmla v8.4s, v25.16b, v31.16b\n"
                       ".inst 0x4e8ea73b  // smmla v27.4s, v25.16b, v14.16b\n"
                       ".inst 0x4e9fa460  // smmla v0.4s, v3.16b, v31.16b\n"
                       ".inst 0x4e8ea47d  // smmla v29.4s, v3.16b, v14.16b\n"
                       "uzp1 v19.2d, v8.2d, v27.2d\n"
                       "uzp2 v18.2d, v8.2d, v27.2d\n"
                       "scvtf v19.4s, v19.4s, #0x4\n"
                       "uzp1 v17.2d, v0.2d, v29.2d\n"
                       "uzp2 v16.2d, v0.2d, v29.2d\n"
                       "scvtf v18.4s, v18.4s, #0x4\n"
                       "fmla v2.4s, v19.4s, v23.4s\n"
                       "scvtf v17.4s, v17.4s, #0x4\n"
                       "scvtf v16.4s, v16.4s, #0x4\n"
                       "fmla v10.4s, v18.4s, v21.4s\n"
                       "fmla v12.4s, v17.4s, v1.4s\n"
                       "fmla v28.4s, v16.4s, v20.4s\n"
                       "bgt 7b\n"
                       "mov x20, %x[res_ptr]\n"
                       "cmp x10, #0x1\n"
                       "str q2, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "ble 8f\n"
                       "cmp x10, #0x2\n"
                       "str q10, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "ble 8f\n"
                       "cmp x10, #0x3\n"
                       "str q12, [x20, #0x0]\n"
                       "add x20, x20, %x[res_stride]\n"
                       "ble 8f\n"
                       "str q28, [x20, #0x0]\n"
                       "8:" // Row tail: Accumulator store skip
                       "subs x23, x23, #0x4\n"
                       "add %x[res_ptr], %x[res_ptr], #0x10\n"
                       "bne 6b\n"
                       "subs x10, x10, #0x4\n"
                       "add %x[a_ptr], %x[a_ptr], x9\n"
                       "mov %x[res_ptr], x22\n"
                       "bgt 5b\n"
                       "9:" // Row tail: Row loop skip
                       : [a_ptr] "+&r"(a_ptr), [res_ptr] "+&r"(res_ptr)
                       : [b_ptr] "r"(b_ptr), [nr] "r"(nr), [nb] "r"(nb),
                         [res_stride] "r"(res_stride), [nc] "r"(nc)
                       : "cc", "memory", "v0", "v1", "v2", "v3", "v4", "v5",
                         "v6", "v7", "v8", "v9", "v10", "v11", "v12", "v13",
                         "v14", "v15", "v16", "v17", "v18", "v19", "v20", "v21",
                         "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29",
                         "v30", "v31", "x9", "x10", "x20", "x21", "x22", "x23",
                         "x24", "x25", "x26", "x27", "x28");
  return;
}

void nntr_gemm_q4_0_8x8_q8_0(int n, float *__restrict s, size_t bs,
                             const void *__restrict vx,
                             const void *__restrict vy, int nr, int nc) {
  const int qk = QK8_0;
  const int nb = n / qk;
  const int ncols_interleaved = 8;
  const int blocklen = 8;

  assert(n % qk == 0);
  assert(nr % 4 == 0);
  assert(nc % ncols_interleaved == 0);
  {
    const void *b_ptr = vx;
    const void *a_ptr = vy;
    float *res_ptr = s;
    size_t res_stride = bs * sizeof(float);

    __asm__ __volatile__(
      "mov x20, #0x4\n"
      "mov x13, %x[nr]\n"
      "mov z28.s, #-0x4\n"
      "mov x12, #0x88\n"
      "ptrue p1.b\n"
      "whilelt p0.s, XZR, x20\n"
      "cmp x13, #0x10\n"
      "mul x12, %x[nb], x12\n"
      "blt 4f\n"
      "1:" // Row loop
      "add x11, %x[b_ptr], #0x10\n"
      "mov x10, %x[nc]\n"
      "add x9, %x[res_ptr], %x[res_stride], LSL #4\n"
      "2:" // Column loop
      "add x28, %x[a_ptr], #0x8\n"
      "mov z24.b, #0x0\n"
      "mov z15.b, #0x0\n"
      "mov x27, %x[nb]\n"
      "add x26, x28, x12\n"
      "mov z12.b, #0x0\n"
      "mov z0.b, #0x0\n"
      "add x25, x26, x12\n"
      "mov z13.b, #0x0\n"
      "mov z1.b, #0x0\n"
      "add x24, x25, x12\n"
      "mov z20.b, #0x0\n"
      "mov z25.b, #0x0\n"
      "mov z11.b, #0x0\n"
      "mov z16.b, #0x0\n"
      "mov z19.b, #0x0\n"
      "mov z26.b, #0x0\n"
      "mov z8.b, #0x0\n"
      "mov z29.b, #0x0\n"
      "mov z27.b, #0x0\n"
      "mov z10.b, #0x0\n"
      "3:" // Block loop
      "ld1b { z30.b }, p1/Z, [x11]\n"
      "ld1b { z21.b }, p1/Z, [x11, #1, MUL VL]\n"
      "mov z18.s, #0x0\n"
      "mov z7.s, #0x0\n"
      "ld1rqb { z3.b }, p1/Z, [x28]\n"
      "ld1rqb { z5.b }, p1/Z, [x28, #16]\n"
      "mov z9.s, #0x0\n"
      "mov z22.s, #0x0\n"
      "ld1b { z4.b }, p1/Z, [x11, #2, MUL VL]\n"
      "ld1b { z17.b }, p1/Z, [x11, #3, MUL VL]\n"
      "sub x20, x11, #0x10\n"
      "sub x23, x28, #0x8\n"
      "lsl z31.b, z30.b, #0x4\n"
      "lsl z6.b, z21.b, #0x4\n"
      "ld1h { z23.s }, p1/Z, [x20]\n"
      "sub x22, x26, #0x8\n"
      "and z30.b, z30.b, #0xf0\n"
      "and z21.b, z21.b, #0xf0\n"
      "sub x21, x25, #0x8\n"
      "sub x20, x24, #0x8\n"
      "lsl z14.b, z4.b, #0x4\n"
      "lsl z2.b, z17.b, #0x4\n"
      "subs x27, x27, #0x1\n"
      "add x11, x11, #0x90\n"
      ".inst 0x451f9872  // smmla z18.s, z3.b, z31.b\n"
      ".inst 0x45069867  // smmla z7.s, z3.b, z6.b\n"
      "ld1rqb { z3.b }, p1/Z, [x28, #32]\n"
      "and z4.b, z4.b, #0xf0\n"
      ".inst 0x451f98a9  // smmla z9.s, z5.b, z31.b\n"
      ".inst 0x450698b6  // smmla z22.s, z5.b, z6.b\n"
      "ld1rqb { z5.b }, p1/Z, [x28, #48]\n"
      "and z17.b, z17.b, #0xf0\n"
      "fcvt z23.s, p1/m, z23.h\n"
      ".inst 0x450e9872  // smmla z18.s, z3.b, z14.b\n"
      ".inst 0x45029867  // smmla z7.s, z3.b, z2.b\n"
      "ld1rqb { z3.b }, p1/Z, [x28, #64]\n"
      ".inst 0x450e98a9  // smmla z9.s, z5.b, z14.b\n"
      ".inst 0x450298b6  // smmla z22.s, z5.b, z2.b\n"
      "ld1rqb { z5.b }, p1/Z, [x28, #80]\n"
      "fscale z23.s, p1/m, z23.s, z28.s\n"
      ".inst 0x451e9872  // smmla z18.s, z3.b, z30.b\n"
      ".inst 0x45159867  // smmla z7.s, z3.b, z21.b\n"
      "ld1rqb { z3.b }, p1/Z, [x28, #96]\n"
      ".inst 0x451e98a9  // smmla z9.s, z5.b, z30.b\n"
      ".inst 0x451598b6  // smmla z22.s, z5.b, z21.b\n"
      "ld1rqb { z5.b }, p1/Z, [x28, #112]\n"
      "add x28, x28, #0x88\n"
      ".inst 0x45049872  // smmla z18.s, z3.b, z4.b\n"
      ".inst 0x45119867  // smmla z7.s, z3.b, z17.b\n"
      "ld1h { z3.s }, p0/Z, [x23]\n"
      ".inst 0x450498a9  // smmla z9.s, z5.b, z4.b\n"
      ".inst 0x451198b6  // smmla z22.s, z5.b, z17.b\n"
      "fcvt z3.s, p1/m, z3.h\n"
      "uzp1 z5.d, z18.d, z7.d\n"
      "uzp2 z18.d, z18.d, z7.d\n"
      "mov z3.q, z3.q[0]\n"
      "uzp1 z7.d, z9.d, z22.d\n"
      "uzp2 z22.d, z9.d, z22.d\n"
      "fmul z9.s, z23.s, z3.s[0]\n"
      "scvtf z5.s, p1/m, z5.s\n"
      "scvtf z18.s, p1/m, z18.s\n"
      "scvtf z7.s, p1/m, z7.s\n"
      "scvtf z22.s, p1/m, z22.s\n"
      "fmla z24.s, p1/M, z5.s, z9.s\n"
      "ld1rqb { z5.b }, p1/Z, [x26]\n"
      "fmul z9.s, z23.s, z3.s[1]\n"
      "fmla z15.s, p1/M, z18.s, z9.s\n"
      "ld1rqb { z18.b }, p1/Z, [x26, #16]\n"
      "fmul z9.s, z23.s, z3.s[2]\n"
      "fmul z3.s, z23.s, z3.s[3]\n"
      "fmla z12.s, p1/M, z7.s, z9.s\n"
      "mov z9.s, #0x0\n"
      "ld1h { z7.s }, p0/Z, [x22]\n"
      ".inst 0x451f98a9  // smmla z9.s, z5.b, z31.b\n"
      "fmla z0.s, p1/M, z22.s, z3.s\n"
      "mov z22.s, #0x0\n"
      "ld1h { z3.s }, p0/Z, [x21]\n"
      ".inst 0x450698b6  // smmla z22.s, z5.b, z6.b\n"
      "ld1rqb { z5.b }, p1/Z, [x26, #32]\n"
      "fcvt z7.s, p1/m, z7.h\n"
      "fcvt z3.s, p1/m, z3.h\n"
      ".inst 0x450e98a9  // smmla z9.s, z5.b, z14.b\n"
      ".inst 0x450298b6  // smmla z22.s, z5.b, z2.b\n"
      "ld1rqb { z5.b }, p1/Z, [x26, #64]\n"
      "mov z7.q, z7.q[0]\n"
      "mov z3.q, z3.q[0]\n"
      ".inst 0x451e98a9  // smmla z9.s, z5.b, z30.b\n"
      ".inst 0x451598b6  // smmla z22.s, z5.b, z21.b\n"
      "ld1rqb { z5.b }, p1/Z, [x26, #96]\n"
      ".inst 0x450498a9  // smmla z9.s, z5.b, z4.b\n"
      ".inst 0x451198b6  // smmla z22.s, z5.b, z17.b\n"
      "uzp1 z5.d, z9.d, z22.d\n"
      "scvtf z5.s, p1/m, z5.s\n"
      "uzp2 z22.d, z9.d, z22.d\n"
      "fmul z9.s, z23.s, z7.s[0]\n"
      "scvtf z22.s, p1/m, z22.s\n"
      "fmla z13.s, p1/M, z5.s, z9.s\n"
      "ld1rqb { z9.b }, p1/Z, [x25]\n"
      "fmul z5.s, z23.s, z7.s[1]\n"
      "fmla z1.s, p1/M, z22.s, z5.s\n"
      "mov z5.s, #0x0\n"
      "mov z22.s, #0x0\n"
      ".inst 0x451f9a45  // smmla z5.s, z18.b, z31.b\n"
      ".inst 0x45069a56  // smmla z22.s, z18.b, z6.b\n"
      "ld1rqb { z18.b }, p1/Z, [x26, #48]\n"
      ".inst 0x450e9a45  // smmla z5.s, z18.b, z14.b\n"
      ".inst 0x45029a56  // smmla z22.s, z18.b, z2.b\n"
      "ld1rqb { z18.b }, p1/Z, [x26, #80]\n"
      ".inst 0x451e9a45  // smmla z5.s, z18.b, z30.b\n"
      ".inst 0x45159a56  // smmla z22.s, z18.b, z21.b\n"
      "ld1rqb { z18.b }, p1/Z, [x26, #112]\n"
      "add x26, x26, #0x88\n"
      ".inst 0x45049a45  // smmla z5.s, z18.b, z4.b\n"
      ".inst 0x45119a56  // smmla z22.s, z18.b, z17.b\n"
      "uzp1 z18.d, z5.d, z22.d\n"
      "scvtf z18.s, p1/m, z18.s\n"
      "uzp2 z22.d, z5.d, z22.d\n"
      "fmul z5.s, z23.s, z7.s[2]\n"
      "fmul z7.s, z23.s, z7.s[3]\n"
      "scvtf z22.s, p1/m, z22.s\n"
      "fmla z20.s, p1/M, z18.s, z5.s\n"
      "ld1rqb { z18.b }, p1/Z, [x25, #16]\n"
      "ld1h { z5.s }, p0/Z, [x20]\n"
      "fcvt z5.s, p1/m, z5.h\n"
      "fmla z25.s, p1/M, z22.s, z7.s\n"
      "mov z22.s, #0x0\n"
      "mov z7.s, #0x0\n"
      ".inst 0x451f9936  // smmla z22.s, z9.b, z31.b\n"
      ".inst 0x45069927  // smmla z7.s, z9.b, z6.b\n"
      "ld1rqb { z9.b }, p1/Z, [x25, #32]\n"
      "mov z5.q, z5.q[0]\n"
      ".inst 0x450e9936  // smmla z22.s, z9.b, z14.b\n"
      ".inst 0x45029927  // smmla z7.s, z9.b, z2.b\n"
      "ld1rqb { z9.b }, p1/Z, [x25, #64]\n"
      ".inst 0x451e9936  // smmla z22.s, z9.b, z30.b\n"
      ".inst 0x45159927  // smmla z7.s, z9.b, z21.b\n"
      "ld1rqb { z9.b }, p1/Z, [x25, #96]\n"
      ".inst 0x45049936  // smmla z22.s, z9.b, z4.b\n"
      ".inst 0x45119927  // smmla z7.s, z9.b, z17.b\n"
      "uzp1 z9.d, z22.d, z7.d\n"
      "scvtf z9.s, p1/m, z9.s\n"
      "uzp2 z22.d, z22.d, z7.d\n"
      "fmul z7.s, z23.s, z3.s[0]\n"
      "scvtf z22.s, p1/m, z22.s\n"
      "fmla z11.s, p1/M, z9.s, z7.s\n"
      "ld1rqb { z9.b }, p1/Z, [x24]\n"
      "fmul z7.s, z23.s, z3.s[1]\n"
      "fmla z16.s, p1/M, z22.s, z7.s\n"
      "mov z22.s, #0x0\n"
      "mov z7.s, #0x0\n"
      ".inst 0x451f9a56  // smmla z22.s, z18.b, z31.b\n"
      ".inst 0x45069a47  // smmla z7.s, z18.b, z6.b\n"
      "ld1rqb { z18.b }, p1/Z, [x25, #48]\n"
      ".inst 0x450e9a56  // smmla z22.s, z18.b, z14.b\n"
      ".inst 0x45029a47  // smmla z7.s, z18.b, z2.b\n"
      "ld1rqb { z18.b }, p1/Z, [x25, #80]\n"
      ".inst 0x451e9a56  // smmla z22.s, z18.b, z30.b\n"
      ".inst 0x45159a47  // smmla z7.s, z18.b, z21.b\n"
      "ld1rqb { z18.b }, p1/Z, [x25, #112]\n"
      "add x25, x25, #0x88\n"
      ".inst 0x45049a56  // smmla z22.s, z18.b, z4.b\n"
      ".inst 0x45119a47  // smmla z7.s, z18.b, z17.b\n"
      "uzp1 z18.d, z22.d, z7.d\n"
      "scvtf z18.s, p1/m, z18.s\n"
      "uzp2 z7.d, z22.d, z7.d\n"
      "fmul z22.s, z23.s, z3.s[2]\n"
      "fmul z3.s, z23.s, z3.s[3]\n"
      "scvtf z7.s, p1/m, z7.s\n"
      "fmla z19.s, p1/M, z18.s, z22.s\n"
      "ld1rqb { z18.b }, p1/Z, [x24, #16]\n"
      "fmul z22.s, z23.s, z5.s[0]\n"
      "fmla z26.s, p1/M, z7.s, z3.s\n"
      "mov z3.s, #0x0\n"
      "mov z7.s, #0x0\n"
      ".inst 0x451f9923  // smmla z3.s, z9.b, z31.b\n"
      ".inst 0x45069927  // smmla z7.s, z9.b, z6.b\n"
      "ld1rqb { z9.b }, p1/Z, [x24, #32]\n"
      ".inst 0x450e9923  // smmla z3.s, z9.b, z14.b\n"
      ".inst 0x45029927  // smmla z7.s, z9.b, z2.b\n"
      "mov z9.s, #0x0\n"
      ".inst 0x451f9a49  // smmla z9.s, z18.b, z31.b\n"
      "mov z31.s, #0x0\n"
      ".inst 0x45069a5f  // smmla z31.s, z18.b, z6.b\n"
      "ld1rqb { z6.b }, p1/Z, [x24, #48]\n"
      "ld1rqb { z18.b }, p1/Z, [x24, #64]\n"
      ".inst 0x450e98c9  // smmla z9.s, z6.b, z14.b\n"
      "fmul z14.s, z23.s, z5.s[1]\n"
      ".inst 0x450298df  // smmla z31.s, z6.b, z2.b\n"
      "ld1rqb { z6.b }, p1/Z, [x24, #80]\n"
      "fmul z2.s, z23.s, z5.s[2]\n"
      "fmul z23.s, z23.s, z5.s[3]\n"
      ".inst 0x451e9a43  // smmla z3.s, z18.b, z30.b\n"
      ".inst 0x45159a47  // smmla z7.s, z18.b, z21.b\n"
      "ld1rqb { z5.b }, p1/Z, [x24, #96]\n"
      ".inst 0x451e98c9  // smmla z9.s, z6.b, z30.b\n"
      ".inst 0x451598df  // smmla z31.s, z6.b, z21.b\n"
      "ld1rqb { z18.b }, p1/Z, [x24, #112]\n"
      "add x24, x24, #0x88\n"
      ".inst 0x450498a3  // smmla z3.s, z5.b, z4.b\n"
      ".inst 0x451198a7  // smmla z7.s, z5.b, z17.b\n"
      ".inst 0x45049a49  // smmla z9.s, z18.b, z4.b\n"
      ".inst 0x45119a5f  // smmla z31.s, z18.b, z17.b\n"
      "uzp1 z18.d, z3.d, z7.d\n"
      "uzp2 z5.d, z3.d, z7.d\n"
      "scvtf z18.s, p1/m, z18.s\n"
      "uzp1 z6.d, z9.d, z31.d\n"
      "uzp2 z9.d, z9.d, z31.d\n"
      "scvtf z5.s, p1/m, z5.s\n"
      "fmla z8.s, p1/M, z18.s, z22.s\n"
      "scvtf z6.s, p1/m, z6.s\n"
      "scvtf z9.s, p1/m, z9.s\n"
      "fmla z29.s, p1/M, z5.s, z14.s\n"
      "fmla z27.s, p1/M, z6.s, z2.s\n"
      "fmla z10.s, p1/M, z9.s, z23.s\n"
      "bgt 3b\n"
      "mov x20, %x[res_ptr]\n"
      "subs x10, x10, #0x8\n"
      "add %x[res_ptr], %x[res_ptr], #0x20\n"
      "st1w { z24.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z15.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z12.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z0.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z13.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z1.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z20.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z25.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z11.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z16.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z19.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z26.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z8.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z29.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z27.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "st1w { z10.s }, p1, [x20]\n"
      "bne 2b\n"
      "mov x20, #0x4\n"
      "sub x13, x13, #0x10\n"
      "cmp x13, #0x10\n"
      "mov %x[res_ptr], x9\n"
      "madd %x[a_ptr], x20, x12, %x[a_ptr]\n"
      "bge 1b\n"
      "4:" // Row loop skip
      "cbz x13, 9f\n"
      "5:" // Row tail: Row loop
      "add x25, %x[b_ptr], #0x10\n"
      "mov x24, %x[nc]\n"
      "add x23, %x[res_ptr], %x[res_stride], LSL #2\n"
      "6:" // Row tail: Column loop
      "mov z24.b, #0x0\n"
      "mov z15.b, #0x0\n"
      "add x28, %x[a_ptr], #0x8\n"
      "mov x22, %x[nb]\n"
      "mov z12.b, #0x0\n"
      "mov z0.b, #0x0\n"
      "7:" // Row tail: Block loop
      "ld1b { z3.b }, p1/Z, [x25]\n"
      "ld1b { z6.b }, p1/Z, [x25, #1, MUL VL]\n"
      "mov z2.s, #0x0\n"
      "mov z25.s, #0x0\n"
      "ld1rqb { z26.b }, p1/Z, [x28]\n"
      "ld1rqb { z21.b }, p1/Z, [x28, #16]\n"
      "mov z27.s, #0x0\n"
      "mov z19.s, #0x0\n"
      "ld1b { z29.b }, p1/Z, [x25, #2, MUL VL]\n"
      "ld1b { z16.b }, p1/Z, [x25, #3, MUL VL]\n"
      "sub x21, x25, #0x10\n"
      "sub x20, x28, #0x8\n"
      "lsl z20.b, z3.b, #0x4\n"
      "lsl z4.b, z6.b, #0x4\n"
      "ld1rqb { z10.b }, p1/Z, [x28, #32]\n"
      "ld1rqb { z23.b }, p1/Z, [x28, #48]\n"
      "and z3.b, z3.b, #0xf0\n"
      "and z6.b, z6.b, #0xf0\n"
      "ld1rqb { z11.b }, p1/Z, [x28, #64]\n"
      "ld1rqb { z7.b }, p1/Z, [x28, #80]\n"
      "lsl z8.b, z29.b, #0x4\n"
      "lsl z14.b, z16.b, #0x4\n"
      "ld1rqb { z18.b }, p1/Z, [x28, #96]\n"
      "ld1rqb { z30.b }, p1/Z, [x28, #112]\n"
      ".inst 0x45149b42  // smmla z2.s, z26.b, z20.b\n"
      ".inst 0x45049b59  // smmla z25.s, z26.b, z4.b\n"
      "and z29.b, z29.b, #0xf0\n"
      "ld1h { z17.s }, p1/Z, [x21]\n"
      ".inst 0x45149abb  // smmla z27.s, z21.b, z20.b\n"
      ".inst 0x45049ab3  // smmla z19.s, z21.b, z4.b\n"
      "and z16.b, z16.b, #0xf0\n"
      "ld1h { z4.s }, p0/Z, [x20]\n"
      "subs x22, x22, #0x1\n"
      "add x28, x28, #0x88\n"
      "fcvt z17.s, p1/m, z17.h\n"
      "add x25, x25, #0x90\n"
      ".inst 0x45089942  // smmla z2.s, z10.b, z8.b\n"
      ".inst 0x450e9959  // smmla z25.s, z10.b, z14.b\n"
      "fcvt z4.s, p1/m, z4.h\n"
      ".inst 0x45089afb  // smmla z27.s, z23.b, z8.b\n"
      ".inst 0x450e9af3  // smmla z19.s, z23.b, z14.b\n"
      "fscale z17.s, p1/m, z17.s, z28.s\n"
      "mov z4.q, z4.q[0]\n"
      ".inst 0x45039962  // smmla z2.s, z11.b, z3.b\n"
      ".inst 0x45069979  // smmla z25.s, z11.b, z6.b\n"
      "fmul z23.s, z17.s, z4.s[0]\n"
      "fmul z9.s, z17.s, z4.s[1]\n"
      "fmul z21.s, z17.s, z4.s[2]\n"
      "fmul z4.s, z17.s, z4.s[3]\n"
      ".inst 0x450398fb  // smmla z27.s, z7.b, z3.b\n"
      ".inst 0x450698f3  // smmla z19.s, z7.b, z6.b\n"
      ".inst 0x451d9a42  // smmla z2.s, z18.b, z29.b\n"
      ".inst 0x45109a59  // smmla z25.s, z18.b, z16.b\n"
      ".inst 0x451d9bdb  // smmla z27.s, z30.b, z29.b\n"
      ".inst 0x45109bd3  // smmla z19.s, z30.b, z16.b\n"
      "uzp1 z31.d, z2.d, z25.d\n"
      "uzp2 z13.d, z2.d, z25.d\n"
      "scvtf z31.s, p1/m, z31.s\n"
      "uzp1 z17.d, z27.d, z19.d\n"
      "uzp2 z18.d, z27.d, z19.d\n"
      "scvtf z13.s, p1/m, z13.s\n"
      "fmla z24.s, p1/M, z31.s, z23.s\n"
      "scvtf z17.s, p1/m, z17.s\n"
      "scvtf z18.s, p1/m, z18.s\n"
      "fmla z15.s, p1/M, z13.s, z9.s\n"
      "fmla z12.s, p1/M, z17.s, z21.s\n"
      "fmla z0.s, p1/M, z18.s, z4.s\n"
      "bgt 7b\n"
      "mov x20, %x[res_ptr]\n"
      "cmp x13, #0x1\n"
      "st1w { z24.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "ble 8f\n"
      "cmp x13, #0x2\n"
      "st1w { z15.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "ble 8f\n"
      "cmp x13, #0x3\n"
      "st1w { z12.s }, p1, [x20]\n"
      "add x20, x20, %x[res_stride]\n"
      "ble 8f\n"
      "st1w { z0.s }, p1, [x20]\n"
      "8:" // Row tail: Accumulator store skip
      "subs x24, x24, #0x8\n"
      "add %x[res_ptr], %x[res_ptr], #0x20\n"
      "bne 6b\n"
      "subs x13, x13, #0x4\n"
      "add %x[a_ptr], %x[a_ptr], x12\n"
      "mov %x[res_ptr], x23\n"
      "bgt 5b\n"
      "9:" // Row tail: Row loop skip
      : [a_ptr] "+&r"(a_ptr), [res_ptr] "+&r"(res_ptr)
      : [b_ptr] "r"(b_ptr), [nr] "r"(nr), [nb] "r"(nb),
        [res_stride] "r"(res_stride), [nc] "r"(nc)
      : "cc", "memory", "p0", "p1", "x9", "x10", "x11", "x12", "x13", "x20",
        "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28", "z0", "z1",
        "z2", "z3", "z4", "z5", "z6", "z7", "z8", "z9", "z10", "z11", "z12",
        "z13", "z14", "z15", "z16", "z17", "z18", "z19", "z20", "z21", "z22",
        "z23", "z24", "z25", "z26", "z27", "z28", "z29", "z30", "z31");
    return;
  }
}

void nntr_gemm_q4_K_8x8_q8_K(int n, float *__restrict s, size_t bs,
                             const void *__restrict vx,
                             const void *__restrict vy, int nr, int nc) {
  const int qk = QK_K;
  const int nb = n / qk;
  const int ncols_interleaved = 8;
  const int blocklen = 8;
  static const uint32_t kmask1 = 0x3f3f3f3f;
  static const uint32_t kmask2 = 0x0f0f0f0f;
  static const uint32_t kmask3 = 0x03030303;

  assert(n % qk == 0);
  assert(nr % 4 == 0);
  assert(nc % ncols_interleaved == 0);

  float sumf[4][8];
  float sum_minf[4][8];
  uint32_t utmp[32];
  int sumi1;
  int sumi2;
  int sumi;

  for (int y = 0; y < nr / 4; y++) {
    const block_q8_Kx4 *a_ptr = (const block_q8_Kx4 *)vy + (y * nb);
    for (int x = 0; x < nc / ncols_interleaved; x++) {
      const block_q4_Kx8 *b_ptr = (const block_q4_Kx8 *)vx + (x * nb);
      for (int m = 0; m < 4; m++) {
        for (int j = 0; j < ncols_interleaved; j++) {
          sumf[m][j] = 0.0;
          sum_minf[m][j] = 0.0;
        }
      }
      for (int l = 0; l < nb; l++) {
        for (int sb = 0; sb < 8; sb++) {
          memcpy(utmp + sb * 4, b_ptr[l].scales + sb * 12, 12);
          utmp[sb * 4 + 3] = ((utmp[sb * 4 + 2] >> 4) & kmask2) |
                             (((utmp[sb * 4 + 1] >> 6) & kmask3) << 4);
          const uint32_t uaux_0 = utmp[sb * 4 + 1] & kmask1;
          utmp[sb * 4 + 1] = (utmp[sb * 4 + 2] & kmask2) |
                             (((utmp[sb * 4 + 0] >> 6) & kmask3) << 4);
          utmp[sb * 4 + 2] = uaux_0;
          utmp[sb * 4 + 0] &= kmask1;
        }
        for (int k = 0; k < (qk / (2 * blocklen)); k++) {
          uint8_t *scales_0 = (uint8_t *)utmp + (k / 4) * 32;
          uint8_t *scales_1 = (uint8_t *)utmp + (k / 4) * 32 + 16;
          for (int m = 0; m < 4; m++) {
            for (int j = 0; j < ncols_interleaved; j++) {
              sumi1 = 0;
              sumi2 = 0;
              sumi = 0;
              for (int i = 0; i < blocklen; ++i) {
                const int v0 =
                  (int8_t)(b_ptr[l].qs[k * ncols_interleaved * blocklen +
                                       j * blocklen + i] &
                           0xF);
                const int v1 =
                  (int8_t)(b_ptr[l].qs[k * ncols_interleaved * blocklen +
                                       j * blocklen + i] >>
                           4);
                sumi1 =
                  (v0 * a_ptr[l].qs[(k >> 2) * 256 + (k % 4) * 4 * blocklen +
                                    m * blocklen + i]);
                sumi2 =
                  (v1 * a_ptr[l].qs[(k >> 2) * 256 + (k % 4) * 4 * blocklen +
                                    m * blocklen + i + 128]);
                sumi1 = sumi1 * scales_0[j];
                sumi2 = sumi2 * scales_1[j];
                sumi += sumi1 + sumi2;
              }
              sumf[m][j] +=
                sumi * nntr_fp16_to_fp32(b_ptr[l].d[j]) * a_ptr[l].d[m];
            }
          }
        }
        for (int sb = 0; sb < 8; sb++) {
          uint8_t *mins = (uint8_t *)utmp + 8 + sb * 16;
          for (int m = 0; m < 4; m++) {
            const int16_t *bsums =
              a_ptr[l].bsums + (sb * 8) + (m * 4) - ((sb % 2) * 6);
            for (int j = 0; j < ncols_interleaved; j++) {
              sum_minf[m][j] += mins[j] * (bsums[0] + bsums[1]) *
                                nntr_fp16_to_fp32(b_ptr[l].dmin[j]) *
                                a_ptr[l].d[m];
            }
          }
        }
      }
      for (int m = 0; m < 4; m++) {
        for (int j = 0; j < ncols_interleaved; j++) {
          s[(y * 4 + m) * bs + x * ncols_interleaved + j] =
            sumf[m][j] - sum_minf[m][j];
        }
      }
    }
  }
}

void nntr_gemv_q4_K_8x8_q8_K(int n, float *__restrict s, size_t bs,
                             const void *__restrict vx,
                             const void *__restrict vy, int nr, int nc) {
  const int qk = QK_K;
  const int nb = n / qk;
  const int ncols_interleaved = 8;
  const int blocklen = 8;
  static const uint32_t kmask1 = 0x3f3f3f3f;
  static const uint32_t kmask2 = 0x0f0f0f0f;
  static const uint32_t kmask3 = 0x03030303;

  assert(n % qk == 0);
  assert(nc % ncols_interleaved == 0);

  float sumf[8];
  float sum_minf[8];
  uint32_t utmp[32];
  int sumi1;
  int sumi2;
  int sumi;

  const block_q8_K *a_ptr = (const block_q8_K *)vy;
  for (int x = 0; x < nc / ncols_interleaved; x++) {
    const block_q4_Kx8 *b_ptr = (const block_q4_Kx8 *)vx + (x * nb);

    for (int j = 0; j < ncols_interleaved; j++) {
      sumf[j] = 0.0;
      sum_minf[j] = 0.0;
    }
    for (int l = 0; l < nb; l++) {
      for (int sb = 0; sb < 8; sb++) {
        memcpy(utmp + sb * 4, b_ptr[l].scales + sb * 12, 12);
        utmp[sb * 4 + 3] = ((utmp[sb * 4 + 2] >> 4) & kmask2) |
                           (((utmp[sb * 4 + 1] >> 6) & kmask3) << 4);
        const uint32_t uaux_0 = utmp[sb * 4 + 1] & kmask1;
        utmp[sb * 4 + 1] = (utmp[sb * 4 + 2] & kmask2) |
                           (((utmp[sb * 4 + 0] >> 6) & kmask3) << 4);
        utmp[sb * 4 + 2] = uaux_0;
        utmp[sb * 4 + 0] &= kmask1;
      }
      for (int k = 0; k < (qk / (2 * blocklen)); k++) {
        uint8_t *scales_0 = (uint8_t *)utmp + (k / 4) * 32;
        uint8_t *scales_1 = (uint8_t *)utmp + (k / 4) * 32 + 16;
        for (int j = 0; j < ncols_interleaved; j++) {
          sumi1 = 0;
          sumi2 = 0;
          sumi = 0;
          for (int i = 0; i < blocklen; ++i) {
            const int v0 =
              (int8_t)(b_ptr[l].qs[k * ncols_interleaved * blocklen +
                                   j * blocklen + i] &
                       0xF);
            const int v1 =
              (int8_t)(b_ptr[l].qs[k * ncols_interleaved * blocklen +
                                   j * blocklen + i] >>
                       4);
            sumi1 = (v0 * a_ptr[l].qs[(k >> 2) * 64 + (k % 4) * blocklen + i]);
            sumi2 =
              (v1 * a_ptr[l].qs[(k >> 2) * 64 + (k % 4) * blocklen + i + 32]);
            sumi1 = sumi1 * scales_0[j];
            sumi2 = sumi2 * scales_1[j];
            sumi += sumi1 + sumi2;
          }
          sumf[j] += sumi * nntr_fp16_to_fp32(b_ptr[l].d[j]) * a_ptr[l].d;
        }
      }
      for (int sb = 0; sb < 8; sb++) {
        uint8_t *mins = (uint8_t *)utmp + 8 + sb * 16;
        for (int j = 0; j < ncols_interleaved; j++) {
          sum_minf[j] += mins[j] *
                         (a_ptr[l].bsums[sb * 2] + a_ptr[l].bsums[sb * 2 + 1]) *
                         nntr_fp16_to_fp32(b_ptr[l].dmin[j]) * a_ptr[l].d;
        }
      }
    }
    for (int j = 0; j < ncols_interleaved; j++) {
      s[x * ncols_interleaved + j] = sumf[j] - sum_minf[j];
    }
  }
}

void nntr_quantize_mat_q8_K_4x8(const float *__restrict x, void *__restrict vy,
                                int64_t k) {
  assert(QK_K == 256);
  assert(k % QK_K == 0);
  const int nb = k / QK_K;

  block_q8_Kx4 *__restrict y = (block_q8_Kx4 *)vy;

  // scalar
  const int blck_size_interleave = 8;
  float srcv[4][QK_K];
  float iscale[4];

  for (int i = 0; i < nb; i++) {
    for (int row_iter = 0; row_iter < 4; row_iter++) {
      float amax = 0.0f; // absolute max
      float max = 0;

      for (int j = 0; j < QK_K; j++) {
        srcv[row_iter][j] = x[row_iter * k + i * QK_K + j];
        // Update the maximum value of the corresponding super block
        if (amax < fabsf(srcv[row_iter][j])) {
          amax = fabsf(srcv[row_iter][j]);
          max = srcv[row_iter][j];
        }
      }

      iscale[row_iter] = amax ? -127.f / max : 0;

      y[i].d[row_iter] = amax ? 1 / iscale[row_iter] : 0;
    }

    for (int j = 0; j < QK_K / 4; j++) {
      y[i].bsums[j] = 0;
    }

    // Quants values are interleaved in sequence of eight bytes from
    // corresponding super blocks Bsums values are interleaved in sequence of
    // four bsums from each super block taken for interleaving i.e first four
    // bsums from the first super block, followed by first four bsums from
    // second super block and so on
    for (int j = 0; j < QK_K * 4; j++) {
      int src_offset = (j / (4 * blck_size_interleave)) * blck_size_interleave;
      int src_id = (j % (4 * blck_size_interleave)) / blck_size_interleave;
      src_offset += (j % blck_size_interleave);
      int index = (((j & 31) >> 3) << 2) + ((j >> 8) << 4) + ((j >> 6) & 3);

      float x0 = srcv[src_id][src_offset] * iscale[src_id];
      y[i].qs[j] = nearest_int(x0);
      y[i].bsums[index] += y[i].qs[j];
    }
  }
}

void nntr_quantize_mat_q8_0_4x8(const float *__restrict x, void *__restrict vy,
                                int64_t k) {
  assert(Q8_0 == 32);
  assert(k % Q8_0 == 0);
  const int nb = k / Q8_0;

  block_q8_0x4 *__restrict y = (block_q8_0x4 *)vy;

  float32x4_t srcv[4][8];
  float id[4];

  for (int i = 0; i < nb; i++) {
    float32x4_t asrcv[8];
    float32x4_t amaxv[8];

    for (int row_iter = 0; row_iter < 4; row_iter++) {
      for (int j = 0; j < 8; j++)
        srcv[row_iter][j] = vld1q_f32(x + row_iter * k + i * 32 + 4 * j);
      for (int j = 0; j < 8; j++)
        asrcv[j] = vabsq_f32(srcv[row_iter][j]);

      for (int j = 0; j < 4; j++)
        amaxv[2 * j] = vmaxq_f32(asrcv[2 * j], asrcv[2 * j + 1]);
      for (int j = 0; j < 2; j++)
        amaxv[4 * j] = vmaxq_f32(amaxv[4 * j], amaxv[4 * j + 2]);
      for (int j = 0; j < 1; j++)
        amaxv[8 * j] = vmaxq_f32(amaxv[8 * j], amaxv[8 * j + 4]);

      const float amax = vmaxvq_f32(amaxv[0]);

      const float d = amax / ((1 << 7) - 1);
      id[row_iter] = d ? 1.0f / d : 0.0f;

      y[i].d[row_iter] = nntr_compute_fp32_to_fp16(d);
    }

    for (int j = 0; j < 4; j++) {
      float32x4_t v = vmulq_n_f32(srcv[0][2 * j], id[0]);
      int32x4_t vi = vcvtnq_s32_f32(v);
      y[i].qs[32 * j + 0] = vgetq_lane_s32(vi, 0);
      y[i].qs[32 * j + 1] = vgetq_lane_s32(vi, 1);
      y[i].qs[32 * j + 2] = vgetq_lane_s32(vi, 2);
      y[i].qs[32 * j + 3] = vgetq_lane_s32(vi, 3);
      v = vmulq_n_f32(srcv[0][2 * j + 1], id[0]);
      vi = vcvtnq_s32_f32(v);
      y[i].qs[32 * j + 4] = vgetq_lane_s32(vi, 0);
      y[i].qs[32 * j + 5] = vgetq_lane_s32(vi, 1);
      y[i].qs[32 * j + 6] = vgetq_lane_s32(vi, 2);
      y[i].qs[32 * j + 7] = vgetq_lane_s32(vi, 3);

      v = vmulq_n_f32(srcv[1][2 * j], id[1]);
      vi = vcvtnq_s32_f32(v);
      y[i].qs[32 * j + 8] = vgetq_lane_s32(vi, 0);
      y[i].qs[32 * j + 9] = vgetq_lane_s32(vi, 1);
      y[i].qs[32 * j + 10] = vgetq_lane_s32(vi, 2);
      y[i].qs[32 * j + 11] = vgetq_lane_s32(vi, 3);
      v = vmulq_n_f32(srcv[1][2 * j + 1], id[1]);
      vi = vcvtnq_s32_f32(v);
      y[i].qs[32 * j + 12] = vgetq_lane_s32(vi, 0);
      y[i].qs[32 * j + 13] = vgetq_lane_s32(vi, 1);
      y[i].qs[32 * j + 14] = vgetq_lane_s32(vi, 2);
      y[i].qs[32 * j + 15] = vgetq_lane_s32(vi, 3);

      v = vmulq_n_f32(srcv[2][2 * j], id[2]);
      vi = vcvtnq_s32_f32(v);
      y[i].qs[32 * j + 16] = vgetq_lane_s32(vi, 0);
      y[i].qs[32 * j + 17] = vgetq_lane_s32(vi, 1);
      y[i].qs[32 * j + 18] = vgetq_lane_s32(vi, 2);
      y[i].qs[32 * j + 19] = vgetq_lane_s32(vi, 3);
      v = vmulq_n_f32(srcv[2][2 * j + 1], id[2]);
      vi = vcvtnq_s32_f32(v);
      y[i].qs[32 * j + 20] = vgetq_lane_s32(vi, 0);
      y[i].qs[32 * j + 21] = vgetq_lane_s32(vi, 1);
      y[i].qs[32 * j + 22] = vgetq_lane_s32(vi, 2);
      y[i].qs[32 * j + 23] = vgetq_lane_s32(vi, 3);

      v = vmulq_n_f32(srcv[3][2 * j], id[3]);
      vi = vcvtnq_s32_f32(v);
      y[i].qs[32 * j + 24] = vgetq_lane_s32(vi, 0);
      y[i].qs[32 * j + 25] = vgetq_lane_s32(vi, 1);
      y[i].qs[32 * j + 26] = vgetq_lane_s32(vi, 2);
      y[i].qs[32 * j + 27] = vgetq_lane_s32(vi, 3);
      v = vmulq_n_f32(srcv[3][2 * j + 1], id[3]);
      vi = vcvtnq_s32_f32(v);
      y[i].qs[32 * j + 28] = vgetq_lane_s32(vi, 0);
      y[i].qs[32 * j + 29] = vgetq_lane_s32(vi, 1);
      y[i].qs[32 * j + 30] = vgetq_lane_s32(vi, 2);
      y[i].qs[32 * j + 31] = vgetq_lane_s32(vi, 3);
    }
  }
}

static block_q4_0x4 nntr_make_block_q4_0x4(block_q4_0 *in,
                                           unsigned int blck_size_interleave) {
  block_q4_0x4 out;

  for (int i = 0; i < 4; i++) {
    out.d[i] = in[i].d;
  }

  const int end = Q4_0 * 2 / blck_size_interleave;

  if (blck_size_interleave == 8) {
    const uint64_t xor_mask = 0x8888888888888888ULL;
    for (int i = 0; i < end; ++i) {
      int src_id = i % 4;
      int src_offset = (i / 4) * blck_size_interleave;
      int dst_offset = i * blck_size_interleave;

      uint64_t elems;
      // Using memcpy to avoid unaligned memory accesses
      memcpy(&elems, &in[src_id].qs[src_offset], sizeof(uint64_t));
      elems ^= xor_mask;
      memcpy(&out.qs[dst_offset], &elems, sizeof(uint64_t));
    }
  } else if (blck_size_interleave == 4) {
    const uint32_t xor_mask = 0x88888888;
    for (int i = 0; i < end; ++i) {
      int src_id = i % 4;
      int src_offset = (i / 4) * blck_size_interleave;
      int dst_offset = i * blck_size_interleave;

      uint32_t elems;
      memcpy(&elems, &in[src_id].qs[src_offset], sizeof(uint32_t));
      elems ^= xor_mask;
      memcpy(&out.qs[dst_offset], &elems, sizeof(uint32_t));
    }
  } else {
    assert(false);
  }

  return out;
}

static block_q4_0x8 nntr_make_block_q4_0x8(block_q4_0 *in,
                                           unsigned int blck_size_interleave) {
  block_q4_0x8 out;

  for (int i = 0; i < 8; i++) {
    out.d[i] = in[i].d;
  }

  const int end = QK_0<4>() * 4 / blck_size_interleave;
  const uint64_t xor_mask = 0x8888888888888888ULL;

  for (int i = 0; i < end; ++i) {
    int src_id = i % 8;
    int src_offset = (i / 8) * blck_size_interleave;
    int dst_offset = i * blck_size_interleave;

    uint64_t elems;
    memcpy(&elems, &in[src_id].qs[src_offset], sizeof(uint64_t));
    elems ^= xor_mask;
    memcpy(&out.qs[dst_offset], &elems, sizeof(uint64_t));
  }

  return out;
}

static block_q4_Kx8 make_block_q4_Kx8(block_q4_K *in,
                                      unsigned int blck_size_interleave) {
  block_q4_Kx8 out;
  // Delta(scale) and dmin values of the eight Q4_K structures are copied onto
  // the output interleaved structure
  for (int i = 0; i < 8; i++) {
    out.d[i] = in[i].data.data.d;
  }

  for (int i = 0; i < 8; i++) {
    out.dmin[i] = in[i].data.data.dmin;
  }

  const int end = QK_K * 4 / blck_size_interleave;

  // Interleave Q4_K quants by taking 8 bytes at a time
  for (int i = 0; i < end; ++i) {
    int src_id = i % 8;
    int src_offset = (i / 8) * blck_size_interleave;
    int dst_offset = i * blck_size_interleave;

    uint64_t elems;
    memcpy(&elems, &in[src_id].qs[src_offset], sizeof(uint64_t));
    memcpy(&out.qs[dst_offset], &elems, sizeof(uint64_t));
  }

  // The below logic is designed so as to unpack and rearrange scales and mins
  // values in Q4_K Currently the Q4_K structure has 8 scales and 8 mins packed
  // in 12 bytes ( 6 bits for each value) The output Q4_Kx8 structure has 96
  // bytes Every 12 byte is packed such that it contains scales and mins for
  // corresponding sub blocks from Q4_K structure For eg - First 12 bytes
  // contains 8 scales and 8 mins - each of first sub block from different Q4_K
  // structures
  uint8_t s[8], m[8];

  for (int i = 0; i < 4; i++) {
    for (int j = 0; j < 8; j++) {
      s[j] = in[j].scales[i] & 63;
      m[j] = in[j].scales[i + 4] & 63;
    }

    out.scales[i * 12] = (s[0] & 63) + ((s[4] & 48) << 2);
    out.scales[i * 12 + 1] = (s[1] & 63) + ((s[5] & 48) << 2);
    out.scales[i * 12 + 2] = (s[2] & 63) + ((s[6] & 48) << 2);
    out.scales[i * 12 + 3] = (s[3] & 63) + ((s[7] & 48) << 2);
    out.scales[i * 12 + 4] = (m[0] & 63) + ((m[4] & 48) << 2);
    out.scales[i * 12 + 5] = (m[1] & 63) + ((m[5] & 48) << 2);
    out.scales[i * 12 + 6] = (m[2] & 63) + ((m[6] & 48) << 2);
    out.scales[i * 12 + 7] = (m[3] & 63) + ((m[7] & 48) << 2);
    out.scales[i * 12 + 8] = (s[4] & 15) + ((m[4] & 15) << 4);
    out.scales[i * 12 + 9] = (s[5] & 15) + ((m[5] & 15) << 4);
    out.scales[i * 12 + 10] = (s[6] & 15) + ((m[6] & 15) << 4);
    out.scales[i * 12 + 11] = (s[7] & 15) + ((m[7] & 15) << 4);
  }

  for (int i = 0; i < 4; i++) {
    for (int j = 0; j < 8; j++) {
      s[j] = ((in[j].scales[i] & 192) >> 2) | (in[j].scales[i + 8] & 15);
      m[j] =
        ((in[j].scales[i + 4] & 192) >> 2) | ((in[j].scales[i + 8] & 240) >> 4);
    }

    out.scales[i * 12 + 48] = (s[0] & 63) + ((s[4] & 48) << 2);
    out.scales[i * 12 + 49] = (s[1] & 63) + ((s[5] & 48) << 2);
    out.scales[i * 12 + 50] = (s[2] & 63) + ((s[6] & 48) << 2);
    out.scales[i * 12 + 51] = (s[3] & 63) + ((s[7] & 48) << 2);
    out.scales[i * 12 + 52] = (m[0] & 63) + ((m[4] & 48) << 2);
    out.scales[i * 12 + 53] = (m[1] & 63) + ((m[5] & 48) << 2);
    out.scales[i * 12 + 54] = (m[2] & 63) + ((m[6] & 48) << 2);
    out.scales[i * 12 + 55] = (m[3] & 63) + ((m[7] & 48) << 2);
    out.scales[i * 12 + 56] = (s[4] & 15) + ((m[4] & 15) << 4);
    out.scales[i * 12 + 57] = (s[5] & 15) + ((m[5] & 15) << 4);
    out.scales[i * 12 + 58] = (s[6] & 15) + ((m[6] & 15) << 4);
    out.scales[i * 12 + 59] = (s[7] & 15) + ((m[7] & 15) << 4);
  }

  return out;
}

int nntr_repack_q4_0_to_q4_0_4_bl(void *__restrict dst, int interleave_block,
                                  const void *__restrict data, size_t data_size,
                                  size_t nrow, size_t k) {
  assert(interleave_block == 4 || interleave_block == 8);
  constexpr int nrows_interleaved = 4;

  block_q4_0x4 *dst_ = (block_q4_0x4 *)dst;
  const block_q4_0 *src = (const block_q4_0 *)data;
  block_q4_0 dst_tmp[4];
  int nblocks = k / Q4_0;

  assert(data_size == nrow * nblocks * sizeof(block_q4_0));

  if (nrow % nrows_interleaved != 0 || k % 8 != 0) {
    return -1;
  }

  for (size_t b = 0; b < nrow; b += nrows_interleaved) {
    for (int64_t x = 0; x < nblocks; x++) {
      for (size_t i = 0; i < nrows_interleaved; i++) {
        dst_tmp[i] = src[x + i * nblocks];
      }
      *dst_++ = nntr_make_block_q4_0x4(dst_tmp, interleave_block);
    }
    src += nrows_interleaved * nblocks;
  }
  return 0;
}

int nntr_repack_q4_0_to_q4_0_8_bl(void *__restrict dst, int interleave_block,
                                  const void *__restrict data, size_t data_size,
                                  size_t nrow, size_t k) {
  assert(interleave_block == 8);
  constexpr size_t nrows_interleaved = 8;

  block_q4_0x8 *dst_ = (block_q4_0x8 *)dst;
  const block_q4_0 *src = (const block_q4_0 *)data;
  block_q4_0 dst_tmp[8];
  int nblocks = k / QK_0<4>();

  assert(data_size == nrow * nblocks * sizeof(block_q4_0));

  if (nrow % nrows_interleaved != 0 || k % 8 != 0) {
    return -1;
  }

  for (size_t b = 0; b < nrow; b += nrows_interleaved) {
    for (int64_t x = 0; x < nblocks; x++) {
      for (size_t i = 0; i < nrows_interleaved; i++) {
        dst_tmp[i] = src[x + i * nblocks];
      }
      *dst_++ = nntr_make_block_q4_0x8(dst_tmp, interleave_block);
    }
    src += nrows_interleaved * nblocks;
  }
  return 0;
}

int nntr_repack_q4_K_to_q4_K_8_bl(void *__restrict dst, int interleave_block,
                                  const void *__restrict data, size_t data_size,
                                  size_t nrow, size_t k) {
  assert(interleave_block == 8);
  constexpr size_t nrows_interleaved = 8;

  block_q4_Kx8 *dst_ = (block_q4_Kx8 *)dst;
  const block_q4_K *src = (const block_q4_K *)data;
  block_q4_K dst_tmp[8];
  int nblocks = k / QK_K;

  assert(data_size == nrow * nblocks * sizeof(block_q4_K));

  if (nrow % nrows_interleaved != 0 || k % 8 != 0) {
    return -1;
  }

  for (size_t b = 0; b < nrow; b += nrows_interleaved) {
    for (int64_t x = 0; x < nblocks; x++) {
      for (size_t i = 0; i < nrows_interleaved; i++) {
        dst_tmp[i] = src[x + i * nblocks];
      }
      *dst_++ = make_block_q4_Kx8(dst_tmp, interleave_block);
    }
    src += nrows_interleaved * nblocks;
  }
  return 0;
}

//===================================== Dot products
//=================================

void nntr_vec_dot_q6_K_q8_K(int n, float *__restrict s, size_t bs,
                            const void *__restrict vx, size_t bx,
                            const void *__restrict vy, size_t by, int nrc) {
  assert(n % QK_K == 0);
  assert(nrc == 1);

  const block_q6_K *__restrict x = (const block_q6_K *)vx;
  const block_q8_K *__restrict y = (const block_q8_K *)vy;

  const int nb = n / QK_K;

  const int vector_length = QK8_0 * 8;
  float sum = 0;
  svuint8_t m4b = svdup_n_u8(0xf);
  svint32_t vzero = svdup_n_s32(0);
  svuint8_t mone = svdup_n_u8(0x30);
  svint8_t q6bytes_1, q6bytes_2, q6bytes_3, q6bytes_4;
  svuint8_t q6h_1, q6h_2, q6h_3, q6h_4;

  for (int i = 0; i < nb; ++i) {
    const float d_all = nntr_compute_fp16_to_fp32(x[i].d);

    const uint8_t *__restrict q6 = x[i].ql;
    const uint8_t *__restrict qh = x[i].qh;
    const int8_t *__restrict q8 = y[i].qs;

    const int8_t *__restrict scale = x[i].scales;

    const svbool_t pg16_8 = svptrue_pat_b16(SV_VL8);
    const svint16_t q8sums_1 = svld1_s16(pg16_8, y[i].bsums);
    const svint16_t q8sums_2 = svld1_s16(pg16_8, y[i].bsums + 8);
    const svint16_t q6scales_1 =
      svunpklo_s16(svld1_s8(svptrue_pat_b8(SV_VL8), scale));
    const svint16_t q6scales_2 =
      svunpklo_s16(svld1_s8(svptrue_pat_b8(SV_VL8), scale + 8));
    const svint64_t prod = svdup_n_s64(0);
    int32_t isum_mins = svaddv_s64(
      svptrue_b64(),
      svadd_s64_x(svptrue_b64(), svdot_s64(prod, q8sums_1, q6scales_1),
                  svdot_s64(prod, q8sums_2, q6scales_2)));
    int32_t isum = 0;

    switch (vector_length) {
    case 128: {
      const svbool_t pg32_4 = svptrue_pat_b32(SV_VL4);
      const svbool_t pg8_16 = svptrue_pat_b8(SV_VL16);
      svint32_t isum_tmp = svdup_n_s32(0);
      for (int j = 0; j < QK_K / 128; ++j) {
        svuint8_t qhbits_1 = svld1_u8(pg8_16, qh);
        svuint8_t qhbits_2 = svld1_u8(pg8_16, qh + 16);
        qh += 32;
        svuint8_t q6bits_1 = svld1_u8(pg8_16, q6);
        svuint8_t q6bits_2 = svld1_u8(pg8_16, q6 + 16);
        svuint8_t q6bits_3 = svld1_u8(pg8_16, q6 + 32);
        svuint8_t q6bits_4 = svld1_u8(pg8_16, q6 + 48);
        q6 += 64;
        svint8_t q8bytes_1 = svld1_s8(pg8_16, q8);
        svint8_t q8bytes_2 = svld1_s8(pg8_16, q8 + 16);
        svint8_t q8bytes_3 = svld1_s8(pg8_16, q8 + 32);
        svint8_t q8bytes_4 = svld1_s8(pg8_16, q8 + 48);
        q8 += 64;

        q6h_1 = svand_u8_x(pg16_8, mone, svlsl_n_u8_x(pg16_8, qhbits_1, 4));
        q6h_2 = svand_u8_x(pg16_8, mone, svlsl_n_u8_x(pg16_8, qhbits_2, 4));
        q6h_3 = svand_u8_x(pg16_8, mone, svlsl_n_u8_x(pg16_8, qhbits_1, 2));
        q6h_4 = svand_u8_x(pg16_8, mone, svlsl_n_u8_x(pg16_8, qhbits_2, 2));
        q6bytes_1 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_16, svand_u8_x(pg8_16, q6bits_1, m4b), q6h_1));
        q6bytes_2 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_16, svand_u8_x(pg8_16, q6bits_2, m4b), q6h_2));
        q6bytes_3 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_16, svand_u8_x(pg8_16, q6bits_3, m4b), q6h_3));
        q6bytes_4 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_16, svand_u8_x(pg8_16, q6bits_4, m4b), q6h_4));
        isum_tmp = svmla_n_s32_x(
          pg32_4, isum_tmp, svdot_s32(vzero, q6bytes_1, q8bytes_1), scale[0]);
        isum_tmp = svmla_n_s32_x(
          pg32_4, isum_tmp, svdot_s32(vzero, q6bytes_2, q8bytes_2), scale[1]);
        isum_tmp = svmla_n_s32_x(
          pg32_4, isum_tmp, svdot_s32(vzero, q6bytes_3, q8bytes_3), scale[2]);
        isum_tmp = svmla_n_s32_x(
          pg32_4, isum_tmp, svdot_s32(vzero, q6bytes_4, q8bytes_4), scale[3]);

        scale += 4;
        q8bytes_1 = svld1_s8(pg8_16, q8);
        q8bytes_2 = svld1_s8(pg8_16, q8 + 16);
        q8bytes_3 = svld1_s8(pg8_16, q8 + 32);
        q8bytes_4 = svld1_s8(pg8_16, q8 + 48);
        q8 += 64;

        q6h_1 = svand_u8_x(pg16_8, mone, qhbits_1);
        q6h_2 = svand_u8_x(pg16_8, mone, qhbits_2);
        q6h_3 = svand_u8_x(pg16_8, mone, svlsr_n_u8_x(pg16_8, qhbits_1, 2));
        q6h_4 = svand_u8_x(pg16_8, mone, svlsr_n_u8_x(pg16_8, qhbits_2, 2));
        q6bytes_1 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_16, svlsr_n_u8_x(pg8_16, q6bits_1, 4), q6h_1));
        q6bytes_2 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_16, svlsr_n_u8_x(pg8_16, q6bits_2, 4), q6h_2));
        q6bytes_3 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_16, svlsr_n_u8_x(pg8_16, q6bits_3, 4), q6h_3));
        q6bytes_4 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_16, svlsr_n_u8_x(pg8_16, q6bits_4, 4), q6h_4));
        isum_tmp = svmla_n_s32_x(
          pg32_4, isum_tmp, svdot_s32(vzero, q6bytes_1, q8bytes_1), scale[0]);
        isum_tmp = svmla_n_s32_x(
          pg32_4, isum_tmp, svdot_s32(vzero, q6bytes_2, q8bytes_2), scale[1]);
        isum_tmp = svmla_n_s32_x(
          pg32_4, isum_tmp, svdot_s32(vzero, q6bytes_3, q8bytes_3), scale[2]);
        isum_tmp = svmla_n_s32_x(
          pg32_4, isum_tmp, svdot_s32(vzero, q6bytes_4, q8bytes_4), scale[3]);
        scale += 4;
      }
      isum += svaddv_s32(pg32_4, isum_tmp);
      sum += d_all * y[i].d * (isum - 32 * isum_mins);
    } break;
    case 256:
    case 512: {
      const svbool_t pg8_2 = svptrue_pat_b8(SV_VL2);
      const svbool_t pg32_8 = svptrue_pat_b32(SV_VL8);
      const svbool_t pg8_32 = svptrue_pat_b8(SV_VL32);
      svint32_t isum_tmp = svdup_n_s32(0);
      for (int j = 0; j < QK_K / 128; j++) {
        svuint8_t qhbits_1 = svld1_u8(pg8_32, qh);
        qh += 32;
        svuint8_t q6bits_1 = svld1_u8(pg8_32, q6);
        svuint8_t q6bits_2 = svld1_u8(pg8_32, q6 + 32);
        q6 += 64;
        svint8_t q8bytes_1 = svld1_s8(pg8_32, q8);
        svint8_t q8bytes_2 = svld1_s8(pg8_32, q8 + 32);
        svint8_t q8bytes_3 = svld1_s8(pg8_32, q8 + 64);
        svint8_t q8bytes_4 = svld1_s8(pg8_32, q8 + 96);
        q8 += 128;
        q6h_1 = svand_u8_x(pg8_32, mone, svlsl_n_u8_x(pg8_32, qhbits_1, 4));
        q6h_2 = svand_u8_x(pg8_32, mone, svlsl_n_u8_x(pg8_32, qhbits_1, 2));
        q6h_3 = svand_u8_x(pg8_32, mone, qhbits_1);
        q6h_4 = svand_u8_x(pg8_32, mone, svlsr_n_u8_x(pg8_32, qhbits_1, 2));
        q6bytes_1 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_32, svand_u8_x(pg8_32, q6bits_1, m4b), q6h_1));
        q6bytes_2 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_32, svand_u8_x(pg8_32, q6bits_2, m4b), q6h_2));
        q6bytes_3 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_32, svlsr_n_u8_x(pg8_32, q6bits_1, 4), q6h_3));
        q6bytes_4 = svreinterpret_s8_u8(
          svorr_u8_x(pg8_32, svlsr_n_u8_x(pg8_32, q6bits_2, 4), q6h_4));

        svint8_t scale_lane_1_tmp = svld1_s8(pg8_2, scale);
        scale_lane_1_tmp = svzip1_s8(scale_lane_1_tmp, scale_lane_1_tmp);
        scale_lane_1_tmp = svzip1_s8(scale_lane_1_tmp, scale_lane_1_tmp);
        svint8_t scale_lane_2_tmp = svld1_s8(pg8_2, scale + 2);
        scale_lane_2_tmp = svzip1_s8(scale_lane_2_tmp, scale_lane_2_tmp);
        scale_lane_2_tmp = svzip1_s8(scale_lane_2_tmp, scale_lane_2_tmp);
        svint8_t scale_lane_3_tmp = svld1_s8(pg8_2, scale + 4);
        scale_lane_3_tmp = svzip1_s8(scale_lane_3_tmp, scale_lane_3_tmp);
        scale_lane_3_tmp = svzip1_s8(scale_lane_3_tmp, scale_lane_3_tmp);
        svint8_t scale_lane_4_tmp = svld1_s8(pg8_2, scale + 6);
        scale_lane_4_tmp = svzip1_s8(scale_lane_4_tmp, scale_lane_4_tmp);
        scale_lane_4_tmp = svzip1_s8(scale_lane_4_tmp, scale_lane_4_tmp);
        svint32_t scale_lane_1 = svunpklo_s32(svunpklo_s16(scale_lane_1_tmp));
        svint32_t scale_lane_2 = svunpklo_s32(svunpklo_s16(scale_lane_2_tmp));
        svint32_t scale_lane_3 = svunpklo_s32(svunpklo_s16(scale_lane_3_tmp));
        svint32_t scale_lane_4 = svunpklo_s32(svunpklo_s16(scale_lane_4_tmp));

        isum_tmp =
          svmla_s32_x(pg32_8, isum_tmp, svdot_s32(vzero, q6bytes_1, q8bytes_1),
                      scale_lane_1);
        isum_tmp =
          svmla_s32_x(pg32_8, isum_tmp, svdot_s32(vzero, q6bytes_2, q8bytes_2),
                      scale_lane_2);
        isum_tmp =
          svmla_s32_x(pg32_8, isum_tmp, svdot_s32(vzero, q6bytes_3, q8bytes_3),
                      scale_lane_3);
        isum_tmp =
          svmla_s32_x(pg32_8, isum_tmp, svdot_s32(vzero, q6bytes_4, q8bytes_4),
                      scale_lane_4);
        scale += 8;
      }
      isum += svaddv_s32(pg32_8, isum_tmp);
      sum += d_all * y[i].d * (isum - 32 * isum_mins);
    } break;
    default:
      assert(false && "Unsupported vector length");
      break;
    }
  }

  *s = sum;
}

void nntr_gemv_q4_0_8x8_q8_0(int n, float *__restrict s, size_t bs,
                             const void *__restrict vx,
                             const void *__restrict vy, int nr, int nc) {
  const int qk = QK8_0;
  const int nb = n / qk;
  const int ncols_interleaved = 8;
  const int blocklen = 8;

  assert(n % qk == 0);
  assert(nc % ncols_interleaved == 0);

  {
    const void *b_ptr = vx;
    const void *a_ptr = vy;
    float *res_ptr = s;

    __asm__ __volatile__(
      "ptrue p0.b\n"
      "add %x[b_ptr], %x[b_ptr], #0x10\n"
      "1:" // Column loop
      "add x22, %x[a_ptr], #0x2\n"
      "mov z31.b, #0x0\n"
      "mov x21, %x[nb]\n"
      "2:" // Block loop
      "ld1b { z30.b }, p0/Z, [%x[b_ptr]]\n"
      "ld1b { z29.b }, p0/Z, [%x[b_ptr], #1, MUL VL]\n"
      "mov z28.s, #0x0\n"
      "mov z27.s, #0x0\n"
      "ld1rd { z26.d }, p0/Z, [x22]\n"
      "ld1b { z25.b }, p0/Z, [%x[b_ptr], #2, MUL VL]\n"
      "sub x20, x22, #0x2\n"
      "sub x21, x21, #0x1\n"
      "ld1b { z24.b }, p0/Z, [%x[b_ptr], #3, MUL VL]\n"
      "ld1rd { z23.d }, p0/Z, [x22, #8]\n"
      "lsl z22.b, z30.b, #0x4\n"
      "lsl z16.b, z29.b, #0x4\n"
      "and z30.b, z30.b, #0xf0\n"
      "and z29.b, z29.b, #0xf0\n"
      "ld1rd { z21.d }, p0/Z, [x22, #16]\n"
      "ld1rd { z20.d }, p0/Z, [x22, #24]\n"
      "lsl z19.b, z25.b, #0x4\n"
      "and z25.b, z25.b, #0xf0\n"
      "ld1rh { z17.h }, p0/Z, [x20]\n"
      "ld1h { z18.s }, p0/Z, [%x[b_ptr], #-1, MUL VL]\n"
      "sdot z28.s, z22.b, z26.b\n"
      "sdot z27.s, z16.b, z26.b\n"
      "lsl z16.b, z24.b, #0x4\n"
      "add x22, x22, #0x22\n"
      "and z24.b, z24.b, #0xf0\n"
      "add %x[b_ptr], %x[b_ptr], #0x90\n"
      "fcvt z17.s, p0/m, z17.h\n"
      "fcvt z18.s, p0/m, z18.h\n"
      "sdot z28.s, z19.b, z23.b\n"
      "sdot z27.s, z16.b, z23.b\n"
      "fmul z18.s, z18.s, z17.s\n"
      "sdot z28.s, z30.b, z21.b\n"
      "sdot z27.s, z29.b, z21.b\n"
      "sdot z28.s, z25.b, z20.b\n"
      "sdot z27.s, z24.b, z20.b\n"
      "uzp1 z17.s, z28.s, z27.s\n"
      "uzp2 z16.s, z28.s, z27.s\n"
      "add z17.s, z17.s, z16.s\n"
      "asr z17.s, z17.s, #0x4\n"
      "scvtf z17.s, p0/m, z17.s\n"
      "fmla z31.s, p0/M, z17.s, z18.s\n"
      "cbnz x21, 2b\n"
      "sub %x[nc], %x[nc], #0x8\n"
      "st1w { z31.s }, p0, [%x[res_ptr]]\n"
      "add %x[res_ptr], %x[res_ptr], #0x20\n"
      "cbnz %x[nc], 1b\n"
      : [b_ptr] "+&r"(b_ptr), [res_ptr] "+&r"(res_ptr), [nc] "+&r"(nc)
      : [a_ptr] "r"(a_ptr), [nb] "r"(nb)
      : "memory", "p0", "x20", "x21", "x22", "z16", "z17", "z18", "z19", "z20",
        "z21", "z22", "z23", "z24", "z25", "z26", "z27", "z28", "z29", "z30",
        "z31");
    return;
  }
}
