{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768999613243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768999613259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 13:46:53 2026 " "Processing started: Wed Jan 21 13:46:53 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768999613259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999613259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max10_18_1_0 -c max10-18 " "Command: quartus_map --read_settings_files=on --write_settings_files=off max10_18_1_0 -c max10-18" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999613259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768999613781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768999613781 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unsaved.qsys " "Elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768999622437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:06 Progress: Loading archi_se/unsaved.qsys " "2026.01.21.13:47:06 Progress: Loading archi_se/unsaved.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999626101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:06 Progress: Reading input file " "2026.01.21.13:47:06 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999626810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:06 Progress: Adding HEX3_0 \[altera_avalon_pio 18.1\] " "2026.01.21.13:47:06 Progress: Adding HEX3_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999626901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Parameterizing module HEX3_0 " "2026.01.21.13:47:07 Progress: Parameterizing module HEX3_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Adding HEX5_4 \[altera_avalon_pio 18.1\] " "2026.01.21.13:47:07 Progress: Adding HEX5_4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Parameterizing module HEX5_4 " "2026.01.21.13:47:07 Progress: Parameterizing module HEX5_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Adding KEY \[altera_avalon_pio 18.1\] " "2026.01.21.13:47:07 Progress: Adding KEY \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Parameterizing module KEY " "2026.01.21.13:47:07 Progress: Parameterizing module KEY" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Adding LED \[altera_avalon_pio 18.1\] " "2026.01.21.13:47:07 Progress: Adding LED \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Parameterizing module LED " "2026.01.21.13:47:07 Progress: Parameterizing module LED" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Adding SW \[altera_avalon_pio 18.1\] " "2026.01.21.13:47:07 Progress: Adding SW \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Parameterizing module SW " "2026.01.21.13:47:07 Progress: Parameterizing module SW" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Adding clk_0 \[clock_source 18.1\] " "2026.01.21.13:47:07 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Parameterizing module clk_0 " "2026.01.21.13:47:07 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2026.01.21.13:47:07 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Parameterizing module jtag_uart_0 " "2026.01.21.13:47:07 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:07 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2026.01.21.13:47:07 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999627812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Parameterizing module nios2_gen2_0 " "2026.01.21.13:47:08 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2026.01.21.13:47:08 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Parameterizing module onchip_memory2_0 " "2026.01.21.13:47:08 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2026.01.21.13:47:08 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Parameterizing module sysid_qsys_0 " "2026.01.21.13:47:08 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2026.01.21.13:47:08 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Parameterizing module timer_0 " "2026.01.21.13:47:08 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Adding timer_1 \[altera_avalon_timer 18.1\] " "2026.01.21.13:47:08 Progress: Adding timer_1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Parameterizing module timer_1 " "2026.01.21.13:47:08 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Building connections " "2026.01.21.13:47:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Parameterizing connections " "2026.01.21.13:47:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:08 Progress: Validating " "2026.01.21.13:47:08 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999628497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2026.01.21.13:47:09 Progress: Done reading input file " "2026.01.21.13:47:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999629491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999630730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999630730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Unsaved.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999630730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Unsaved.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999630730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Unsaved.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999630730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH " "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999631286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_0: Starting RTL generation for module 'unsaved_HEX3_0' " "HEX3_0: Starting RTL generation for module 'unsaved_HEX3_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_HEX3_0 --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0002_HEX3_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0002_HEX3_0_gen//unsaved_HEX3_0_component_configuration.pl  --do_build_sim=0  \] " "HEX3_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_HEX3_0 --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0002_HEX3_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0002_HEX3_0_gen//unsaved_HEX3_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_0: Done RTL generation for module 'unsaved_HEX3_0' " "HEX3_0: Done RTL generation for module 'unsaved_HEX3_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_0: \"unsaved\" instantiated altera_avalon_pio \"HEX3_0\" " "HEX3_0: \"unsaved\" instantiated altera_avalon_pio \"HEX3_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_4: Starting RTL generation for module 'unsaved_HEX5_4' " "HEX5_4: Starting RTL generation for module 'unsaved_HEX5_4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_HEX5_4 --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0003_HEX5_4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0003_HEX5_4_gen//unsaved_HEX5_4_component_configuration.pl  --do_build_sim=0  \] " "HEX5_4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_HEX5_4 --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0003_HEX5_4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0003_HEX5_4_gen//unsaved_HEX5_4_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_4: Done RTL generation for module 'unsaved_HEX5_4' " "HEX5_4: Done RTL generation for module 'unsaved_HEX5_4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_4: \"unsaved\" instantiated altera_avalon_pio \"HEX5_4\" " "HEX5_4: \"unsaved\" instantiated altera_avalon_pio \"HEX5_4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEY: Starting RTL generation for module 'unsaved_KEY' " "KEY: Starting RTL generation for module 'unsaved_KEY'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEY:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_KEY --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0004_KEY_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0004_KEY_gen//unsaved_KEY_component_configuration.pl  --do_build_sim=0  \] " "KEY:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_KEY --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0004_KEY_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0004_KEY_gen//unsaved_KEY_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEY: Done RTL generation for module 'unsaved_KEY' " "KEY: Done RTL generation for module 'unsaved_KEY'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEY: \"unsaved\" instantiated altera_avalon_pio \"KEY\" " "KEY: \"unsaved\" instantiated altera_avalon_pio \"KEY\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Starting RTL generation for module 'unsaved_LED' " "LED: Starting RTL generation for module 'unsaved_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_LED --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0005_LED_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0005_LED_gen//unsaved_LED_component_configuration.pl  --do_build_sim=0  \] " "LED:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_LED --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0005_LED_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0005_LED_gen//unsaved_LED_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Done RTL generation for module 'unsaved_LED' " "LED: Done RTL generation for module 'unsaved_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: \"unsaved\" instantiated altera_avalon_pio \"LED\" " "LED: \"unsaved\" instantiated altera_avalon_pio \"LED\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Starting RTL generation for module 'unsaved_SW' " "SW: Starting RTL generation for module 'unsaved_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_SW --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0006_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0006_SW_gen//unsaved_SW_component_configuration.pl  --do_build_sim=0  \] " "SW:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_SW --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0006_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0006_SW_gen//unsaved_SW_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999637956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Done RTL generation for module 'unsaved_SW' " "SW: Done RTL generation for module 'unsaved_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999638114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: \"unsaved\" instantiated altera_avalon_pio \"SW\" " "SW: \"unsaved\" instantiated altera_avalon_pio \"SW\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999638114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'unsaved_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'unsaved_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999638114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart_0 --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0007_jtag_uart_0_gen//unsaved_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart_0 --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0007_jtag_uart_0_gen//unsaved_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999638114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'unsaved_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'unsaved_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999638358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999638385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"unsaved\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"unsaved\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999639244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'unsaved_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'unsaved_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999639260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory2_0 --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0008_onchip_memory2_0_gen//unsaved_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory2_0 --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0008_onchip_memory2_0_gen//unsaved_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999639260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'unsaved_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'unsaved_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999639691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999639703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"unsaved\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"unsaved\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999639718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'unsaved_timer_0' " "Timer_0: Starting RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999639718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0010_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0010_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999639718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'unsaved_timer_0' " "Timer_0: Done RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999639911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999639911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999646665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999647131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999647574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999648021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999648468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999648933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999649375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999649825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999650275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999650714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999651159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999656550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999656555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999656559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'unsaved_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'unsaved_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999656562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_nios2_gen2_0_cpu --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0013_cpu_gen//unsaved_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_nios2_gen2_0_cpu --dir=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Eddy/AppData/Local/Temp/alt0474_5849619140100154780.dir/0013_cpu_gen//unsaved_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999656562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:36 (*) Starting Nios II generation " "Cpu: # 2026.01.21 13:47:36 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:36 (*)   Checking for plaintext license. " "Cpu: # 2026.01.21 13:47:36 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2026.01.21 13:47:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2026.01.21 13:47:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2026.01.21 13:47:37 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)   Plaintext license not found. " "Cpu: # 2026.01.21 13:47:37 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2026.01.21 13:47:37 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2026.01.21 13:47:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2026.01.21 13:47:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2026.01.21 13:47:37 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2026.01.21 13:47:37 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)   Elaborating CPU configuration settings " "Cpu: # 2026.01.21 13:47:37 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)   Creating all objects for CPU " "Cpu: # 2026.01.21 13:47:37 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)     Testbench " "Cpu: # 2026.01.21 13:47:37 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)     Instruction decoding " "Cpu: # 2026.01.21 13:47:37 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:37 (*)       Instruction fields " "Cpu: # 2026.01.21 13:47:37 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:38 (*)       Instruction decodes " "Cpu: # 2026.01.21 13:47:38 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:38 (*)       Signals for RTL simulation waveforms " "Cpu: # 2026.01.21 13:47:38 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:38 (*)       Instruction controls " "Cpu: # 2026.01.21 13:47:38 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:38 (*)     Pipeline frontend " "Cpu: # 2026.01.21 13:47:38 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:38 (*)     Pipeline backend " "Cpu: # 2026.01.21 13:47:38 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:39 (*)   Generating RTL from CPU objects " "Cpu: # 2026.01.21 13:47:39 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:40 (*)   Creating encrypted RTL " "Cpu: # 2026.01.21 13:47:40 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2026.01.21 13:47:41 (*) Done Nios II generation " "Cpu: # 2026.01.21 13:47:41 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'unsaved_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'unsaved_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999661741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999662626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999662626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Done \"unsaved\" with 35 modules, 55 files " "Unsaved: Done \"unsaved\" with 35 modules, 55 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999662626 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unsaved.qsys " "Finished elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768999663725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10lite_top-rtl " "Found design unit 1: DE10lite_top-rtl" {  } { { "DE10_lite_top.vhd" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/DE10_lite_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665050 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10lite_top " "Found entity 1: DE10lite_top" {  } { { "DE10_lite_top.vhd" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/DE10_lite_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665051 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665193 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/unsaved/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_hex3_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_hex3_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_HEX3_0 " "Found entity 1: unsaved_HEX3_0" {  } { { "db/ip/unsaved/submodules/unsaved_hex3_0.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_hex3_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_hex5_4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_hex5_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_HEX5_4 " "Found entity 1: unsaved_HEX5_4" {  } { { "db/ip/unsaved/submodules/unsaved_hex5_4.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_hex5_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_KEY " "Found entity 1: unsaved_KEY" {  } { { "db/ip/unsaved/submodules/unsaved_key.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_LED " "Found entity 1: unsaved_LED" {  } { { "db/ip/unsaved/submodules/unsaved_led.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_SW " "Found entity 1: unsaved_SW" {  } { { "db/ip/unsaved/submodules/unsaved_sw.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "db/ip/unsaved/submodules/unsaved_irq_mapper.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_0_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665384 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_0_scfifo_w " "Found entity 2: unsaved_jtag_uart_0_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665384 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_0_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665384 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_0_scfifo_r " "Found entity 4: unsaved_jtag_uart_0_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665384 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart_0 " "Found entity 5: unsaved_jtag_uart_0" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux_002 " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768999665654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768999665654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665654 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768999665685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768999665685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665685 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768999665694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768999665694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665696 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768999665701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768999665701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_004_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665701 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_004 " "Found entity 2: unsaved_mm_interconnect_0_router_004" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux_002 " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0 " "Found entity 1: unsaved_nios2_gen2_0" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999665843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999665843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: unsaved_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: unsaved_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_nios2_gen2_0_cpu_bht_module " "Found entity 3: unsaved_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: unsaved_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: unsaved_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: unsaved_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: unsaved_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: unsaved_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: unsaved_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: unsaved_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: unsaved_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: unsaved_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: unsaved_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: unsaved_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "22 unsaved_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: unsaved_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "23 unsaved_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: unsaved_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "24 unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "25 unsaved_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: unsaved_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "26 unsaved_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: unsaved_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""} { "Info" "ISGN_ENTITY_NAME" "27 unsaved_nios2_gen2_0_cpu " "Found entity 27: unsaved_nios2_gen2_0_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999666495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999666513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999666531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: unsaved_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999666551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_mult_cell " "Found entity 1: unsaved_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999666554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_gen2_0_cpu_test_bench " "Found entity 1: unsaved_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999666585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_onchip_memory2_0 " "Found entity 1: unsaved_onchip_memory2_0" {  } { { "db/ip/unsaved/submodules/unsaved_onchip_memory2_0.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999666591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_sysid_qsys_0 " "Found entity 1: unsaved_sysid_qsys_0" {  } { { "db/ip/unsaved/submodules/unsaved_sysid_qsys_0.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999666632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_timer_0 " "Found entity 1: unsaved_timer_0" {  } { { "db/ip/unsaved/submodules/unsaved_timer_0.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/submodules/unsaved_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999666645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "db/ip/unsaved/unsaved.v" "" { Text "C:/Users/Eddy/Documents/esiea/5A/archi_se/db/ip/unsaved/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768999666680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999666680 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "DE10_lite_top " "Top-level design entity \"DE10_lite_top\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1768999666776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eddy/Documents/esiea/5A/archi_se/max10-18.map.smsg " "Generated suppressed messages file C:/Users/Eddy/Documents/esiea/5A/archi_se/max10-18.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999666896 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768999667160 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 21 13:47:47 2026 " "Processing ended: Wed Jan 21 13:47:47 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768999667160 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768999667160 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768999667160 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999667160 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768999667826 ""}
