<html>
  <body>
    <h1>Muhammad Hadir Khan</h1>
    <h3> PhD Student in Computer Science and Engineering at UC Santa Cruz </h3>
    <h4> Research Interest: </h4>
    <p> I am involved in the <a href="https://vlsida.soe.ucsc.edu">VLSI Design and Automation Group at UC Santa Cruz</a> and
       have been working on Chisel HDL for 2 years generating hardware circuits and also fabricated a design in Google's 
      first Open MPW Shuttle Program <a href="https://www.efabless.com/projects/10">Ibtida: A RISC-V SoC</a>.
      I also find it interesting to write automation scripts for various tasks in Python. </p>
    <br>
    <h4>Skills:</h4>
    <ul>
      <li>Scripting and automation with Python.</li>
      <li>Assembly programming according to the RISC-V ISA.</li>
      <li>Functional programming with Scala.</li>
      <li>Hardware generation with Chisel.</li>
      <li>Automated builds with Make and Makefiles.</li>
      <li>Embedded programming with C.</li>
      <li>Understanding of Verilog and SystemVerilog.</li>
      <li>Understanding of FPGA for emulating CHISEL emitted circuits.</li>
    </ul>
  </body>
</html>
