
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max 474.23

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  62.63 source latency r.rr[0]$_DFF_P_/CLK ^
 -55.93 target latency u0_o_r[5]$_SDFFE_PP0N_/CLK ^
  -3.07 CRPR
--------------
   3.63 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0_o_v_r$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_v_r$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.51    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.05    0.33    0.33 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   21.08   39.44   29.24   29.57 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 39.84    2.28   31.85 ^ clkbuf_4_10_0_clk/A (BUFx10_ASAP7_75t_R)
     8    6.40   10.26   24.23   56.08 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_10_0_clk (net)
                 10.79    1.18   57.26 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.16   15.31   37.53   94.78 ^ u0_o_v_r$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _0007_ (net)
                 15.32    0.08   94.86 ^ _1366_/A2 (OA21x2_ASAP7_75t_R)
     1    0.82    6.06   16.93  111.79 ^ _1366_/Y (OA21x2_ASAP7_75t_R)
                                         _0341_ (net)
                  6.06    0.05  111.85 ^ _1367_/B (NOR2x1_ASAP7_75t_R)
     1    0.69    6.42    6.54  118.39 v _1367_/Y (NOR2x1_ASAP7_75t_R)
                                         _0229_ (net)
                  6.42    0.06  118.45 v u0_o_v_r$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
                                118.45   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.65    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.15    0.36    0.36 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   25.84   46.83   32.28   32.64 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 47.35    2.81   35.45 ^ clkbuf_4_10_0_clk/A (BUFx10_ASAP7_75t_R)
     8    7.68   11.60   25.79   61.24 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_10_0_clk (net)
                 12.23    1.40   62.65 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -5.39   57.26   clock reconvergence pessimism
                         11.63   68.89   library hold time
                                 68.89   data required time
-----------------------------------------------------------------------------
                                 68.89   data required time
                               -118.45   data arrival time
-----------------------------------------------------------------------------
                                 49.56   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    1.28    0.00    0.00  200.00 v l_i[34] (in)
                                         l_i[34] (net)
                  0.27    0.08  200.08 v input28/A (BUFx3_ASAP7_75t_R)
     4    4.06   10.60   13.14  213.23 v input28/Y (BUFx3_ASAP7_75t_R)
                                         net28 (net)
                 10.66    0.44  213.67 v _0701_/A (NOR2x1_ASAP7_75t_R)
     5    3.45   27.93   17.97  231.64 ^ _0701_/Y (NOR2x1_ASAP7_75t_R)
                                         _0358_ (net)
                 27.93    0.17  231.81 ^ _0709_/D (AND5x1_ASAP7_75t_R)
     1    1.19   17.03   39.02  270.83 ^ _0709_/Y (AND5x1_ASAP7_75t_R)
                                         _0365_ (net)
                 17.03    0.12  270.95 ^ _0710_/C (AOI221x1_ASAP7_75t_R)
     3    3.37   41.35   21.16  292.11 v _0710_/Y (AOI221x1_ASAP7_75t_R)
                                         _0366_ (net)
                 41.36    0.24  292.35 v _0711_/A (INVx2_ASAP7_75t_R)
     4    4.23   23.19   17.92  310.27 ^ _0711_/Y (INVx2_ASAP7_75t_R)
                                         net191 (net)
                 23.21    0.35  310.62 ^ output191/A (BUFx3_ASAP7_75t_R)
     1    0.35    4.87   15.13  325.75 ^ output191/Y (BUFx3_ASAP7_75t_R)
                                         u0_i_bp (net)
                  4.87    0.02  325.77 ^ u0_i_bp (out)
                                325.77   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -325.77   data arrival time
-----------------------------------------------------------------------------
                                474.23   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    1.28    0.00    0.00  200.00 v l_i[34] (in)
                                         l_i[34] (net)
                  0.27    0.08  200.08 v input28/A (BUFx3_ASAP7_75t_R)
     4    4.06   10.60   13.14  213.23 v input28/Y (BUFx3_ASAP7_75t_R)
                                         net28 (net)
                 10.66    0.44  213.67 v _0701_/A (NOR2x1_ASAP7_75t_R)
     5    3.45   27.93   17.97  231.64 ^ _0701_/Y (NOR2x1_ASAP7_75t_R)
                                         _0358_ (net)
                 27.93    0.17  231.81 ^ _0709_/D (AND5x1_ASAP7_75t_R)
     1    1.19   17.03   39.02  270.83 ^ _0709_/Y (AND5x1_ASAP7_75t_R)
                                         _0365_ (net)
                 17.03    0.12  270.95 ^ _0710_/C (AOI221x1_ASAP7_75t_R)
     3    3.37   41.35   21.16  292.11 v _0710_/Y (AOI221x1_ASAP7_75t_R)
                                         _0366_ (net)
                 41.36    0.24  292.35 v _0711_/A (INVx2_ASAP7_75t_R)
     4    4.23   23.19   17.92  310.27 ^ _0711_/Y (INVx2_ASAP7_75t_R)
                                         net191 (net)
                 23.21    0.35  310.62 ^ output191/A (BUFx3_ASAP7_75t_R)
     1    0.35    4.87   15.13  325.75 ^ output191/Y (BUFx3_ASAP7_75t_R)
                                         u0_i_bp (net)
                  4.87    0.02  325.77 ^ u0_i_bp (out)
                                325.77   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -325.77   data arrival time
-----------------------------------------------------------------------------
                                474.23   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
238.15750122070312

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7442

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
20.98673439025879

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9109

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: r.rr[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_r[15]$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  32.64   32.64 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  28.60   61.24 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
   1.39   62.63 ^ r.rr[0]$_DFF_P_/CLK (DFFHQNx3_ASAP7_75t_R)
  56.78  119.41 v r.rr[0]$_DFF_P_/QN (DFFHQNx3_ASAP7_75t_R)
  18.23  137.64 ^ _0722_/Y (INVx1_ASAP7_75t_R)
  32.79  170.44 v _1197_/Y (OAI21x1_ASAP7_75t_R)
  44.17  214.61 ^ _1200_/Y (NAND2x2_ASAP7_75t_R)
  23.80  238.41 ^ _1201_/Y (BUFx6f_ASAP7_75t_R)
  16.92  255.33 ^ _1231_/Y (AO21x1_ASAP7_75t_R)
  18.96  274.29 ^ _1234_/Y (OA211x2_ASAP7_75t_R)
   0.06  274.35 ^ u0_o_r[15]$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
         274.35   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock source latency
   0.00 1000.00 ^ clk (in)
  29.57 1029.57 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  26.62 1056.19 ^ clkbuf_4_1_0_clk/Y (BUFx10_ASAP7_75t_R)
   0.71 1056.90 ^ u0_o_r[15]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
   3.07 1059.97   clock reconvergence pessimism
  -5.90 1054.06   library setup time
        1054.06   data required time
---------------------------------------------------------
        1054.06   data required time
        -274.35   data arrival time
---------------------------------------------------------
         779.71   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0_o_v_r$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_v_r$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  29.57   29.57 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  26.50   56.08 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
   1.18   57.26 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
  37.53   94.78 ^ u0_o_v_r$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
  17.01  111.79 ^ _1366_/Y (OA21x2_ASAP7_75t_R)
   6.60  118.39 v _1367_/Y (NOR2x1_ASAP7_75t_R)
   0.06  118.45 v u0_o_v_r$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
         118.45   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  32.64   32.64 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
  28.60   61.24 ^ clkbuf_4_10_0_clk/Y (BUFx10_ASAP7_75t_R)
   1.40   62.65 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
  -5.39   57.26   clock reconvergence pessimism
  11.63   68.89   library hold time
          68.89   data required time
---------------------------------------------------------
          68.89   data required time
        -118.45   data arrival time
---------------------------------------------------------
          49.56   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
56.8992

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
62.5940

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
325.7743

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
474.2256

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
145.568757

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.88e-04   9.48e-06   1.85e-08   1.98e-04  33.2%
Combinational          7.45e-05   4.92e-05   6.72e-08   1.24e-04  20.8%
Clock                  1.91e-04   8.33e-05   6.71e-09   2.74e-04  46.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.53e-04   1.42e-04   9.24e-08   5.95e-04 100.0%
                          76.1%      23.9%       0.0%
