$date
	Sun Nov 17 01:03:23 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testConditioner $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " noisysignal $end
$var reg 1 # conditioned $end
$var reg 3 $ counter [2:0] $end
$var reg 1 % negativeedge $end
$var reg 1 & positiveedge $end
$var reg 1 ' signal_d $end
$var reg 1 ( synchronizer0 $end
$var reg 1 ) synchronizer1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
1'
x&
x%
b1 $
x#
0"
1!
$end
#10
0!
#20
b10 $
0&
1!
#30
0!
#40
b11 $
1!
#50
0!
#60
0'
1%
0#
b0 $
1!
#70
0!
#80
0%
1!
#90
0!
#100
1!
#110
0!
#120
1!
#130
0!
#140
1!
#150
0!
#160
1!
#170
0!
#180
1!
#190
0!
#200
1(
1!
1"
#210
0!
#220
1)
1!
#230
0!
#240
b1 $
1!
#250
0!
#260
b10 $
1!
#270
0!
#280
b11 $
1!
#290
0!
#300
1#
b0 $
1!
#310
0!
#320
1'
1&
1!
#330
0!
#340
0&
1!
#350
0!
#360
1!
#370
0!
#380
1!
#390
0!
#400
1!
#410
0!
#420
1!
#430
0!
#440
1!
#450
0!
#460
1!
#470
0!
#480
1!
#490
0!
#500
1!
#510
0!
#520
1!
#530
0!
#540
1!
#550
0!
#560
1!
#570
0!
#580
1!
#590
0!
#600
0(
1!
0"
#610
0!
#620
0)
1!
#630
0!
#640
b1 $
1!
#650
0!
#660
b10 $
1!
#670
0!
#680
b11 $
1!
#690
0!
#700
0'
1%
0#
b0 $
1!
#710
0!
#720
0%
1!
#730
0!
#740
1!
#750
0!
#760
1!
#770
0!
#780
1!
#790
0!
#800
1!
#810
0!
#820
1!
#830
0!
#840
1!
#850
0!
#860
1!
#870
0!
#880
1!
#890
0!
#900
1!
#910
0!
#920
1!
#930
0!
#940
1!
#950
0!
#960
1!
#970
0!
#980
1!
#990
0!
#1000
1!
#1010
0!
#1020
1!
#1030
0!
#1040
1!
#1050
0!
#1060
1!
#1070
0!
#1080
1!
#1090
0!
#1100
1!
#1110
0!
#1120
1!
#1130
0!
#1140
1!
#1150
0!
#1160
1!
#1170
0!
#1180
1!
#1190
0!
#1200
1!
#1210
0!
#1220
1!
#1230
0!
#1240
1!
#1250
0!
#1260
1!
#1270
0!
#1280
1!
#1290
0!
#1300
1!
#1310
0!
#1320
1!
#1330
0!
#1340
1!
#1350
0!
#1360
1!
#1370
0!
#1380
1!
#1390
0!
#1400
1!
#1410
0!
#1420
1!
#1430
0!
#1440
1!
#1450
0!
#1460
1!
#1470
0!
#1480
1!
#1490
0!
#1500
1!
#1510
0!
#1520
1!
#1530
0!
#1540
1!
#1550
0!
#1560
1!
#1570
0!
#1580
1!
#1590
0!
#1600
1!
