$date
	Fri Sep 26 14:31:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module unified_buffer $end
$var wire 1 ! clk $end
$var wire 16 " learning_rate_in [15:0] $end
$var wire 1 # rst $end
$var wire 9 $ ub_ptr_select [8:0] $end
$var wire 16 % ub_rd_H_data_out_0 [15:0] $end
$var wire 16 & ub_rd_H_data_out_1 [15:0] $end
$var wire 16 ' ub_rd_Y_data_out_0 [15:0] $end
$var wire 16 ( ub_rd_Y_data_out_1 [15:0] $end
$var wire 16 ) ub_rd_addr_in [15:0] $end
$var wire 16 * ub_rd_bias_data_out_0 [15:0] $end
$var wire 16 + ub_rd_bias_data_out_1 [15:0] $end
$var wire 16 , ub_rd_col_size [15:0] $end
$var wire 16 - ub_rd_input_data_out_0 [15:0] $end
$var wire 16 . ub_rd_input_data_out_1 [15:0] $end
$var wire 1 / ub_rd_input_valid_out_0 $end
$var wire 1 0 ub_rd_input_valid_out_1 $end
$var wire 16 1 ub_rd_row_size [15:0] $end
$var wire 1 2 ub_rd_start_in $end
$var wire 1 3 ub_rd_transpose $end
$var wire 16 4 ub_rd_weight_data_out_0 [15:0] $end
$var wire 16 5 ub_rd_weight_data_out_1 [15:0] $end
$var wire 1 6 ub_rd_weight_valid_out_0 $end
$var wire 1 7 ub_rd_weight_valid_out_1 $end
$var parameter 32 8 SYSTOLIC_ARRAY_WIDTH $end
$var parameter 32 9 UNIFIED_BUFFER_WIDTH $end
$var reg 1 : grad_bias_or_weight $end
$var reg 16 ; grad_descent_ptr [15:0] $end
$var reg 16 < rd_H_col_size [15:0] $end
$var reg 16 = rd_H_ptr [15:0] $end
$var reg 16 > rd_H_row_size [15:0] $end
$var reg 16 ? rd_H_time_counter [15:0] $end
$var reg 16 @ rd_Y_col_size [15:0] $end
$var reg 16 A rd_Y_ptr [15:0] $end
$var reg 16 B rd_Y_row_size [15:0] $end
$var reg 16 C rd_Y_time_counter [15:0] $end
$var reg 16 D rd_bias_col_size [15:0] $end
$var reg 16 E rd_bias_ptr [15:0] $end
$var reg 16 F rd_bias_row_size [15:0] $end
$var reg 16 G rd_bias_time_counter [15:0] $end
$var reg 16 H rd_grad_bias_col_size [15:0] $end
$var reg 16 I rd_grad_bias_ptr [15:0] $end
$var reg 16 J rd_grad_bias_row_size [15:0] $end
$var reg 16 K rd_grad_bias_time_counter [15:0] $end
$var reg 16 L rd_grad_weight_col_size [15:0] $end
$var reg 16 M rd_grad_weight_ptr [15:0] $end
$var reg 16 N rd_grad_weight_row_size [15:0] $end
$var reg 16 O rd_grad_weight_time_counter [15:0] $end
$var reg 16 P rd_input_col_size [15:0] $end
$var reg 16 Q rd_input_ptr [15:0] $end
$var reg 16 R rd_input_row_size [15:0] $end
$var reg 16 S rd_input_time_counter [15:0] $end
$var reg 1 T rd_input_transpose $end
$var reg 16 U rd_weight_col_size [15:0] $end
$var reg 16 V rd_weight_ptr [15:0] $end
$var reg 16 W rd_weight_row_size [15:0] $end
$var reg 16 X rd_weight_skip_size [15:0] $end
$var reg 16 Y rd_weight_time_counter [15:0] $end
$var reg 1 Z rd_weight_transpose $end
$var reg 16 [ ub_rd_col_size_out [15:0] $end
$var reg 1 \ ub_rd_col_size_valid_out $end
$var reg 16 ] wr_ptr [15:0] $end
$scope begin gradient_descent_gen[0] $end
$var parameter 2 ^ i $end
$scope module gradient_descent_inst $end
$var wire 1 ! clk $end
$var wire 1 : grad_bias_or_weight $end
$var wire 1 _ grad_descent_valid_in $end
$var wire 16 ` grad_in [15:0] $end
$var wire 16 a lr_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 b value_old_in [15:0] $end
$var wire 16 c sub_value_out [15:0] $end
$var wire 16 d mul_out [15:0] $end
$var reg 1 e grad_descent_done_out $end
$var reg 16 f sub_in_a [15:0] $end
$var reg 16 g value_updated_out [15:0] $end
$scope module mul_inst $end
$var wire 16 h ina [15:0] $end
$var wire 16 i inb [15:0] $end
$var wire 32 j res [31:0] $end
$var wire 1 k overflow $end
$var wire 16 l out [15:0] $end
$var parameter 32 m ROUND $end
$var parameter 32 n WIFA $end
$var parameter 32 o WIFB $end
$var parameter 32 p WIIA $end
$var parameter 32 q WIIB $end
$var parameter 32 r WOF $end
$var parameter 32 s WOI $end
$var parameter 33 t WRF $end
$var parameter 33 u WRI $end
$scope module res_zoom $end
$var wire 32 v in [31:0] $end
$var wire 16 w out [15:0] $end
$var parameter 32 x ROUND $end
$var parameter 33 y WIF $end
$var parameter 33 z WII $end
$var parameter 32 { WOF $end
$var parameter 32 | WOI $end
$var reg 16 } ini [15:0] $end
$var reg 24 ~ inr [23:0] $end
$var reg 8 !" outf [7:0] $end
$var reg 8 "" outi [7:0] $end
$var reg 1 k overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module sub_inst $end
$var wire 16 #" ina [15:0] $end
$var wire 16 $" inb [15:0] $end
$var wire 17 %" inbv [16:0] $end
$var wire 1 &" sub $end
$var wire 18 '" res [17:0] $end
$var wire 1 (" overflow $end
$var wire 16 )" out [15:0] $end
$var wire 17 *" inbz [16:0] $end
$var wire 17 +" inbe [16:0] $end
$var wire 17 ," inaz [16:0] $end
$var parameter 17 -" ONE $end
$var parameter 32 ." ROUND $end
$var parameter 32 /" WIF $end
$var parameter 32 0" WIFA $end
$var parameter 32 1" WIFB $end
$var parameter 33 2" WII $end
$var parameter 32 3" WIIA $end
$var parameter 32 4" WIIB $end
$var parameter 33 5" WIIBE $end
$var parameter 32 6" WOF $end
$var parameter 32 7" WOI $end
$var parameter 32 8" WRF $end
$var parameter 34 9" WRI $end
$scope module ina_zoom $end
$var wire 16 :" in [15:0] $end
$var wire 17 ;" out [16:0] $end
$var parameter 32 <" ROUND $end
$var parameter 32 =" WIF $end
$var parameter 32 >" WII $end
$var parameter 32 ?" WOF $end
$var parameter 33 @" WOI $end
$var reg 8 A" ini [7:0] $end
$var reg 16 B" inr [15:0] $end
$var reg 8 C" outf [7:0] $end
$var reg 9 D" outi [8:0] $end
$var reg 1 E" overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_extend $end
$var wire 16 F" in [15:0] $end
$var wire 17 G" out [16:0] $end
$var parameter 32 H" ROUND $end
$var parameter 32 I" WIF $end
$var parameter 32 J" WII $end
$var parameter 32 K" WOF $end
$var parameter 33 L" WOI $end
$var reg 8 M" ini [7:0] $end
$var reg 16 N" inr [15:0] $end
$var reg 8 O" outf [7:0] $end
$var reg 9 P" outi [8:0] $end
$var reg 1 Q" overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 17 R" in [16:0] $end
$var wire 17 S" out [16:0] $end
$var parameter 32 T" ROUND $end
$var parameter 32 U" WIF $end
$var parameter 33 V" WII $end
$var parameter 32 W" WOF $end
$var parameter 33 X" WOI $end
$var reg 9 Y" ini [8:0] $end
$var reg 17 Z" inr [16:0] $end
$var reg 8 [" outf [7:0] $end
$var reg 9 \" outi [8:0] $end
$var reg 1 ]" overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 18 ^" in [17:0] $end
$var wire 16 _" out [15:0] $end
$var parameter 32 `" ROUND $end
$var parameter 32 a" WIF $end
$var parameter 34 b" WII $end
$var parameter 32 c" WOF $end
$var parameter 32 d" WOI $end
$var reg 10 e" ini [9:0] $end
$var reg 18 f" inr [17:0] $end
$var reg 8 g" outf [7:0] $end
$var reg 8 h" outi [7:0] $end
$var reg 1 (" overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin gradient_descent_gen[1] $end
$var parameter 2 i" i $end
$scope module gradient_descent_inst $end
$var wire 1 ! clk $end
$var wire 1 : grad_bias_or_weight $end
$var wire 1 j" grad_descent_valid_in $end
$var wire 16 k" grad_in [15:0] $end
$var wire 16 l" lr_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 m" value_old_in [15:0] $end
$var wire 16 n" sub_value_out [15:0] $end
$var wire 16 o" mul_out [15:0] $end
$var reg 1 p" grad_descent_done_out $end
$var reg 16 q" sub_in_a [15:0] $end
$var reg 16 r" value_updated_out [15:0] $end
$scope module mul_inst $end
$var wire 16 s" ina [15:0] $end
$var wire 16 t" inb [15:0] $end
$var wire 32 u" res [31:0] $end
$var wire 1 v" overflow $end
$var wire 16 w" out [15:0] $end
$var parameter 32 x" ROUND $end
$var parameter 32 y" WIFA $end
$var parameter 32 z" WIFB $end
$var parameter 32 {" WIIA $end
$var parameter 32 |" WIIB $end
$var parameter 32 }" WOF $end
$var parameter 32 ~" WOI $end
$var parameter 33 !# WRF $end
$var parameter 33 "# WRI $end
$scope module res_zoom $end
$var wire 32 ## in [31:0] $end
$var wire 16 $# out [15:0] $end
$var parameter 32 %# ROUND $end
$var parameter 33 &# WIF $end
$var parameter 33 '# WII $end
$var parameter 32 (# WOF $end
$var parameter 32 )# WOI $end
$var reg 16 *# ini [15:0] $end
$var reg 24 +# inr [23:0] $end
$var reg 8 ,# outf [7:0] $end
$var reg 8 -# outi [7:0] $end
$var reg 1 v" overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module sub_inst $end
$var wire 16 .# ina [15:0] $end
$var wire 16 /# inb [15:0] $end
$var wire 17 0# inbv [16:0] $end
$var wire 1 1# sub $end
$var wire 18 2# res [17:0] $end
$var wire 1 3# overflow $end
$var wire 16 4# out [15:0] $end
$var wire 17 5# inbz [16:0] $end
$var wire 17 6# inbe [16:0] $end
$var wire 17 7# inaz [16:0] $end
$var parameter 17 8# ONE $end
$var parameter 32 9# ROUND $end
$var parameter 32 :# WIF $end
$var parameter 32 ;# WIFA $end
$var parameter 32 <# WIFB $end
$var parameter 33 =# WII $end
$var parameter 32 ># WIIA $end
$var parameter 32 ?# WIIB $end
$var parameter 33 @# WIIBE $end
$var parameter 32 A# WOF $end
$var parameter 32 B# WOI $end
$var parameter 32 C# WRF $end
$var parameter 34 D# WRI $end
$scope module ina_zoom $end
$var wire 16 E# in [15:0] $end
$var wire 17 F# out [16:0] $end
$var parameter 32 G# ROUND $end
$var parameter 32 H# WIF $end
$var parameter 32 I# WII $end
$var parameter 32 J# WOF $end
$var parameter 33 K# WOI $end
$var reg 8 L# ini [7:0] $end
$var reg 16 M# inr [15:0] $end
$var reg 8 N# outf [7:0] $end
$var reg 9 O# outi [8:0] $end
$var reg 1 P# overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_extend $end
$var wire 16 Q# in [15:0] $end
$var wire 17 R# out [16:0] $end
$var parameter 32 S# ROUND $end
$var parameter 32 T# WIF $end
$var parameter 32 U# WII $end
$var parameter 32 V# WOF $end
$var parameter 33 W# WOI $end
$var reg 8 X# ini [7:0] $end
$var reg 16 Y# inr [15:0] $end
$var reg 8 Z# outf [7:0] $end
$var reg 9 [# outi [8:0] $end
$var reg 1 \# overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 17 ]# in [16:0] $end
$var wire 17 ^# out [16:0] $end
$var parameter 32 _# ROUND $end
$var parameter 32 `# WIF $end
$var parameter 33 a# WII $end
$var parameter 32 b# WOF $end
$var parameter 33 c# WOI $end
$var reg 9 d# ini [8:0] $end
$var reg 17 e# inr [16:0] $end
$var reg 8 f# outf [7:0] $end
$var reg 9 g# outi [8:0] $end
$var reg 1 h# overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 18 i# in [17:0] $end
$var wire 16 j# out [15:0] $end
$var parameter 32 k# ROUND $end
$var parameter 32 l# WIF $end
$var parameter 34 m# WII $end
$var parameter 32 n# WOF $end
$var parameter 32 o# WOI $end
$var reg 10 p# ini [9:0] $end
$var reg 18 q# inr [17:0] $end
$var reg 8 r# outf [7:0] $end
$var reg 8 s# outi [7:0] $end
$var reg 1 3# overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 t# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 u# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop10 $end
$var integer 32 v# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop11 $end
$var integer 32 w# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop12 $end
$var integer 32 x# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop13 $end
$var integer 32 y# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop14 $end
$var integer 32 z# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop15 $end
$var integer 32 {# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop16 $end
$var integer 32 |# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop17 $end
$var integer 32 }# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop18 $end
$var integer 32 ~# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop19 $end
$var integer 32 !$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 "$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop20 $end
$var integer 32 #$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop21 $end
$var integer 32 $$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop22 $end
$var integer 32 %$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop23 $end
$var integer 32 &$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop3 $end
$var integer 32 '$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop4 $end
$var integer 32 ($ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop5 $end
$var integer 32 )$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop6 $end
$var integer 32 *$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop7 $end
$var integer 32 +$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop8 $end
$var integer 32 ,$ i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop9 $end
$var integer 32 -$ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 o#
b1000 n#
b1010 m#
b1000 l#
b1 k#
b1001 c#
b1000 b#
b1001 a#
b1000 `#
b0 _#
b1001 W#
b1000 V#
b1000 U#
b1000 T#
b0 S#
b1001 K#
b1000 J#
b1000 I#
b1000 H#
b0 G#
b1010 D#
b1000 C#
b1000 B#
b1000 A#
b1001 @#
b1000 ?#
b1000 >#
b1001 =#
b1000 <#
b1000 ;#
b1000 :#
b1 9#
b1 8#
b1000 )#
b1000 (#
b10000 '#
b10000 &#
b1 %#
b10000 "#
b10000 !#
b1000 ~"
b1000 }"
b1000 |"
b1000 {"
b1000 z"
b1000 y"
b1 x"
b1 i"
b1000 d"
b1000 c"
b1010 b"
b1000 a"
b1 `"
b1001 X"
b1000 W"
b1001 V"
b1000 U"
b0 T"
b1001 L"
b1000 K"
b1000 J"
b1000 I"
b0 H"
b1001 @"
b1000 ?"
b1000 >"
b1000 ="
b0 <"
b1010 9"
b1000 8"
b1000 7"
b1000 6"
b1001 5"
b1000 4"
b1000 3"
b1001 2"
b1000 1"
b1000 0"
b1000 /"
b1 ."
b1 -"
b1000 |
b1000 {
b10000 z
b10000 y
b1 x
b10000 u
b10000 t
b1000 s
b1000 r
b1000 q
b1000 p
b1000 o
b1000 n
b1 m
b0 ^
b10000000 9
b10 8
$end
#0
$dumpvars
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b10 u#
b0 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0 j#
b0 i#
0h#
b0 g#
b0 f#
b0 e#
b0 d#
b0 ^#
b0 ]#
0\#
b0 [#
b0 Z#
b0 Y#
b0 X#
b0 R#
b0 Q#
0P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 F#
bx E#
b0 7#
b0 6#
b0 5#
b0 4#
03#
b0 2#
11#
b0 0#
b0 /#
bx .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 $#
bx ##
b0 w"
0v"
bx u"
bz t"
bz s"
bx r"
bx q"
xp"
b0 o"
b0 n"
bx m"
bz l"
bz k"
0j"
b0 h"
b0 g"
b0 f"
b0 e"
b0 _"
b0 ^"
0]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 S"
b0 R"
0Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 G"
b0 F"
0E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 ;"
bx :"
b0 ,"
b0 +"
b0 *"
b0 )"
0("
b0 '"
1&"
b0 %"
b0 $"
bx #"
b0 ""
b0 !"
b0 ~
b0 }
b0 w
bx v
b0 l
0k
bx j
bz i
bz h
bx g
bx f
xe
b0 d
b0 c
bx b
bz a
bz `
0_
bx ]
0\
b0 [
xZ
bx Y
bx X
bx W
bx V
bx U
xT
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
x:
x7
x6
bx 5
bx 4
z3
z2
bz 1
x0
x/
bx .
bx -
bz ,
bx +
bx *
bz )
bx (
bx '
bx &
bx %
bz $
z#
bz "
z!
$end
