strict digraph "compose( ,  )" {
	node [label="\N"];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9428d26350>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9428d26090>",
		fillcolor=cadetblue,
		label="28:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9428d26090>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:IF" -> "28:BS"	[cond="['x']",
		label="(!x)",
		lineno=27];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9429dd5450>",
		fillcolor=cadetblue,
		label="30:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9429dd5450>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:IF" -> "30:BS"	[cond="['x']",
		label="!((!x))",
		lineno=27];
	"Leaf_18:AL"	[def_var="['next_state']",
		label="Leaf_18:AL"];
	"43:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f9428998bd0>",
		clk_sens=True,
		fillcolor=gold,
		label="43:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_18:AL" -> "43:AL";
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9428da0a50>",
		fillcolor=cadetblue,
		label="34:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9428da0a50>]",
		style=filled,
		typ=BlockingSubstitution];
	"34:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"32:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f942ce85d10>",
		fillcolor=turquoise,
		label="32:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9428da0650>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:BL" -> "33:IF"	[cond="[]",
		lineno=None];
	"38:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9428998d10>",
		fillcolor=turquoise,
		label="38:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9428998350>]",
		style=filled,
		typ=Block];
	"38:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"22:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9428d31050>",
		fillcolor=cadetblue,
		label="22:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9428d31050>]",
		style=filled,
		typ=BlockingSubstitution];
	"22:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"28:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9428ccebd0>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9428d31250>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9428d3dd10>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:BL" -> "27:IF"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BS"	[cond="['x']",
		label=x,
		lineno=21];
	"24:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9428d26650>",
		fillcolor=cadetblue,
		label="24:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9428d26650>]",
		style=filled,
		typ=BlockingSubstitution];
	"21:IF" -> "24:BS"	[cond="['x']",
		label="!(x)",
		lineno=21];
	"48:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9428998a90>",
		fillcolor=firebrick,
		label="48:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9428998a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_43:AL"	[def_var="['present_state']",
		label="Leaf_43:AL"];
	"48:NS" -> "Leaf_43:AL"	[cond="[]",
		lineno=None];
	"50:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f9428998f50>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="50:AS
z = present_state == S101;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_43:AL" -> "50:AS";
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f9428d23ed0>",
		clk_sens=False,
		fillcolor=gold,
		label="18:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"Leaf_43:AL" -> "18:AL";
	"44:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f9428998a50>",
		fillcolor=turquoise,
		label="44:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"45:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9428998f10>",
		fillcolor=springgreen,
		label="45:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"44:BL" -> "45:IF"	[cond="[]",
		lineno=None];
	"33:IF" -> "34:BS"	[cond="['x']",
		label=x,
		lineno=33];
	"36:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f942a5a8ad0>",
		fillcolor=cadetblue,
		label="36:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f942a5a8ad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:IF" -> "36:BS"	[cond="['x']",
		label="!(x)",
		lineno=33];
	"46:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9428998290>",
		fillcolor=firebrick,
		label="46:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9428998290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"46:NS" -> "Leaf_43:AL"	[cond="[]",
		lineno=None];
	"32:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9428d26290>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:CA" -> "32:BL"	[cond="[]",
		lineno=None];
	"36:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"24:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9428ccee90>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CA" -> "20:BL"	[cond="[]",
		lineno=None];
	"19:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f9428da0950>",
		fillcolor=linen,
		label="19:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"18:AL" -> "19:CS"	[cond="[]",
		lineno=None];
	"38:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9428998a10>",
		fillcolor=lightcyan,
		label="38:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"38:CA" -> "38:BL"	[cond="[]",
		lineno=None];
	"45:IF" -> "48:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=45];
	"45:IF" -> "46:NS"	[cond="['reset']",
		label=reset,
		lineno=45];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9428d3d610>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CA" -> "26:BL"	[cond="[]",
		lineno=None];
	"43:AL" -> "44:BL"	[cond="[]",
		lineno=None];
	"19:CS" -> "32:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "20:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "38:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "26:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"30:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
