============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.10-p006_1
  Generated on:           Nov 28 2017  01:05:00 am
  Module:                 PIF2WB
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3488 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[31]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[31]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      60                  
     Required Time:=    5140                  
      Launch Clock:-       0                  
         Data Path:-    1652                  
             Slack:=    3488                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1000 
  Counter_Burst_Transfer_add_69_28_g927/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1051 
  Counter_Burst_Transfer_add_69_28_g926/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1103 
  Counter_Burst_Transfer_add_69_28_g925/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1155 
  Counter_Burst_Transfer_add_69_28_g924/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1206 
  Counter_Burst_Transfer_add_69_28_g923/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1258 
  Counter_Burst_Transfer_add_69_28_g922/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1309 
  Counter_Burst_Transfer_add_69_28_g921/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1361 
  Counter_Burst_Transfer_add_69_28_g920/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1413 
  Counter_Burst_Transfer_add_69_28_g919/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1464 
  Counter_Burst_Transfer_add_69_28_g918/CO -       B0->CO R     HS65_GS_HA1X4        1  7.2    40    56    1521 
  Counter_Burst_Transfer_add_69_28_g917/Z  -       B->Z   F     HS65_GSS_XOR2X6      1  5.0    25    52    1572 
  g2408/Z                                  -       B->Z   F     HS65_GS_AO212X4      1  5.0    30    80    1652 
  Counter_Burst_Transfer_ADR_REG_reg[31]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1652 
#---------------------------------------------------------------------------------------------------------------



Path 2: MET (3516 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[30]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[30]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1624                  
             Slack:=    3516                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1000 
  Counter_Burst_Transfer_add_69_28_g927/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1051 
  Counter_Burst_Transfer_add_69_28_g926/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1103 
  Counter_Burst_Transfer_add_69_28_g925/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1155 
  Counter_Burst_Transfer_add_69_28_g924/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1206 
  Counter_Burst_Transfer_add_69_28_g923/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1258 
  Counter_Burst_Transfer_add_69_28_g922/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1309 
  Counter_Burst_Transfer_add_69_28_g921/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1361 
  Counter_Burst_Transfer_add_69_28_g920/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1413 
  Counter_Burst_Transfer_add_69_28_g919/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1464 
  Counter_Burst_Transfer_add_69_28_g918/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70    1534 
  g2407/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90    1623 
  Counter_Burst_Transfer_ADR_REG_reg[30]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1624 
#---------------------------------------------------------------------------------------------------------------



Path 3: MET (3567 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[29]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[29]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1572                  
             Slack:=    3567                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1000 
  Counter_Burst_Transfer_add_69_28_g927/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1051 
  Counter_Burst_Transfer_add_69_28_g926/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1103 
  Counter_Burst_Transfer_add_69_28_g925/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1155 
  Counter_Burst_Transfer_add_69_28_g924/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1206 
  Counter_Burst_Transfer_add_69_28_g923/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1258 
  Counter_Burst_Transfer_add_69_28_g922/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1309 
  Counter_Burst_Transfer_add_69_28_g921/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1361 
  Counter_Burst_Transfer_add_69_28_g920/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1413 
  Counter_Burst_Transfer_add_69_28_g919/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70    1482 
  g2387/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90    1572 
  Counter_Burst_Transfer_ADR_REG_reg[29]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1572 
#---------------------------------------------------------------------------------------------------------------



Path 4: MET (3619 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[28]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[28]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1520                  
             Slack:=    3619                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1000 
  Counter_Burst_Transfer_add_69_28_g927/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1051 
  Counter_Burst_Transfer_add_69_28_g926/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1103 
  Counter_Burst_Transfer_add_69_28_g925/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1155 
  Counter_Burst_Transfer_add_69_28_g924/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1206 
  Counter_Burst_Transfer_add_69_28_g923/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1258 
  Counter_Burst_Transfer_add_69_28_g922/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1309 
  Counter_Burst_Transfer_add_69_28_g921/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1361 
  Counter_Burst_Transfer_add_69_28_g920/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70    1430 
  g2386/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90    1520 
  Counter_Burst_Transfer_ADR_REG_reg[28]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1520 
#---------------------------------------------------------------------------------------------------------------



Path 5: MET (3671 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[27]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[27]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1469                  
             Slack:=    3671                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1000 
  Counter_Burst_Transfer_add_69_28_g927/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1051 
  Counter_Burst_Transfer_add_69_28_g926/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1103 
  Counter_Burst_Transfer_add_69_28_g925/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1155 
  Counter_Burst_Transfer_add_69_28_g924/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1206 
  Counter_Burst_Transfer_add_69_28_g923/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1258 
  Counter_Burst_Transfer_add_69_28_g922/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1309 
  Counter_Burst_Transfer_add_69_28_g921/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70    1379 
  g2398/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90    1469 
  Counter_Burst_Transfer_ADR_REG_reg[27]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1469 
#---------------------------------------------------------------------------------------------------------------



Path 6: MET (3738 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[26]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[26]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1401                  
             Slack:=    3738                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1000 
  Counter_Burst_Transfer_add_69_28_g927/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1051 
  Counter_Burst_Transfer_add_69_28_g926/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1103 
  Counter_Burst_Transfer_add_69_28_g925/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1155 
  Counter_Burst_Transfer_add_69_28_g924/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1206 
  Counter_Burst_Transfer_add_69_28_g923/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1258 
  Counter_Burst_Transfer_add_69_28_g922/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70    1327 
  g2396/Z                                  -       F->Z   F     HS65_GS_AO222X4      1  5.0    33    74    1401 
  Counter_Burst_Transfer_ADR_REG_reg[26]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1401 
#---------------------------------------------------------------------------------------------------------------



Path 7: MET (3774 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[25]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[25]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1366                  
             Slack:=    3774                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1000 
  Counter_Burst_Transfer_add_69_28_g927/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1051 
  Counter_Burst_Transfer_add_69_28_g926/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1103 
  Counter_Burst_Transfer_add_69_28_g925/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1155 
  Counter_Burst_Transfer_add_69_28_g924/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1206 
  Counter_Burst_Transfer_add_69_28_g923/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70    1276 
  g2395/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90    1365 
  Counter_Burst_Transfer_ADR_REG_reg[25]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1366 
#---------------------------------------------------------------------------------------------------------------



Path 8: MET (3842 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[24]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[24]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1298                  
             Slack:=    3842                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1000 
  Counter_Burst_Transfer_add_69_28_g927/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1051 
  Counter_Burst_Transfer_add_69_28_g926/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1103 
  Counter_Burst_Transfer_add_69_28_g925/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1155 
  Counter_Burst_Transfer_add_69_28_g924/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70    1224 
  g2393/Z                                  -       F->Z   F     HS65_GS_AO222X4      1  5.0    33    74    1298 
  Counter_Burst_Transfer_ADR_REG_reg[24]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1298 
#---------------------------------------------------------------------------------------------------------------



Path 9: MET (3877 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[23]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[23]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1262                  
             Slack:=    3877                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1000 
  Counter_Burst_Transfer_add_69_28_g927/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1051 
  Counter_Burst_Transfer_add_69_28_g926/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1103 
  Counter_Burst_Transfer_add_69_28_g925/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70    1172 
  g2392/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90    1262 
  Counter_Burst_Transfer_ADR_REG_reg[23]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1262 
#---------------------------------------------------------------------------------------------------------------



Path 10: MET (3945 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[22]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[22]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1194                  
             Slack:=    3945                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1000 
  Counter_Burst_Transfer_add_69_28_g927/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1051 
  Counter_Burst_Transfer_add_69_28_g926/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70    1121 
  g2391/Z                                  -       F->Z   F     HS65_GS_AO222X4      1  5.0    33    74    1194 
  Counter_Burst_Transfer_ADR_REG_reg[22]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1194 
#---------------------------------------------------------------------------------------------------------------



Path 11: MET (3980 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[21]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[21]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1159                  
             Slack:=    3980                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52    1000 
  Counter_Burst_Transfer_add_69_28_g927/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70    1069 
  g2390/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90    1159 
  Counter_Burst_Transfer_ADR_REG_reg[21]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1159 
#---------------------------------------------------------------------------------------------------------------



Path 12: MET (4032 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[20]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[20]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1108                  
             Slack:=    4032                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     948 
  Counter_Burst_Transfer_add_69_28_g928/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70    1018 
  g2415/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90    1107 
  Counter_Burst_Transfer_ADR_REG_reg[20]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1108 
#---------------------------------------------------------------------------------------------------------------



Path 13: MET (4083 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[19]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[19]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1056                  
             Slack:=    4083                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     897 
  Counter_Burst_Transfer_add_69_28_g929/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     966 
  g2424/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90    1056 
  Counter_Burst_Transfer_ADR_REG_reg[19]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1056 
#---------------------------------------------------------------------------------------------------------------



Path 14: MET (4135 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[18]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[18]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-    1004                  
             Slack:=    4135                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     845 
  Counter_Burst_Transfer_add_69_28_g930/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     914 
  g2423/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90    1004 
  Counter_Burst_Transfer_ADR_REG_reg[18]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0    1004 
#---------------------------------------------------------------------------------------------------------------



Path 15: MET (4187 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[17]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[17]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     953                  
             Slack:=    4187                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     793 
  Counter_Burst_Transfer_add_69_28_g931/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     863 
  g2422/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90     953 
  Counter_Burst_Transfer_ADR_REG_reg[17]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0     953 
#---------------------------------------------------------------------------------------------------------------



Path 16: MET (4238 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[16]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[16]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     901                  
             Slack:=    4238                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     742 
  Counter_Burst_Transfer_add_69_28_g932/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     811 
  g2421/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90     901 
  Counter_Burst_Transfer_ADR_REG_reg[16]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0     901 
#---------------------------------------------------------------------------------------------------------------



Path 17: MET (4290 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[15]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     850                  
             Slack:=    4290                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     690 
  Counter_Burst_Transfer_add_69_28_g933/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     760 
  g2420/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90     849 
  Counter_Burst_Transfer_ADR_REG_reg[15]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0     850 
#---------------------------------------------------------------------------------------------------------------



Path 18: MET (4358 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[14]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     782                  
             Slack:=    4358                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     639 
  Counter_Burst_Transfer_add_69_28_g934/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     708 
  g2419/Z                                  -       F->Z   F     HS65_GS_AO222X4      1  5.0    33    74     782 
  Counter_Burst_Transfer_ADR_REG_reg[14]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0     782 
#---------------------------------------------------------------------------------------------------------------



Path 19: MET (4409 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[13]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     730                  
             Slack:=    4409                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     587 
  Counter_Burst_Transfer_add_69_28_g935/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     656 
  g2418/Z                                  -       F->Z   F     HS65_GS_AO222X4      1  5.0    33    74     730 
  Counter_Burst_Transfer_ADR_REG_reg[13]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0     730 
#---------------------------------------------------------------------------------------------------------------



Path 20: MET (4461 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[12]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     678                  
             Slack:=    4461                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     535 
  Counter_Burst_Transfer_add_69_28_g936/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     605 
  g2417/Z                                  -       F->Z   F     HS65_GS_AO222X4      1  5.0    33    74     678 
  Counter_Burst_Transfer_ADR_REG_reg[12]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0     678 
#---------------------------------------------------------------------------------------------------------------



Path 21: MET (4496 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[11]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[11]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     643                  
             Slack:=    4496                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     484 
  Counter_Burst_Transfer_add_69_28_g937/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     553 
  g2416/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90     643 
  Counter_Burst_Transfer_ADR_REG_reg[11]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0     643 
#---------------------------------------------------------------------------------------------------------------



Path 22: MET (4548 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[10]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     592                  
             Slack:=    4548                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     432 
  Counter_Burst_Transfer_add_69_28_g938/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     502 
  g2414/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90     591 
  Counter_Burst_Transfer_ADR_REG_reg[10]/D -       -      F     HS65_GS_DFPRQX9      1    -     -     0     592 
#---------------------------------------------------------------------------------------------------------------



Path 23: MET (4600 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[9]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     540                  
             Slack:=    4600                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     381 
  Counter_Burst_Transfer_add_69_28_g939/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     450 
  g2413/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90     540 
  Counter_Burst_Transfer_ADR_REG_reg[9]/D  -       -      F     HS65_GS_DFPRQX9      1    -     -     0     540 
#---------------------------------------------------------------------------------------------------------------



Path 24: MET (4651 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[8]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) Counter_Burst_Transfer_ADR_REG_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     488                  
             Slack:=    4651                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  Counter_Burst_Transfer_ADR_REG_reg[2]/CP -       -      R     (arrival)           47    -     0     -       0 
  Counter_Burst_Transfer_ADR_REG_reg[2]/Q  -       CP->Q  R     HS65_GS_DFPRQX9      4 14.3    39    68      68 
  Counter_Burst_Transfer_add_69_28_g945/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    54     122 
  Counter_Burst_Transfer_add_69_28_g944/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     174 
  Counter_Burst_Transfer_add_69_28_g943/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     226 
  Counter_Burst_Transfer_add_69_28_g942/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     277 
  Counter_Burst_Transfer_add_69_28_g941/CO -       B0->CO R     HS65_GS_HA1X4        1  5.2    32    52     329 
  Counter_Burst_Transfer_add_69_28_g940/S0 -       B0->S0 F     HS65_GS_HA1X4        1  4.8    23    70     398 
  g2412/Z                                  -       D->Z   F     HS65_GS_AO222X4      1  5.0    33    90     488 
  Counter_Burst_Transfer_ADR_REG_reg[8]/D  -       -      F     HS65_GS_DFPRQX9      1    -     -     0     488 
#---------------------------------------------------------------------------------------------------------------



Path 25: MET (4689 ps) Setup Check with Pin Counter_Burst_Transfer_N_reg[3]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) Counter_Burst_Transfer_N_reg[3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      59                  
     Required Time:=    5141                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    4689                  

#---------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                   -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                    -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                           -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                           -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1411/Z                           -       A->Z  R     HS65_GS_BFX27          2  9.9    15    43     219 
  drc_bufs2464/Z                    -       A->Z  F     HS65_GS_IVX9           4 18.9    29    22     242 
  drc_bufs2463/Z                    -       A->Z  R     HS65_GS_IVX9          18 59.3   136    84     325 
  g2331/Z                           -       S0->Z F     HS65_GS_MUXI21X2       1  6.1    60    87     412 
  g2329/Z                           -       B->Z  R     HS65_GS_NOR2X6         1  5.0    38    40     452 
  Counter_Burst_Transfer_N_reg[3]/D -       -     R     HS65_GS_DFPRQX9        1    -     -     0     452 
#---------------------------------------------------------------------------------------------------------



Path 26: MET (4689 ps) Setup Check with Pin Counter_Burst_Transfer_N_reg[1]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) Counter_Burst_Transfer_N_reg[1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      59                  
     Required Time:=    5141                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    4689                  

#---------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                   -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                    -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                           -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                           -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1411/Z                           -       A->Z  R     HS65_GS_BFX27          2  9.9    15    43     219 
  drc_bufs2464/Z                    -       A->Z  F     HS65_GS_IVX9           4 18.9    29    22     242 
  drc_bufs2463/Z                    -       A->Z  R     HS65_GS_IVX9          18 59.3   136    84     325 
  g2350/Z                           -       S0->Z F     HS65_GS_MUXI21X2       1  6.1    60    87     412 
  g2343/Z                           -       B->Z  R     HS65_GS_NOR2X6         1  5.0    38    40     452 
  Counter_Burst_Transfer_N_reg[1]/D -       -     R     HS65_GS_DFPRQX9        1    -     -     0     452 
#---------------------------------------------------------------------------------------------------------



Path 27: MET (4703 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[7]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     436                  
             Slack:=    4703                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                         -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                          -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                                 -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                                 -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1405/Z                                 -       A->Z  F     HS65_GS_AND2ABX9       2  7.8    19    73     249 
  drc_bufs2471/Z                          -       A->Z  R     HS65_GS_IVX9           3 14.7    39    28     277 
  drc_bufs2470/Z                          -       A->Z  F     HS65_GS_IVX9          16 47.1    68    54     331 
  g2411/Z                                 -       D->Z  F     HS65_GS_AO222X4        1  5.0    33   105     436 
  Counter_Burst_Transfer_ADR_REG_reg[7]/D -       -     F     HS65_GS_DFPRQX9        1    -     -     0     436 
#---------------------------------------------------------------------------------------------------------------



Path 28: MET (4703 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[3]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     436                  
             Slack:=    4703                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                         -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                          -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                                 -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                                 -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1405/Z                                 -       A->Z  F     HS65_GS_AND2ABX9       2  7.8    19    73     249 
  drc_bufs2471/Z                          -       A->Z  R     HS65_GS_IVX9           3 14.7    39    28     277 
  drc_bufs2470/Z                          -       A->Z  F     HS65_GS_IVX9          16 47.1    68    54     331 
  g2397/Z                                 -       D->Z  F     HS65_GS_AO222X4        1  5.0    33   105     436 
  Counter_Burst_Transfer_ADR_REG_reg[3]/D -       -     F     HS65_GS_DFPRQX9        1    -     -     0     436 
#---------------------------------------------------------------------------------------------------------------



Path 29: MET (4707 ps) Setup Check with Pin Counter_Burst_Transfer_N_reg[0]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) Counter_Burst_Transfer_N_reg[0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      58                  
     Required Time:=    5142                  
      Launch Clock:-       0                  
         Data Path:-     434                  
             Slack:=    4707                  

#---------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                   -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                    -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                           -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                           -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1411/Z                           -       A->Z  R     HS65_GS_BFX27          2  9.9    15    43     219 
  drc_bufs2464/Z                    -       A->Z  F     HS65_GS_IVX9           4 18.9    29    22     242 
  drc_bufs2463/Z                    -       A->Z  R     HS65_GS_IVX9          18 59.3   136    84     325 
  g2429/Z                           -       B->Z  F     HS65_GSS_XNOR2X6       1  6.1    44    75     400 
  g2399/Z                           -       B->Z  R     HS65_GS_NOR2X6         1  5.0    36    34     434 
  Counter_Burst_Transfer_N_reg[0]/D -       -     R     HS65_GS_DFPRQX9        1    -     -     0     434 
#---------------------------------------------------------------------------------------------------------



Path 30: MET (4710 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[5]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      61                  
     Required Time:=    5139                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    4710                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                         -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                          -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                                 -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                                 -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1405/Z                                 -       A->Z  F     HS65_GS_AND2ABX9       2  7.8    19    73     249 
  drc_bufs2471/Z                          -       A->Z  R     HS65_GS_IVX9           3 14.7    39    28     277 
  drc_bufs2469/Z                          -       A->Z  F     HS65_GS_IVX9          14 41.0    60    49     326 
  g2410/Z                                 -       D->Z  F     HS65_GS_AO222X4        1  5.0    33   103     429 
  Counter_Burst_Transfer_ADR_REG_reg[5]/D -       -     F     HS65_GS_DFPRQX9        1    -     -     0     429 
#---------------------------------------------------------------------------------------------------------------



Path 31: MET (4710 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[6]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      60                  
     Required Time:=    5140                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    4710                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                         -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                          -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                                 -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                                 -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1405/Z                                 -       A->Z  F     HS65_GS_AND2ABX9       2  7.8    19    73     249 
  drc_bufs2471/Z                          -       A->Z  R     HS65_GS_IVX9           3 14.7    39    28     277 
  drc_bufs2469/Z                          -       A->Z  F     HS65_GS_IVX9          14 41.0    60    49     326 
  g2409/Z                                 -       D->Z  F     HS65_GS_AO222X4        1  5.0    32   103     429 
  Counter_Burst_Transfer_ADR_REG_reg[6]/D -       -     F     HS65_GS_DFPRQX9        1    -     -     0     429 
#---------------------------------------------------------------------------------------------------------------



Path 32: MET (4710 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[4]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      60                  
     Required Time:=    5140                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    4710                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                         -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                          -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                                 -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                                 -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1405/Z                                 -       A->Z  F     HS65_GS_AND2ABX9       2  7.8    19    73     249 
  drc_bufs2471/Z                          -       A->Z  R     HS65_GS_IVX9           3 14.7    39    28     277 
  drc_bufs2469/Z                          -       A->Z  F     HS65_GS_IVX9          14 41.0    60    49     326 
  g2406/Z                                 -       D->Z  F     HS65_GS_AO222X4        1  5.0    32   103     429 
  Counter_Burst_Transfer_ADR_REG_reg[4]/D -       -     F     HS65_GS_DFPRQX9        1    -     -     0     429 
#---------------------------------------------------------------------------------------------------------------



Path 33: MET (4714 ps) Setup Check with Pin state_reg[1]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) state_reg[1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      55                  
     Required Time:=    5145                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=    4714                  

#---------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  state_reg[0]/CP -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q  -       CP->Q F     HS65_GSS_DFPRQX18      7 25.5    20    88      88 
  g1424/Z         -       A->Z  R     HS65_GS_NOR2X6         3 10.8    56    40     128 
  g1416/Z         (i)     A->Z  R     HS65_GS_NOR2AX3       52  0.0     0    38     166 
  g2442/Z         -       B->Z  F     HS65_GS_NAND2X7        2  9.0    23    16     182 
  g2405/Z         -       C->Z  R     HS65_GS_NOR3AX2        3 13.5   180   105     287 
  g2349/Z         -       B->Z  R     HS65_GS_AO22X9         1  5.8    26    84     371 
  g2345/Z         -       F->Z  F     HS65_GS_AOI312X4       1  5.7    49    25     396 
  g2336/Z         -       C->Z  R     HS65_GS_NAND3X5        1  5.0    44    35     430 
  state_reg[1]/D  -       -     R     HS65_GSS_DFPRQX18      1    -     -     0     431 
#---------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 34: MET (4714 ps) Setup Check with Pin Counter_Burst_Transfer_N_reg[2]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) Counter_Burst_Transfer_N_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      59                  
     Required Time:=    5141                  
      Launch Clock:-       0                  
         Data Path:-     427                  
             Slack:=    4714                  

#---------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                   -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                    -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                           -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                           -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1411/Z                           -       A->Z  R     HS65_GS_BFX27          2  9.9    15    43     219 
  drc_bufs2464/Z                    -       A->Z  F     HS65_GS_IVX9           4 18.9    29    22     242 
  drc_bufs2462/Z                    -       A->Z  R     HS65_GS_IVX9          15 46.4   108    69     311 
  g2338/Z                           -       S0->Z F     HS65_GS_MUXI21X2       1  6.1    54    78     389 
  g2334/Z                           -       B->Z  R     HS65_GS_NOR2X6         1  5.0    38    38     427 
  Counter_Burst_Transfer_N_reg[2]/D -       -     R     HS65_GS_DFPRQX9        1    -     -     0     427 
#---------------------------------------------------------------------------------------------------------



Path 35: MET (4716 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[2]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      60                  
     Required Time:=    5140                  
      Launch Clock:-       0                  
         Data Path:-     424                  
             Slack:=    4716                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                         -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                          -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                                 -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                                 -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1405/Z                                 -       A->Z  F     HS65_GS_AND2ABX9       2  7.8    19    73     249 
  drc_bufs2471/Z                          -       A->Z  R     HS65_GS_IVX9           3 14.7    39    28     277 
  drc_bufs2470/Z                          -       A->Z  F     HS65_GS_IVX9          16 47.1    68    54     331 
  g2394/Z                                 -       B->Z  F     HS65_GS_AO212X4        1  5.0    29    93     424 
  Counter_Burst_Transfer_ADR_REG_reg[2]/D -       -     F     HS65_GS_DFPRQX9        1    -     -     0     424 
#---------------------------------------------------------------------------------------------------------------



Path 36: MET (4746 ps) Setup Check with Pin state_reg[2]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) state_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      55                  
     Required Time:=    5145                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    4746                  

#---------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  state_reg[0]/CP -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q  -       CP->Q F     HS65_GSS_DFPRQX18      7 25.5    20    88      88 
  g1424/Z         -       A->Z  R     HS65_GS_NOR2X6         3 10.8    56    40     128 
  g1416/Z         (i)     A->Z  R     HS65_GS_NOR2AX3       52  0.0     0    38     166 
  g2442/Z         -       B->Z  F     HS65_GS_NAND2X7        2  9.0    23    16     182 
  g2405/Z         -       C->Z  R     HS65_GS_NOR3AX2        3 13.5   180   105     287 
  g2346/Z         -       C->Z  F     HS65_GS_AOI32X5        1  5.2    67    69     356 
  g2335/Z         -       D->Z  R     HS65_GS_NAND4ABX3      1  5.0    43    43     399 
  state_reg[2]/D  -       -     R     HS65_GSS_DFPRQX18      1    -     -     0     400 
#---------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 37: MET (4758 ps) Setup Check with Pin state_reg[0]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) state_reg[0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      52                  
     Required Time:=    5148                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=    4758                  

#---------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  state_reg[0]/CP -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q  -       CP->Q F     HS65_GSS_DFPRQX18      7 25.5    20    88      88 
  g1424/Z         -       A->Z  R     HS65_GS_NOR2X6         3 10.8    56    40     128 
  g1416/Z         (i)     A->Z  R     HS65_GS_NOR2AX3       52  0.0     0    38     166 
  g2442/Z         -       B->Z  F     HS65_GS_NAND2X7        2  9.0    23    16     182 
  g2405/Z         -       C->Z  R     HS65_GS_NOR3AX2        3 13.5   180   105     287 
  g2344/Z         -       B->Z  F     HS65_GS_AOI212X4       1  6.2    68    70     357 
  g2341/Z         -       B->Z  R     HS65_GS_NAND2X7        1  5.0    32    33     390 
  state_reg[0]/D  -       -     R     HS65_GSS_DFPRQX18      1    -     -     0     390 
#---------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 38: MET (4787 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[1]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      56                  
     Required Time:=    5144                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    4787                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                         -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                          -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                                 -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                                 -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1405/Z                                 -       A->Z  F     HS65_GS_AND2ABX9       2  7.8    19    73     249 
  drc_bufs2471/Z                          -       A->Z  R     HS65_GS_IVX9           3 14.7    39    28     277 
  g2441/Z                                 -       B->Z  F     HS65_GS_NAND2X7        2  8.7    29    28     304 
  g2388/Z                                 -       B->Z  F     HS65_GS_AO22X9         1  5.0    18    52     357 
  Counter_Burst_Transfer_ADR_REG_reg[1]/D -       -     F     HS65_GS_DFPRQX9        1    -     -     0     357 
#---------------------------------------------------------------------------------------------------------------



Path 39: MET (4787 ps) Setup Check with Pin Counter_Burst_Transfer_ADR_REG_reg[0]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (F) Counter_Burst_Transfer_ADR_REG_reg[0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      56                  
     Required Time:=    5144                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    4787                  

#---------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  state_reg[0]/CP                         -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q                          -       CP->Q R     HS65_GSS_DFPRQX18      7 25.6    32    95      95 
  g1424/Z                                 -       A->Z  F     HS65_GS_NOR2X6         3 10.7    26    25     120 
  g1414/Z                                 -       B->Z  R     HS65_GS_NOR2AX3        2  8.8    84    56     176 
  g1405/Z                                 -       A->Z  F     HS65_GS_AND2ABX9       2  7.8    19    73     249 
  drc_bufs2471/Z                          -       A->Z  R     HS65_GS_IVX9           3 14.7    39    28     277 
  g2441/Z                                 -       B->Z  F     HS65_GS_NAND2X7        2  8.7    29    28     304 
  g2389/Z                                 -       B->Z  F     HS65_GS_AO22X9         1  5.0    18    52     357 
  Counter_Burst_Transfer_ADR_REG_reg[0]/D -       -     F     HS65_GS_DFPRQX9        1    -     -     0     357 
#---------------------------------------------------------------------------------------------------------------



Path 40: MET (4893 ps) Setup Check with Pin reg1_temp_reg[3]/CP->TE
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) reg1_temp_reg[3]/TE
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-     141                  
     Required Time:=    5059                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    4893                  

#-------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  state_reg[0]/CP     -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q      -       CP->Q F     HS65_GSS_DFPRQX18      7 25.5    20    88      88 
  g1424/Z             -       A->Z  R     HS65_GS_NOR2X6         3 10.8    56    40     128 
  g1416/Z             (i)     A->Z  R     HS65_GS_NOR2AX3       52  0.0     0    38     166 
  reg1_temp_reg[3]/TE -       -     R     HS65_GS_SDFPRQX9      52    -     -     0     166 
#-------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 41: MET (4893 ps) Setup Check with Pin reg1_temp_reg[2]/CP->TE
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) reg1_temp_reg[2]/TE
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-     141                  
     Required Time:=    5059                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    4893                  

#-------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  state_reg[0]/CP     -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q      -       CP->Q F     HS65_GSS_DFPRQX18      7 25.5    20    88      88 
  g1424/Z             -       A->Z  R     HS65_GS_NOR2X6         3 10.8    56    40     128 
  g1416/Z             (i)     A->Z  R     HS65_GS_NOR2AX3       52  0.0     0    38     166 
  reg1_temp_reg[2]/TE -       -     R     HS65_GS_SDFPRQX9      52    -     -     0     166 
#-------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 42: MET (4893 ps) Setup Check with Pin reg1_temp_reg[1]/CP->TE
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) reg1_temp_reg[1]/TE
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-     141                  
     Required Time:=    5059                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    4893                  

#-------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  state_reg[0]/CP     -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q      -       CP->Q F     HS65_GSS_DFPRQX18      7 25.5    20    88      88 
  g1424/Z             -       A->Z  R     HS65_GS_NOR2X6         3 10.8    56    40     128 
  g1416/Z             (i)     A->Z  R     HS65_GS_NOR2AX3       52  0.0     0    38     166 
  reg1_temp_reg[1]/TE -       -     R     HS65_GS_SDFPRQX9      52    -     -     0     166 
#-------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 43: MET (4893 ps) Setup Check with Pin reg0_temp_reg[3]/CP->TE
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) reg0_temp_reg[3]/TE
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-     141                  
     Required Time:=    5059                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    4893                  

#-------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  state_reg[0]/CP     -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q      -       CP->Q F     HS65_GSS_DFPRQX18      7 25.5    20    88      88 
  g1424/Z             -       A->Z  R     HS65_GS_NOR2X6         3 10.8    56    40     128 
  g1416/Z             (i)     A->Z  R     HS65_GS_NOR2AX3       52  0.0     0    38     166 
  reg0_temp_reg[3]/TE -       -     R     HS65_GS_SDFPRQX9      52    -     -     0     166 
#-------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 44: MET (4893 ps) Setup Check with Pin reg0_temp_reg[2]/CP->TE
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) reg0_temp_reg[2]/TE
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-     141                  
     Required Time:=    5059                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    4893                  

#-------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  state_reg[0]/CP     -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q      -       CP->Q F     HS65_GSS_DFPRQX18      7 25.5    20    88      88 
  g1424/Z             -       A->Z  R     HS65_GS_NOR2X6         3 10.8    56    40     128 
  g1416/Z             (i)     A->Z  R     HS65_GS_NOR2AX3       52  0.0     0    38     166 
  reg0_temp_reg[2]/TE -       -     R     HS65_GS_SDFPRQX9      52    -     -     0     166 
#-------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 45: MET (4893 ps) Setup Check with Pin reg0_temp_reg[1]/CP->TE
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) reg0_temp_reg[1]/TE
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-     141                  
     Required Time:=    5059                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    4893                  

#-------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  state_reg[0]/CP     -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q      -       CP->Q F     HS65_GSS_DFPRQX18      7 25.5    20    88      88 
  g1424/Z             -       A->Z  R     HS65_GS_NOR2X6         3 10.8    56    40     128 
  g1416/Z             (i)     A->Z  R     HS65_GS_NOR2AX3       52  0.0     0    38     166 
  reg0_temp_reg[1]/TE -       -     R     HS65_GS_SDFPRQX9      52    -     -     0     166 
#-------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 46: MET (4893 ps) Setup Check with Pin reg0_temp_reg[0]/CP->TE
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) reg0_temp_reg[0]/TE
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-     141                  
     Required Time:=    5059                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    4893                  

#-------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  state_reg[0]/CP     -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q      -       CP->Q F     HS65_GSS_DFPRQX18      7 25.5    20    88      88 
  g1424/Z             -       A->Z  R     HS65_GS_NOR2X6         3 10.8    56    40     128 
  g1416/Z             (i)     A->Z  R     HS65_GS_NOR2AX3       52  0.0     0    38     166 
  reg0_temp_reg[0]/TE -       -     R     HS65_GS_SDFPRQX9      52    -     -     0     166 
#-------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 47: MET (4960 ps) Setup Check with Pin reg1_temp_reg[0]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) state_reg[0]/CP
          Clock: (R) CLK
       Endpoint: (R) reg1_temp_reg[0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      54                  
     Required Time:=    5146                  
      Launch Clock:-       0                  
         Data Path:-     186                  
             Slack:=    4960                  

#------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  state_reg[0]/CP    -       -     R     (arrival)             47    -     0     -       0 
  state_reg[0]/Q     -       CP->Q F     HS65_GSS_DFPRQX18      7 25.5    20    88      88 
  g1424/Z            -       A->Z  R     HS65_GS_NOR2X6         3 10.8    56    40     128 
  g1416/Z            (i)     A->Z  R     HS65_GS_NOR2AX3       52  0.0     0    38     166 
  g2435/Z            -       B->Z  R     HS65_GS_OR2X9          1  5.0    17    20     186 
  reg1_temp_reg[0]/D -       -     R     HS65_GS_DFPRQX9        1    -     -     0     186 
#------------------------------------------------------------------------------------------

(i) : Net is ideal.



Path 48: MET (5055 ps) Setup Check with Pin reg1_temp_reg[3]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) reg1_temp_reg[3]/CP
          Clock: (R) CLK
       Endpoint: (F) reg1_temp_reg[3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      74                  
     Required Time:=    5126                  
      Launch Clock:-       0                  
         Data Path:-      71                  
             Slack:=    5055                  

#------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge       Cell        Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  reg1_temp_reg[3]/CP -       -     R     (arrival)            47    -     0     -       0 
  reg1_temp_reg[3]/Q  -       CP->Q F     HS65_GS_SDFPRQX9      2 10.8    30    71      71 
  reg1_temp_reg[3]/D  -       -     F     HS65_GS_SDFPRQX9      2    -     -     0      71 
#------------------------------------------------------------------------------------------



Path 49: MET (5055 ps) Setup Check with Pin reg1_temp_reg[2]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) reg1_temp_reg[2]/CP
          Clock: (R) CLK
       Endpoint: (F) reg1_temp_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      74                  
     Required Time:=    5126                  
      Launch Clock:-       0                  
         Data Path:-      71                  
             Slack:=    5055                  

#------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge       Cell        Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  reg1_temp_reg[2]/CP -       -     R     (arrival)            47    -     0     -       0 
  reg1_temp_reg[2]/Q  -       CP->Q F     HS65_GS_SDFPRQX9      2 10.8    30    71      71 
  reg1_temp_reg[2]/D  -       -     F     HS65_GS_SDFPRQX9      2    -     -     0      71 
#------------------------------------------------------------------------------------------



Path 50: MET (5055 ps) Setup Check with Pin reg1_temp_reg[1]/CP->D
           View: view_NOMINAL
          Group: CLK
     Startpoint: (R) reg1_temp_reg[1]/CP
          Clock: (R) CLK
       Endpoint: (F) reg1_temp_reg[1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5200            0     
                                              
             Setup:-      74                  
     Required Time:=    5126                  
      Launch Clock:-       0                  
         Data Path:-      71                  
             Slack:=    5055                  

#------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge       Cell        Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  reg1_temp_reg[1]/CP -       -     R     (arrival)            47    -     0     -       0 
  reg1_temp_reg[1]/Q  -       CP->Q F     HS65_GS_SDFPRQX9      2 10.8    30    71      71 
  reg1_temp_reg[1]/D  -       -     F     HS65_GS_SDFPRQX9      2    -     -     0      71 
#------------------------------------------------------------------------------------------

