// Seed: 395652212
module module_0 (
    input tri1 id_0,
    input wor  id_1,
    input tri  id_2,
    input wand id_3
);
  wire id_5, id_6;
  wire id_7;
  assign module_1.id_17 = 0;
  assign id_7 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    input wand id_5,
    input tri0 id_6,
    input uwire id_7,
    input wire id_8,
    input tri id_9,
    input wand id_10,
    input tri0 id_11,
    input tri id_12,
    input uwire id_13,
    input tri0 id_14,
    output wor id_15,
    output supply1 id_16,
    input tri1 id_17,
    output tri0 id_18,
    output tri1 id_19,
    input wor id_20,
    output tri0 id_21,
    input wire id_22,
    input wand id_23
);
  always_latch if (~id_11) id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_13,
      id_13
  );
  assign id_21.id_17 = id_14;
  assign id_0 = 1;
endmodule
