/**
 * @file
 * @brief Tools to work with ports and their pins
 */
//@{
#ifndef AVARIX_PORTPIN_H__
#define AVARIX_PORTPIN_H__

#include <avr/io.h>
#include <stdint.h>
#include <stdbool.h>
#include "intlvl.h"


/// Pin of a port
typedef struct {
  PORT_t *port;
  uint8_t pin;
} portpin_t;


#ifndef DOXYGEN

/// Indirection to Return a port from its letter
#define PORTX_(x)  (PORT##x)

#endif

/// Return a portpin_t for PORTx, pin n.
#define PORTPIN(x,n)  ((portpin_t){ &PORTX_(x), n })

/// Unset \ref portpin_t value (port set to 0)
#define PORTPIN_NONE  ((portpin_t){ 0, 0 })

/// Get a pointer to the \e PINnCTRL register
#define PORTPIN_CTRL(pp)  ((&(pp)->port->PIN0CTRL)[(pp)->pin])

/** @name Access pin bit of port registers */
//@{

/// Set port pin data direction
static inline void portpin_dirset(const portpin_t *pp) { pp->port->DIRSET = (1 << pp->pin); }
/// Clear port pin data direction
static inline void portpin_dirclr(const portpin_t *pp) { pp->port->DIRCLR = (1 << pp->pin); }
/// Toggle port pin data direction
static inline void portpin_dirtgl(const portpin_t *pp) { pp->port->DIRTGL = (1 << pp->pin); }
/// Set port pin output
static inline void portpin_outset(const portpin_t *pp) { pp->port->OUTSET = (1 << pp->pin); }
/// Clear port pin output
static inline void portpin_outclr(const portpin_t *pp) { pp->port->OUTCLR = (1 << pp->pin); }
/// Toggle port ping output
static inline void portpin_outtgl(const portpin_t *pp) { pp->port->OUTTGL = (1 << pp->pin); }
/// Get port pin value as a boolean
static inline bool portpin_in(const portpin_t *pp) { return pp->port->IN & (1 << pp->pin); }
/// Set input pull-up
static inline void portpin_inpullup(const portpin_t *pp) { PORTPIN_CTRL(pp) |= PORT_OPC_PULLUP_gc; }
/// Set input pull-up
static inline void portpin_inpulldown(const portpin_t *pp) { PORTPIN_CTRL(pp) |= PORT_OPC_PULLDOWN_gc; }

//@}


/// Event Channel multiplexer input selection for the port pin
#define PORTPIN_EVSYS_CHMUX(pp)  (EVSYS_CHMUX_PORTA_PIN0_gc + (((char*)(pp)->port-(char*)&PORTA)/((char*)&PORTB-(char*)&PORTA)) * 8 + (pp)->pin)

/** @brief Enable port pin interrupt
 *
 * @param pp  port pin to use
 * @param n  interrupt number (0 or 1)
 * @param lvl  interrupt level
 */
static inline void portpin_enable_int(const portpin_t *pp, uint8_t n, intlvl_t lvl);
inline void portpin_enable_int(const portpin_t *pp, uint8_t n, intlvl_t lvl)
{
  pp->port->INTFLAGS &= ~(1 << n);
  (&pp->port->INT0MASK)[n] |= (1 << pp->pin);
  pp->port->INTCTRL &= ~(PORT_INT0LVL_gm << 2*n);
  pp->port->INTCTRL |= (lvl << 2*n);
}


/** @name Access port pins from modules
 *
 * Get accesss to pins with alternate functions from their name.
 *
 * @note Register address compatibility is ensured, but not pin compatibility.
 * For now it works.
 */
//@{

// Addresses are regularly distributed, so it's not so difficult.
// Macros usually assume that at least the "first" peripherals are defined.

/** @brief Get PORTX for from MODULEx (x between C and F)
 * @param M  module name prefix
 * @param m  module instance pointer
 */
#define PORTPIN_MODULEX_PORT(M,m) \
    (PORT_t*)((char*)&PORTC + ((char*)&PORTD-(char*)&PORTC) * (((char*)(m)-(char*)&M##C)/((char*)&M##D-(char*)&M##C)))

/** @brief Get PORTX for from MODULExn (x between C and F)
 * @param M  module name prefix
 * @param m  module instance pointer
 */
#define PORTPIN_MODULEXN_PORT(M,m) \
    (PORT_t*)((char*)&PORTC + ((char*)&PORTD-(char*)&PORTC) * (((char*)(m)-(char*)&M##C0)/((char*)&M##D0-(char*)&M##C0)))

/** @brief Get n for MODULExn (x between C and F)
 * @param M  module name prefix
 * @param m  module instance pointer
 */
#define PORTPIN_MODULEXN_N(M,m) \
    (((char*)(m)-(char*)&M##C0) % ((char*)&M##D0-(char*)&M##C0) != 0)



/// Get \c OCnx port pin of \c TCxn, channel \c c (from 0 to 3)
#define PORTPIN_OCNX(tc,ch) \
    ((portpin_t){ PORTPIN_MODULEXN_PORT(TC,tc),  4*PORTPIN_MODULEXN_N(TC,tc) + ch })

/// Get \c TXDn port pin of \c USARTxn
#define PORTPIN_TXDN(usart) \
    ((portpin_t){ PORTPIN_MODULEXN_PORT(USART,usart), 4*PORTPIN_MODULEXN_N(USART,usart) + 3 })

/// Get \c SS port pin of \c SPIx
#define PORTPIN_SPI_SS(spi) \
    ((portpin_t){ PORTPIN_MODULEX_PORT(SPI,spi), 4 })
/// Get \c MOSI port pin of \c SPIx
#define PORTPIN_SPI_MOSI(spi) \
    ((portpin_t){ PORTPIN_MODULEX_PORT(SPI,spi), 5 })
/// Get \c MISO port pin of \c SPIx
#define PORTPIN_SPI_MISO(spi) \
    ((portpin_t){ PORTPIN_MODULEX_PORT(SPI,spi), 6 })
/// Get \c SCK port pin of \c SPIx
#define PORTPIN_SPI_SCK(spi) \
    ((portpin_t){ PORTPIN_MODULEX_PORT(SPI,spi), 7 })

//@}


#endif
//@}
