// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_Erode_16_16_1080_1920_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rows,
        cols,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b1000;
parameter    ap_ST_st11_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv12_FFE = 12'b111111111110;
parameter    ap_const_lv12_FFD = 12'b111111111101;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [10:0] rows;
input  [10:0] cols;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm = 5'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_24;
reg   [10:0] p_027_0_i_i_i_reg_344;
reg    ap_sig_bdd_56;
wire   [11:0] rows_assign_cast_i_cast_fu_355_p1;
wire   [11:0] cols_assign_cast_i_cast_fu_359_p1;
wire   [0:0] not_tmp_2_i_fu_363_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_72;
wire   [10:0] heightloop_fu_369_p2;
wire   [0:0] tmp_2_i_phi_fu_326_p4;
wire   [10:0] widthloop_fu_374_p2;
wire   [10:0] tmp_16_i_fu_379_p2;
wire   [1:0] tmp_fu_384_p1;
wire   [1:0] p_assign_cast_i_fu_391_p2;
wire   [0:0] exitcond1_fu_401_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_96;
wire   [10:0] i_V_fu_406_p2;
reg   [10:0] i_V_reg_1407;
wire   [0:0] tmp_20_i_fu_412_p2;
reg   [0:0] tmp_20_i_reg_1412;
wire   [0:0] tmp_33_not_0_i_fu_417_p2;
reg   [0:0] tmp_33_not_0_i_reg_1416;
wire   [0:0] icmp_fu_433_p2;
reg   [0:0] icmp_reg_1421;
wire   [0:0] tmp_70_0_i_fu_439_p2;
reg   [0:0] tmp_70_0_i_reg_1426;
wire   [0:0] tmp_70_0_2_i_fu_445_p2;
reg   [0:0] tmp_70_0_2_i_reg_1430;
wire   [0:0] tmp_92_0_i_fu_451_p2;
reg   [0:0] tmp_92_0_i_reg_1434;
wire   [1:0] row_assign_7_0_i_fu_478_p2;
reg   [1:0] row_assign_7_0_i_reg_1444;
wire   [1:0] row_assign_7_0_1_t_i_fu_505_p2;
reg   [1:0] row_assign_7_0_1_t_i_reg_1450;
wire   [1:0] row_assign_7_0_2_t_i_fu_532_p2;
reg   [1:0] row_assign_7_0_2_t_i_reg_1456;
wire   [0:0] exitcond_fu_541_p2;
reg   [0:0] exitcond_reg_1462;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_bdd_127;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] or_cond_i_i_i_i_reg_1471;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1;
reg    ap_sig_bdd_153;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] or_cond_i_i_i_reg_1500;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it5;
reg    ap_sig_bdd_172;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1462_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1462_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1462_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1462_pp0_it4;
wire   [10:0] j_V_fu_546_p2;
wire   [0:0] or_cond_i_i_i_i_fu_597_p2;
wire   [10:0] x_i_fu_618_p3;
reg   [10:0] x_i_reg_1475;
wire   [1:0] col_assign_1_i_fu_630_p2;
reg   [1:0] col_assign_1_i_reg_1480;
reg   [1:0] ap_reg_ppstg_col_assign_1_i_reg_1480_pp0_it1;
wire   [0:0] brmerge_0_i_fu_635_p2;
reg   [0:0] brmerge_0_i_reg_1490;
reg   [0:0] ap_reg_ppstg_brmerge_0_i_reg_1490_pp0_it1;
wire   [0:0] or_cond_i_i_i_fu_640_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it4;
reg   [10:0] k_buf_0_val_3_addr_reg_1504;
reg   [10:0] k_buf_0_val_4_addr_reg_1510;
reg   [10:0] k_buf_0_val_5_addr_reg_1516;
reg   [10:0] k_buf_1_val_3_addr_reg_1522;
reg   [10:0] k_buf_1_val_4_addr_reg_1528;
reg   [10:0] k_buf_1_val_5_addr_reg_1534;
wire   [7:0] src_kernel_win_0_val_0_0_fu_743_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_1540;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it5;
wire   [7:0] src_kernel_win_0_val_1_0_fu_761_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_1547;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1547_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1547_pp0_it4;
wire   [7:0] src_kernel_win_0_val_2_0_fu_779_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_1554;
wire   [7:0] src_kernel_win_1_val_0_0_fu_875_p3;
reg   [7:0] src_kernel_win_1_val_0_0_reg_1561;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it5;
wire   [7:0] src_kernel_win_1_val_1_0_fu_893_p3;
reg   [7:0] src_kernel_win_1_val_1_0_reg_1568;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_1568_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_1568_pp0_it4;
wire   [7:0] src_kernel_win_1_val_2_0_fu_911_p3;
reg   [7:0] src_kernel_win_1_val_2_0_reg_1575;
wire   [7:0] temp_0_i_i_i_059_i_i_1_0_0_2_s_fu_943_p3;
reg   [7:0] temp_0_i_i_i_059_i_i_1_0_0_2_s_reg_1582;
wire   [7:0] temp_0_i_i_i_059_i_i_1_1_0_2_s_fu_975_p3;
reg   [7:0] temp_0_i_i_i_059_i_i_1_1_0_2_s_reg_1588;
wire   [7:0] temp_0_i_i_i_059_i_i_1_0_1_1_s_fu_1030_p3;
reg   [7:0] temp_0_i_i_i_059_i_i_1_0_1_1_s_reg_1594;
wire   [0:0] tmp_114_0_1_2_i_fu_1038_p2;
reg   [0:0] tmp_114_0_1_2_i_reg_1599;
wire   [7:0] temp_0_i_i_i_059_i_i_1_1_1_1_s_fu_1067_p3;
reg   [7:0] temp_0_i_i_i_059_i_i_1_1_1_1_s_reg_1604;
wire   [0:0] tmp_114_1_1_2_i_fu_1075_p2;
reg   [0:0] tmp_114_1_1_2_i_reg_1609;
wire   [7:0] temp_0_i_i_i_059_i_i_1_0_2_1_s_fu_1135_p3;
reg   [7:0] temp_0_i_i_i_059_i_i_1_0_2_1_s_reg_1614;
wire   [7:0] temp_0_i_i_i_059_i_i_1_1_2_1_s_fu_1174_p3;
reg   [7:0] temp_0_i_i_i_059_i_i_1_1_2_1_s_reg_1620;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
wire   [10:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [7:0] k_buf_0_val_3_d1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
wire   [10:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [10:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
wire   [10:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
wire   [7:0] k_buf_1_val_3_q0;
wire   [10:0] k_buf_1_val_3_address1;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
wire   [7:0] k_buf_1_val_3_d1;
wire   [10:0] k_buf_1_val_4_address0;
reg    k_buf_1_val_4_ce0;
wire   [7:0] k_buf_1_val_4_q0;
wire   [10:0] k_buf_1_val_4_address1;
reg    k_buf_1_val_4_ce1;
reg    k_buf_1_val_4_we1;
reg   [7:0] k_buf_1_val_4_d1;
wire   [10:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
wire   [7:0] k_buf_1_val_5_q0;
wire   [10:0] k_buf_1_val_5_address1;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
reg   [7:0] k_buf_1_val_5_d1;
reg   [0:0] tmp_2_i_reg_322;
reg   [10:0] p_014_0_i_i_i_reg_333;
reg    ap_sig_cseq_ST_st11_fsm_4;
reg    ap_sig_bdd_352;
wire   [63:0] tmp_55_0_i_fu_645_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_118;
reg   [7:0] src_kernel_win_0_val_0_1_1_fu_122;
reg   [7:0] src_kernel_win_0_val_1_1_fu_126;
reg   [7:0] src_kernel_win_0_val_1_1_1_fu_130;
reg   [7:0] src_kernel_win_0_val_2_1_fu_134;
reg   [7:0] src_kernel_win_0_val_2_1_1_fu_138;
reg   [7:0] src_kernel_win_1_val_0_1_fu_142;
reg   [7:0] src_kernel_win_1_val_0_1_1_fu_146;
reg   [7:0] src_kernel_win_1_val_1_1_fu_150;
reg   [7:0] src_kernel_win_1_val_1_1_1_fu_154;
reg   [7:0] src_kernel_win_1_val_2_1_fu_158;
reg   [7:0] src_kernel_win_1_val_2_1_1_fu_162;
reg   [7:0] right_border_buf_0_val_0_0_fu_166;
wire   [7:0] col_buf_0_val_0_0_fu_674_p3;
reg   [7:0] right_border_buf_1_val_2_0_fu_170;
wire   [7:0] col_buf_1_val_2_0_fu_842_p3;
reg   [7:0] right_border_buf_1_val_1_0_fu_174;
wire   [7:0] col_buf_1_val_1_0_fu_824_p3;
reg   [7:0] right_border_buf_0_val_1_0_fu_178;
wire   [7:0] col_buf_0_val_1_0_fu_692_p3;
reg   [7:0] right_border_buf_1_val_0_0_fu_182;
wire   [7:0] col_buf_1_val_0_0_fu_806_p3;
reg   [7:0] right_border_buf_0_val_2_0_fu_186;
wire   [7:0] col_buf_0_val_2_0_fu_710_p3;
wire   [1:0] tmp_3_fu_388_p1;
wire   [9:0] tmp_6_fu_423_p4;
wire   [11:0] tmp_17_cast_i_cast_fu_397_p1;
wire   [11:0] tmp_95_0_i_fu_456_p2;
wire   [0:0] tmp_97_0_i_fu_462_p2;
wire   [1:0] tmp_7_fu_467_p1;
wire   [1:0] tmp_2_fu_471_p3;
wire   [11:0] p_assign_4_0_1_i_fu_483_p2;
wire   [0:0] tmp_97_0_1_i_fu_489_p2;
wire   [1:0] tmp_8_fu_494_p1;
wire   [1:0] tmp_5_fu_498_p3;
wire   [11:0] p_assign_4_0_2_i_fu_510_p2;
wire   [0:0] tmp_97_0_2_i_fu_516_p2;
wire   [1:0] tmp_23_fu_521_p1;
wire   [1:0] tmp_4_fu_525_p3;
wire   [9:0] tmp_24_fu_552_p4;
wire   [11:0] tmp_21_cast_i_cast_fu_537_p1;
wire   [11:0] ImagLoc_x_i_fu_568_p2;
wire   [0:0] tmp_26_fu_578_p3;
wire   [0:0] tmp_39_i_fu_592_p2;
wire   [0:0] rev_fu_586_p2;
wire   [0:0] tmp_27_fu_603_p3;
wire   [10:0] tmp_25_fu_574_p1;
wire   [10:0] p_assign_1_i_fu_611_p3;
wire   [1:0] tmp_28_fu_626_p1;
wire   [0:0] icmp1_fu_562_p2;
wire   [7:0] tmp_s_fu_663_p5;
wire   [7:0] tmp_1_fu_681_p5;
wire   [7:0] tmp_10_fu_699_p5;
wire   [7:0] tmp_11_fu_732_p5;
wire   [7:0] tmp_12_fu_750_p5;
wire   [7:0] tmp_13_fu_768_p5;
wire   [7:0] tmp_14_fu_795_p5;
wire   [7:0] tmp_15_fu_813_p5;
wire   [7:0] tmp_16_fu_831_p5;
wire   [7:0] tmp_17_fu_864_p5;
wire   [7:0] tmp_18_fu_882_p5;
wire   [7:0] tmp_19_fu_900_p5;
wire   [0:0] tmp_114_0_0_1_i_fu_924_p2;
wire   [7:0] temp_0_i_i_i_059_i_i_1_0_0_1_s_fu_930_p3;
wire   [0:0] tmp_114_0_0_2_i_fu_938_p2;
wire   [0:0] tmp_114_1_0_1_i_fu_956_p2;
wire   [7:0] temp_0_i_i_i_059_i_i_1_1_0_1_s_fu_962_p3;
wire   [0:0] tmp_114_1_0_2_i_fu_970_p2;
wire   [0:0] tmp_114_0_1_i_fu_1012_p2;
wire   [7:0] temp_0_i_i_i_059_i_i_1_0_1_i_fu_1017_p3;
wire   [0:0] tmp_114_0_1_1_i_fu_1024_p2;
wire   [0:0] tmp_114_1_1_i_fu_1049_p2;
wire   [7:0] temp_0_i_i_i_059_i_i_1_1_1_i_fu_1054_p3;
wire   [0:0] tmp_114_1_1_1_i_fu_1061_p2;
wire   [7:0] temp_0_i_i_i_059_i_i_1_0_1_2_s_fu_1110_p3;
wire   [0:0] tmp_114_0_2_i_fu_1115_p2;
wire   [7:0] temp_0_i_i_i_059_i_i_1_0_2_i_fu_1121_p3;
wire   [0:0] tmp_114_0_2_1_i_fu_1129_p2;
wire   [7:0] temp_0_i_i_i_059_i_i_1_1_1_2_s_fu_1149_p3;
wire   [0:0] tmp_114_1_2_i_fu_1154_p2;
wire   [7:0] temp_0_i_i_i_059_i_i_1_1_2_i_fu_1160_p3;
wire   [0:0] tmp_114_1_2_1_i_fu_1168_p2;
wire   [0:0] tmp_114_0_2_2_i_fu_1206_p2;
wire   [0:0] tmp_114_1_2_2_i_fu_1217_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_sig_bdd_977;
reg    ap_sig_bdd_979;
reg    ap_sig_bdd_976;


image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_3_address0 ),
    .ce0( k_buf_0_val_3_ce0 ),
    .q0( k_buf_0_val_3_q0 ),
    .address1( k_buf_0_val_3_address1 ),
    .ce1( k_buf_0_val_3_ce1 ),
    .we1( k_buf_0_val_3_we1 ),
    .d1( k_buf_0_val_3_d1 )
);

image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_4_address0 ),
    .ce0( k_buf_0_val_4_ce0 ),
    .q0( k_buf_0_val_4_q0 ),
    .address1( k_buf_0_val_4_address1 ),
    .ce1( k_buf_0_val_4_ce1 ),
    .we1( k_buf_0_val_4_we1 ),
    .d1( k_buf_0_val_4_d1 )
);

image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_5_address0 ),
    .ce0( k_buf_0_val_5_ce0 ),
    .q0( k_buf_0_val_5_q0 ),
    .address1( k_buf_0_val_5_address1 ),
    .ce1( k_buf_0_val_5_ce1 ),
    .we1( k_buf_0_val_5_we1 ),
    .d1( k_buf_0_val_5_d1 )
);

image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_3_address0 ),
    .ce0( k_buf_1_val_3_ce0 ),
    .q0( k_buf_1_val_3_q0 ),
    .address1( k_buf_1_val_3_address1 ),
    .ce1( k_buf_1_val_3_ce1 ),
    .we1( k_buf_1_val_3_we1 ),
    .d1( k_buf_1_val_3_d1 )
);

image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_4_address0 ),
    .ce0( k_buf_1_val_4_ce0 ),
    .q0( k_buf_1_val_4_q0 ),
    .address1( k_buf_1_val_4_address1 ),
    .ce1( k_buf_1_val_4_ce1 ),
    .we1( k_buf_1_val_4_we1 ),
    .d1( k_buf_1_val_4_d1 )
);

image_filter_Erode_16_16_1080_1920_s_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_5_address0 ),
    .ce0( k_buf_1_val_5_ce0 ),
    .q0( k_buf_1_val_5_q0 ),
    .address1( k_buf_1_val_5_address1 ),
    .ce1( k_buf_1_val_5_ce1 ),
    .we1( k_buf_1_val_5_we1 ),
    .d1( k_buf_1_val_5_d1 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U12(
    .din1( right_border_buf_0_val_0_0_fu_166 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_reg_ppstg_col_assign_1_i_reg_1480_pp0_it1 ),
    .dout( tmp_s_fu_663_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U13(
    .din1( right_border_buf_0_val_1_0_fu_178 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_reg_ppstg_col_assign_1_i_reg_1480_pp0_it1 ),
    .dout( tmp_1_fu_681_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U14(
    .din1( right_border_buf_0_val_2_0_fu_186 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_reg_ppstg_col_assign_1_i_reg_1480_pp0_it1 ),
    .dout( tmp_10_fu_699_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U15(
    .din1( col_buf_0_val_0_0_fu_674_p3 ),
    .din2( col_buf_0_val_1_0_fu_692_p3 ),
    .din3( col_buf_0_val_2_0_fu_710_p3 ),
    .din4( row_assign_7_0_i_reg_1444 ),
    .dout( tmp_11_fu_732_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U16(
    .din1( col_buf_0_val_0_0_fu_674_p3 ),
    .din2( col_buf_0_val_1_0_fu_692_p3 ),
    .din3( col_buf_0_val_2_0_fu_710_p3 ),
    .din4( row_assign_7_0_1_t_i_reg_1450 ),
    .dout( tmp_12_fu_750_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U17(
    .din1( col_buf_0_val_0_0_fu_674_p3 ),
    .din2( col_buf_0_val_1_0_fu_692_p3 ),
    .din3( col_buf_0_val_2_0_fu_710_p3 ),
    .din4( row_assign_7_0_2_t_i_reg_1456 ),
    .dout( tmp_13_fu_768_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U18(
    .din1( right_border_buf_1_val_0_0_fu_182 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_reg_ppstg_col_assign_1_i_reg_1480_pp0_it1 ),
    .dout( tmp_14_fu_795_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U19(
    .din1( right_border_buf_1_val_1_0_fu_174 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_reg_ppstg_col_assign_1_i_reg_1480_pp0_it1 ),
    .dout( tmp_15_fu_813_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U20(
    .din1( right_border_buf_1_val_2_0_fu_170 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_reg_ppstg_col_assign_1_i_reg_1480_pp0_it1 ),
    .dout( tmp_16_fu_831_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U21(
    .din1( col_buf_1_val_0_0_fu_806_p3 ),
    .din2( col_buf_1_val_1_0_fu_824_p3 ),
    .din3( col_buf_1_val_2_0_fu_842_p3 ),
    .din4( row_assign_7_0_i_reg_1444 ),
    .dout( tmp_17_fu_864_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U22(
    .din1( col_buf_1_val_0_0_fu_806_p3 ),
    .din2( col_buf_1_val_1_0_fu_824_p3 ),
    .din3( col_buf_1_val_2_0_fu_842_p3 ),
    .din4( row_assign_7_0_1_t_i_reg_1450 ),
    .dout( tmp_18_fu_882_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U23(
    .din1( col_buf_1_val_0_0_fu_806_p3 ),
    .din2( col_buf_1_val_1_0_fu_824_p3 ),
    .din3( col_buf_1_val_2_0_fu_842_p3 ),
    .din4( row_assign_7_0_2_t_i_reg_1456 ),
    .dout( tmp_19_fu_900_p5 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond1_fu_401_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == exitcond_fu_541_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_401_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == exitcond_fu_541_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_401_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == exitcond_fu_541_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_401_p2))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_4)) begin
        p_014_0_i_i_i_reg_333 <= i_V_reg_1407;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_2_i_phi_fu_326_p4 == ap_const_lv1_0))) begin
        p_014_0_i_i_i_reg_333 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == exitcond_fu_541_p2))) begin
        p_027_0_i_i_i_reg_344 <= j_V_fu_546_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_401_p2))) begin
        p_027_0_i_i_i_reg_344 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_56)) begin
        tmp_2_i_reg_322 <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_2_i_phi_fu_326_p4 == ap_const_lv1_0))) begin
        tmp_2_i_reg_322 <= not_tmp_2_i_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        ap_reg_ppstg_brmerge_0_i_reg_1490_pp0_it1 <= brmerge_0_i_reg_1490;
        ap_reg_ppstg_col_assign_1_i_reg_1480_pp0_it1 <= col_assign_1_i_reg_1480;
        ap_reg_ppstg_exitcond_reg_1462_pp0_it1 <= exitcond_reg_1462;
        ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 <= or_cond_i_i_i_i_reg_1471;
        ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it1 <= or_cond_i_i_i_reg_1500;
        exitcond_reg_1462 <= exitcond_fu_541_p2;
        k_buf_0_val_3_addr_reg_1504 <= tmp_55_0_i_fu_645_p1;
        k_buf_0_val_4_addr_reg_1510 <= tmp_55_0_i_fu_645_p1;
        k_buf_0_val_5_addr_reg_1516 <= tmp_55_0_i_fu_645_p1;
        k_buf_1_val_3_addr_reg_1522 <= tmp_55_0_i_fu_645_p1;
        k_buf_1_val_4_addr_reg_1528 <= tmp_55_0_i_fu_645_p1;
        k_buf_1_val_5_addr_reg_1534 <= tmp_55_0_i_fu_645_p1;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
        ap_reg_ppstg_exitcond_reg_1462_pp0_it2 <= ap_reg_ppstg_exitcond_reg_1462_pp0_it1;
        ap_reg_ppstg_exitcond_reg_1462_pp0_it3 <= ap_reg_ppstg_exitcond_reg_1462_pp0_it2;
        ap_reg_ppstg_exitcond_reg_1462_pp0_it4 <= ap_reg_ppstg_exitcond_reg_1462_pp0_it3;
        ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it2 <= ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it1;
        ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it3 <= ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it2;
        ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it4 <= ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it3;
        ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it5 <= ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it3 <= src_kernel_win_0_val_0_0_reg_1540;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1547_pp0_it3 <= src_kernel_win_0_val_1_0_reg_1547;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1547_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1547_pp0_it3;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it3 <= src_kernel_win_1_val_0_0_reg_1561;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it4 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it3;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it5 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it4;
        ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_1568_pp0_it3 <= src_kernel_win_1_val_1_0_reg_1568;
        ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_1568_pp0_it4 <= ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_1568_pp0_it3;
        src_kernel_win_0_val_0_0_reg_1540 <= src_kernel_win_0_val_0_0_fu_743_p3;
        src_kernel_win_0_val_1_0_reg_1547 <= src_kernel_win_0_val_1_0_fu_761_p3;
        src_kernel_win_0_val_2_0_reg_1554 <= src_kernel_win_0_val_2_0_fu_779_p3;
        src_kernel_win_1_val_0_0_reg_1561 <= src_kernel_win_1_val_0_0_fu_875_p3;
        src_kernel_win_1_val_1_0_reg_1568 <= src_kernel_win_1_val_1_0_fu_893_p3;
        src_kernel_win_1_val_2_0_reg_1575 <= src_kernel_win_1_val_2_0_fu_911_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == exitcond_fu_541_p2))) begin
        brmerge_0_i_reg_1490 <= brmerge_0_i_fu_635_p2;
        col_assign_1_i_reg_1480 <= col_assign_1_i_fu_630_p2;
        or_cond_i_i_i_i_reg_1471 <= or_cond_i_i_i_i_fu_597_p2;
        or_cond_i_i_i_reg_1500 <= or_cond_i_i_i_fu_640_p2;
        x_i_reg_1475 <= x_i_fu_618_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_1407 <= i_V_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_401_p2))) begin
        icmp_reg_1421 <= icmp_fu_433_p2;
        row_assign_7_0_1_t_i_reg_1450 <= row_assign_7_0_1_t_i_fu_505_p2;
        row_assign_7_0_2_t_i_reg_1456 <= row_assign_7_0_2_t_i_fu_532_p2;
        row_assign_7_0_i_reg_1444 <= row_assign_7_0_i_fu_478_p2;
        tmp_20_i_reg_1412 <= tmp_20_i_fu_412_p2;
        tmp_33_not_0_i_reg_1416 <= tmp_33_not_0_i_fu_417_p2;
        tmp_70_0_2_i_reg_1430 <= tmp_70_0_2_i_fu_445_p2;
        tmp_70_0_i_reg_1426 <= tmp_70_0_i_fu_439_p2;
        tmp_92_0_i_reg_1434 <= tmp_92_0_i_fu_451_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        right_border_buf_0_val_0_0_fu_166 <= col_buf_0_val_0_0_fu_674_p3;
        right_border_buf_0_val_1_0_fu_178 <= col_buf_0_val_1_0_fu_692_p3;
        right_border_buf_0_val_2_0_fu_186 <= col_buf_0_val_2_0_fu_710_p3;
        right_border_buf_1_val_0_0_fu_182 <= col_buf_1_val_0_0_fu_806_p3;
        right_border_buf_1_val_1_0_fu_174 <= col_buf_1_val_1_0_fu_824_p3;
        right_border_buf_1_val_2_0_fu_170 <= col_buf_1_val_2_0_fu_842_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1462_pp0_it4))) begin
        src_kernel_win_0_val_0_1_1_fu_122 <= src_kernel_win_0_val_0_1_fu_118;
        src_kernel_win_0_val_0_1_fu_118 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it4;
        src_kernel_win_1_val_0_1_1_fu_146 <= src_kernel_win_1_val_0_1_fu_142;
        src_kernel_win_1_val_0_1_fu_142 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1462_pp0_it3))) begin
        src_kernel_win_0_val_1_1_1_fu_130 <= src_kernel_win_0_val_1_1_fu_126;
        src_kernel_win_0_val_1_1_fu_126 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1547_pp0_it3;
        src_kernel_win_1_val_1_1_1_fu_154 <= src_kernel_win_1_val_1_1_fu_150;
        src_kernel_win_1_val_1_1_fu_150 <= ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_1568_pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1462_pp0_it2))) begin
        src_kernel_win_0_val_2_1_1_fu_138 <= src_kernel_win_0_val_2_1_fu_134;
        src_kernel_win_0_val_2_1_fu_134 <= src_kernel_win_0_val_2_0_reg_1554;
        src_kernel_win_1_val_2_1_1_fu_162 <= src_kernel_win_1_val_2_1_fu_158;
        src_kernel_win_1_val_2_1_fu_158 <= src_kernel_win_1_val_2_0_reg_1575;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it2))) begin
        temp_0_i_i_i_059_i_i_1_0_0_2_s_reg_1582 <= temp_0_i_i_i_059_i_i_1_0_0_2_s_fu_943_p3;
        temp_0_i_i_i_059_i_i_1_1_0_2_s_reg_1588 <= temp_0_i_i_i_059_i_i_1_1_0_2_s_fu_975_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it3))) begin
        temp_0_i_i_i_059_i_i_1_0_1_1_s_reg_1594 <= temp_0_i_i_i_059_i_i_1_0_1_1_s_fu_1030_p3;
        temp_0_i_i_i_059_i_i_1_1_1_1_s_reg_1604 <= temp_0_i_i_i_059_i_i_1_1_1_1_s_fu_1067_p3;
        tmp_114_0_1_2_i_reg_1599 <= tmp_114_0_1_2_i_fu_1038_p2;
        tmp_114_1_1_2_i_reg_1609 <= tmp_114_1_1_2_i_fu_1075_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it4))) begin
        temp_0_i_i_i_059_i_i_1_0_2_1_s_reg_1614 <= temp_0_i_i_i_059_i_i_1_0_2_1_s_fu_1135_p3;
        temp_0_i_i_i_059_i_i_1_1_2_1_s_reg_1620 <= temp_0_i_i_i_059_i_i_1_1_2_1_s_fu_1174_p3;
    end
end

always @ (ap_done_reg or exitcond1_fu_401_p2 or ap_sig_cseq_ST_st3_fsm_2) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond1_fu_401_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond1_fu_401_p2 or ap_sig_cseq_ST_st3_fsm_2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond1_fu_401_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_127) begin
    if (ap_sig_bdd_127) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_352) begin
    if (ap_sig_bdd_352) begin
        ap_sig_cseq_ST_st11_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_24) begin
    if (ap_sig_bdd_24) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72) begin
    if (ap_sig_bdd_72) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_96) begin
    if (ap_sig_bdd_96) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_0_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_2_i_reg_1430 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_2_i_reg_1430)))) begin
        k_buf_0_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_2_i_reg_1430 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_2_i_reg_1430)))) begin
        k_buf_0_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_0_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_i_reg_1426 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_i_reg_1426)))) begin
        k_buf_0_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_0_V_dout or k_buf_0_val_3_q0 or ap_sig_bdd_977 or ap_sig_bdd_979 or ap_sig_bdd_976) begin
    if (ap_sig_bdd_976) begin
        if (ap_sig_bdd_979) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if (ap_sig_bdd_977) begin
            k_buf_0_val_4_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_i_reg_1426 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_i_reg_1426)))) begin
        k_buf_0_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_0_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_i_reg_1426 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_i_reg_1426)))) begin
        k_buf_0_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_0_V_dout or k_buf_0_val_4_q0 or ap_sig_bdd_977 or ap_sig_bdd_979 or ap_sig_bdd_976) begin
    if (ap_sig_bdd_976) begin
        if (ap_sig_bdd_979) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if (ap_sig_bdd_977) begin
            k_buf_0_val_5_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_i_reg_1426 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_i_reg_1426)))) begin
        k_buf_0_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_1_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_2_i_reg_1430 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_2_i_reg_1430)))) begin
        k_buf_1_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_2_i_reg_1430 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_2_i_reg_1430)))) begin
        k_buf_1_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_1_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_i_reg_1426 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_i_reg_1426)))) begin
        k_buf_1_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_1_V_dout or k_buf_1_val_3_q0 or ap_sig_bdd_977 or ap_sig_bdd_979 or ap_sig_bdd_976) begin
    if (ap_sig_bdd_976) begin
        if (ap_sig_bdd_979) begin
            k_buf_1_val_4_d1 = k_buf_1_val_3_q0;
        end else if (ap_sig_bdd_977) begin
            k_buf_1_val_4_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_4_d1 = 'bx;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_i_reg_1426 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_i_reg_1426)))) begin
        k_buf_1_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        k_buf_1_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_i_reg_1426 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_i_reg_1426)))) begin
        k_buf_1_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_1_V_dout or k_buf_1_val_4_q0 or ap_sig_bdd_977 or ap_sig_bdd_979 or ap_sig_bdd_976) begin
    if (ap_sig_bdd_976) begin
        if (ap_sig_bdd_979) begin
            k_buf_1_val_5_d1 = k_buf_1_val_4_q0;
        end else if (ap_sig_bdd_977) begin
            k_buf_1_val_5_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_5_d1 = 'bx;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or tmp_70_0_i_reg_1426 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == tmp_70_0_i_reg_1426)))) begin
        k_buf_1_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it5 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it5 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

always @ (tmp_20_i_reg_1412 or icmp_reg_1421 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_56 or tmp_2_i_phi_fu_326_p4 or exitcond1_fu_401_p2 or exitcond_fu_541_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_172 or ap_reg_ppiten_pp0_it6) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_56) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(tmp_2_i_phi_fu_326_p4 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_401_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == exitcond_fu_541_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_172 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) & ~(ap_const_lv1_0 == exitcond_fu_541_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st11_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_st11_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_i_fu_568_p2 = ($signed(ap_const_lv12_FFF) + $signed(tmp_21_cast_i_cast_fu_537_p1));


always @ (ap_CS_fsm) begin
    ap_sig_bdd_127 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or tmp_20_i_reg_1412 or icmp_reg_1421 or ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) begin
    ap_sig_bdd_153 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421)) | ((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_lv1_0 == icmp_reg_1421) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)));
end


always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it5) begin
    ap_sig_bdd_172 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it5)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1500_pp0_it5) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_24 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_352 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_56 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_72 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_96 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_976 = (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i_reg_1471_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (icmp_reg_1421 or tmp_70_0_i_reg_1426) begin
    ap_sig_bdd_977 = ((ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_70_0_i_reg_1426));
end


always @ (tmp_20_i_reg_1412 or icmp_reg_1421) begin
    ap_sig_bdd_979 = (~(ap_const_lv1_0 == icmp_reg_1421) & ~(ap_const_lv1_0 == tmp_20_i_reg_1412));
end

assign brmerge_0_i_fu_635_p2 = (tmp_39_i_fu_592_p2 | tmp_33_not_0_i_reg_1416);

assign col_assign_1_i_fu_630_p2 = (tmp_fu_384_p1 - tmp_28_fu_626_p1);

assign col_buf_0_val_0_0_fu_674_p3 = ((ap_reg_ppstg_brmerge_0_i_reg_1490_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_s_fu_663_p5);

assign col_buf_0_val_1_0_fu_692_p3 = ((ap_reg_ppstg_brmerge_0_i_reg_1490_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_1_fu_681_p5);

assign col_buf_0_val_2_0_fu_710_p3 = ((ap_reg_ppstg_brmerge_0_i_reg_1490_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_10_fu_699_p5);

assign col_buf_1_val_0_0_fu_806_p3 = ((ap_reg_ppstg_brmerge_0_i_reg_1490_pp0_it1[0:0] === 1'b1) ? k_buf_1_val_3_q0 : tmp_14_fu_795_p5);

assign col_buf_1_val_1_0_fu_824_p3 = ((ap_reg_ppstg_brmerge_0_i_reg_1490_pp0_it1[0:0] === 1'b1) ? k_buf_1_val_4_q0 : tmp_15_fu_813_p5);

assign col_buf_1_val_2_0_fu_842_p3 = ((ap_reg_ppstg_brmerge_0_i_reg_1490_pp0_it1[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_16_fu_831_p5);

assign cols_assign_cast_i_cast_fu_359_p1 = cols;

assign exitcond1_fu_401_p2 = (p_014_0_i_i_i_reg_333 == heightloop_fu_369_p2? 1'b1: 1'b0);

assign exitcond_fu_541_p2 = (p_027_0_i_i_i_reg_344 == widthloop_fu_374_p2? 1'b1: 1'b0);

assign heightloop_fu_369_p2 = (ap_const_lv11_2 + rows);

assign i_V_fu_406_p2 = (p_014_0_i_i_i_reg_333 + ap_const_lv11_1);

assign icmp1_fu_562_p2 = (tmp_24_fu_552_p4 != ap_const_lv10_0? 1'b1: 1'b0);

assign icmp_fu_433_p2 = (tmp_6_fu_423_p4 != ap_const_lv10_0? 1'b1: 1'b0);

assign j_V_fu_546_p2 = (p_027_0_i_i_i_reg_344 + ap_const_lv11_1);

assign k_buf_0_val_3_address0 = tmp_55_0_i_fu_645_p1;

assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_1504;

assign k_buf_0_val_3_d1 = p_src_data_stream_0_V_dout;

assign k_buf_0_val_4_address0 = tmp_55_0_i_fu_645_p1;

assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_1510;

assign k_buf_0_val_5_address0 = tmp_55_0_i_fu_645_p1;

assign k_buf_0_val_5_address1 = k_buf_0_val_5_addr_reg_1516;

assign k_buf_1_val_3_address0 = tmp_55_0_i_fu_645_p1;

assign k_buf_1_val_3_address1 = k_buf_1_val_3_addr_reg_1522;

assign k_buf_1_val_3_d1 = p_src_data_stream_1_V_dout;

assign k_buf_1_val_4_address0 = tmp_55_0_i_fu_645_p1;

assign k_buf_1_val_4_address1 = k_buf_1_val_4_addr_reg_1528;

assign k_buf_1_val_5_address0 = tmp_55_0_i_fu_645_p1;

assign k_buf_1_val_5_address1 = k_buf_1_val_5_addr_reg_1534;

assign not_tmp_2_i_fu_363_p2 = (tmp_2_i_reg_322 ^ ap_const_lv1_1);

assign or_cond_i_i_i_fu_640_p2 = (icmp_reg_1421 & icmp1_fu_562_p2);

assign or_cond_i_i_i_i_fu_597_p2 = (tmp_39_i_fu_592_p2 & rev_fu_586_p2);

assign p_assign_1_i_fu_611_p3 = ((tmp_27_fu_603_p3[0:0] === 1'b1) ? ap_const_lv11_0 : tmp_16_i_fu_379_p2);

assign p_assign_4_0_1_i_fu_483_p2 = ($signed(ap_const_lv12_FFE) + $signed(tmp_17_cast_i_cast_fu_397_p1));

assign p_assign_4_0_2_i_fu_510_p2 = ($signed(ap_const_lv12_FFD) + $signed(tmp_17_cast_i_cast_fu_397_p1));

assign p_assign_cast_i_fu_391_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_3_fu_388_p1));

assign p_dst_data_stream_0_V_din = ((tmp_114_0_2_2_i_fu_1206_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it5 : temp_0_i_i_i_059_i_i_1_0_2_1_s_reg_1614);

assign p_dst_data_stream_1_V_din = ((tmp_114_1_2_2_i_fu_1217_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it5 : temp_0_i_i_i_059_i_i_1_1_2_1_s_reg_1620);

assign rev_fu_586_p2 = (tmp_26_fu_578_p3 ^ ap_const_lv1_1);

assign row_assign_7_0_1_t_i_fu_505_p2 = (p_assign_cast_i_fu_391_p2 - tmp_5_fu_498_p3);

assign row_assign_7_0_2_t_i_fu_532_p2 = (p_assign_cast_i_fu_391_p2 - tmp_4_fu_525_p3);

assign row_assign_7_0_i_fu_478_p2 = (p_assign_cast_i_fu_391_p2 - tmp_2_fu_471_p3);

assign rows_assign_cast_i_cast_fu_355_p1 = rows;

assign src_kernel_win_0_val_0_0_fu_743_p3 = ((tmp_92_0_i_reg_1434[0:0] === 1'b1) ? tmp_11_fu_732_p5 : col_buf_0_val_0_0_fu_674_p3);

assign src_kernel_win_0_val_1_0_fu_761_p3 = ((tmp_92_0_i_reg_1434[0:0] === 1'b1) ? tmp_12_fu_750_p5 : col_buf_0_val_1_0_fu_692_p3);

assign src_kernel_win_0_val_2_0_fu_779_p3 = ((tmp_92_0_i_reg_1434[0:0] === 1'b1) ? tmp_13_fu_768_p5 : col_buf_0_val_2_0_fu_710_p3);

assign src_kernel_win_1_val_0_0_fu_875_p3 = ((tmp_92_0_i_reg_1434[0:0] === 1'b1) ? tmp_17_fu_864_p5 : col_buf_1_val_0_0_fu_806_p3);

assign src_kernel_win_1_val_1_0_fu_893_p3 = ((tmp_92_0_i_reg_1434[0:0] === 1'b1) ? tmp_18_fu_882_p5 : col_buf_1_val_1_0_fu_824_p3);

assign src_kernel_win_1_val_2_0_fu_911_p3 = ((tmp_92_0_i_reg_1434[0:0] === 1'b1) ? tmp_19_fu_900_p5 : col_buf_1_val_2_0_fu_842_p3);

assign temp_0_i_i_i_059_i_i_1_0_0_1_s_fu_930_p3 = ((tmp_114_0_0_1_i_fu_924_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_1_fu_134 : src_kernel_win_0_val_2_1_1_fu_138);

assign temp_0_i_i_i_059_i_i_1_0_0_2_s_fu_943_p3 = ((tmp_114_0_0_2_i_fu_938_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_0_reg_1554 : temp_0_i_i_i_059_i_i_1_0_0_1_s_fu_930_p3);

assign temp_0_i_i_i_059_i_i_1_0_1_1_s_fu_1030_p3 = ((tmp_114_0_1_1_i_fu_1024_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_1_fu_126 : temp_0_i_i_i_059_i_i_1_0_1_i_fu_1017_p3);

assign temp_0_i_i_i_059_i_i_1_0_1_2_s_fu_1110_p3 = ((tmp_114_0_1_2_i_reg_1599[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1547_pp0_it4 : temp_0_i_i_i_059_i_i_1_0_1_1_s_reg_1594);

assign temp_0_i_i_i_059_i_i_1_0_1_i_fu_1017_p3 = ((tmp_114_0_1_i_fu_1012_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_1_1_fu_130 : temp_0_i_i_i_059_i_i_1_0_0_2_s_reg_1582);

assign temp_0_i_i_i_059_i_i_1_0_2_1_s_fu_1135_p3 = ((tmp_114_0_2_1_i_fu_1129_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_1_fu_118 : temp_0_i_i_i_059_i_i_1_0_2_i_fu_1121_p3);

assign temp_0_i_i_i_059_i_i_1_0_2_i_fu_1121_p3 = ((tmp_114_0_2_i_fu_1115_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_1_1_fu_122 : temp_0_i_i_i_059_i_i_1_0_1_2_s_fu_1110_p3);

assign temp_0_i_i_i_059_i_i_1_1_0_1_s_fu_962_p3 = ((tmp_114_1_0_1_i_fu_956_p2[0:0] === 1'b1) ? src_kernel_win_1_val_2_1_fu_158 : src_kernel_win_1_val_2_1_1_fu_162);

assign temp_0_i_i_i_059_i_i_1_1_0_2_s_fu_975_p3 = ((tmp_114_1_0_2_i_fu_970_p2[0:0] === 1'b1) ? src_kernel_win_1_val_2_0_reg_1575 : temp_0_i_i_i_059_i_i_1_1_0_1_s_fu_962_p3);

assign temp_0_i_i_i_059_i_i_1_1_1_1_s_fu_1067_p3 = ((tmp_114_1_1_1_i_fu_1061_p2[0:0] === 1'b1) ? src_kernel_win_1_val_1_1_fu_150 : temp_0_i_i_i_059_i_i_1_1_1_i_fu_1054_p3);

assign temp_0_i_i_i_059_i_i_1_1_1_2_s_fu_1149_p3 = ((tmp_114_1_1_2_i_reg_1609[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_1568_pp0_it4 : temp_0_i_i_i_059_i_i_1_1_1_1_s_reg_1604);

assign temp_0_i_i_i_059_i_i_1_1_1_i_fu_1054_p3 = ((tmp_114_1_1_i_fu_1049_p2[0:0] === 1'b1) ? src_kernel_win_1_val_1_1_1_fu_154 : temp_0_i_i_i_059_i_i_1_1_0_2_s_reg_1588);

assign temp_0_i_i_i_059_i_i_1_1_2_1_s_fu_1174_p3 = ((tmp_114_1_2_1_i_fu_1168_p2[0:0] === 1'b1) ? src_kernel_win_1_val_0_1_fu_142 : temp_0_i_i_i_059_i_i_1_1_2_i_fu_1160_p3);

assign temp_0_i_i_i_059_i_i_1_1_2_i_fu_1160_p3 = ((tmp_114_1_2_i_fu_1154_p2[0:0] === 1'b1) ? src_kernel_win_1_val_0_1_1_fu_146 : temp_0_i_i_i_059_i_i_1_1_1_2_s_fu_1149_p3);

assign tmp_114_0_0_1_i_fu_924_p2 = (src_kernel_win_0_val_2_1_fu_134 < src_kernel_win_0_val_2_1_1_fu_138? 1'b1: 1'b0);

assign tmp_114_0_0_2_i_fu_938_p2 = (src_kernel_win_0_val_2_0_reg_1554 < temp_0_i_i_i_059_i_i_1_0_0_1_s_fu_930_p3? 1'b1: 1'b0);

assign tmp_114_0_1_1_i_fu_1024_p2 = (src_kernel_win_0_val_1_1_fu_126 < temp_0_i_i_i_059_i_i_1_0_1_i_fu_1017_p3? 1'b1: 1'b0);

assign tmp_114_0_1_2_i_fu_1038_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_1547_pp0_it3 < temp_0_i_i_i_059_i_i_1_0_1_1_s_fu_1030_p3? 1'b1: 1'b0);

assign tmp_114_0_1_i_fu_1012_p2 = (src_kernel_win_0_val_1_1_1_fu_130 < temp_0_i_i_i_059_i_i_1_0_0_2_s_reg_1582? 1'b1: 1'b0);

assign tmp_114_0_2_1_i_fu_1129_p2 = (src_kernel_win_0_val_0_1_fu_118 < temp_0_i_i_i_059_i_i_1_0_2_i_fu_1121_p3? 1'b1: 1'b0);

assign tmp_114_0_2_2_i_fu_1206_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_1540_pp0_it5 < temp_0_i_i_i_059_i_i_1_0_2_1_s_reg_1614? 1'b1: 1'b0);

assign tmp_114_0_2_i_fu_1115_p2 = (src_kernel_win_0_val_0_1_1_fu_122 < temp_0_i_i_i_059_i_i_1_0_1_2_s_fu_1110_p3? 1'b1: 1'b0);

assign tmp_114_1_0_1_i_fu_956_p2 = (src_kernel_win_1_val_2_1_fu_158 < src_kernel_win_1_val_2_1_1_fu_162? 1'b1: 1'b0);

assign tmp_114_1_0_2_i_fu_970_p2 = (src_kernel_win_1_val_2_0_reg_1575 < temp_0_i_i_i_059_i_i_1_1_0_1_s_fu_962_p3? 1'b1: 1'b0);

assign tmp_114_1_1_1_i_fu_1061_p2 = (src_kernel_win_1_val_1_1_fu_150 < temp_0_i_i_i_059_i_i_1_1_1_i_fu_1054_p3? 1'b1: 1'b0);

assign tmp_114_1_1_2_i_fu_1075_p2 = (ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_1568_pp0_it3 < temp_0_i_i_i_059_i_i_1_1_1_1_s_fu_1067_p3? 1'b1: 1'b0);

assign tmp_114_1_1_i_fu_1049_p2 = (src_kernel_win_1_val_1_1_1_fu_154 < temp_0_i_i_i_059_i_i_1_1_0_2_s_reg_1588? 1'b1: 1'b0);

assign tmp_114_1_2_1_i_fu_1168_p2 = (src_kernel_win_1_val_0_1_fu_142 < temp_0_i_i_i_059_i_i_1_1_2_i_fu_1160_p3? 1'b1: 1'b0);

assign tmp_114_1_2_2_i_fu_1217_p2 = (ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_1561_pp0_it5 < temp_0_i_i_i_059_i_i_1_1_2_1_s_reg_1620? 1'b1: 1'b0);

assign tmp_114_1_2_i_fu_1154_p2 = (src_kernel_win_1_val_0_1_1_fu_146 < temp_0_i_i_i_059_i_i_1_1_1_2_s_fu_1149_p3? 1'b1: 1'b0);

assign tmp_16_i_fu_379_p2 = ($signed(ap_const_lv11_7FF) + $signed(cols));

assign tmp_17_cast_i_cast_fu_397_p1 = p_014_0_i_i_i_reg_333;

assign tmp_20_i_fu_412_p2 = (p_014_0_i_i_i_reg_333 < rows? 1'b1: 1'b0);

assign tmp_21_cast_i_cast_fu_537_p1 = p_027_0_i_i_i_reg_344;

assign tmp_23_fu_521_p1 = p_assign_4_0_2_i_fu_510_p2[1:0];

assign tmp_24_fu_552_p4 = {{p_027_0_i_i_i_reg_344[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_25_fu_574_p1 = ImagLoc_x_i_fu_568_p2[10:0];

assign tmp_26_fu_578_p3 = ImagLoc_x_i_fu_568_p2[ap_const_lv32_B];

assign tmp_27_fu_603_p3 = ImagLoc_x_i_fu_568_p2[ap_const_lv32_B];

assign tmp_28_fu_626_p1 = x_i_fu_618_p3[1:0];

assign tmp_2_fu_471_p3 = ((tmp_97_0_i_fu_462_p2[0:0] === 1'b1) ? tmp_7_fu_467_p1 : p_assign_cast_i_fu_391_p2);

assign tmp_2_i_phi_fu_326_p4 = tmp_2_i_reg_322;

assign tmp_33_not_0_i_fu_417_p2 = (tmp_20_i_fu_412_p2 ^ ap_const_lv1_1);

assign tmp_39_i_fu_592_p2 = ($signed(ImagLoc_x_i_fu_568_p2) < $signed(cols_assign_cast_i_cast_fu_359_p1)? 1'b1: 1'b0);

assign tmp_3_fu_388_p1 = rows[1:0];

assign tmp_4_fu_525_p3 = ((tmp_97_0_2_i_fu_516_p2[0:0] === 1'b1) ? tmp_23_fu_521_p1 : p_assign_cast_i_fu_391_p2);

assign tmp_55_0_i_fu_645_p1 = x_i_reg_1475;

assign tmp_5_fu_498_p3 = ((tmp_97_0_1_i_fu_489_p2[0:0] === 1'b1) ? tmp_8_fu_494_p1 : p_assign_cast_i_fu_391_p2);

assign tmp_6_fu_423_p4 = {{p_014_0_i_i_i_reg_333[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_70_0_2_i_fu_445_p2 = (p_014_0_i_i_i_reg_333 == ap_const_lv11_1? 1'b1: 1'b0);

assign tmp_70_0_i_fu_439_p2 = (p_014_0_i_i_i_reg_333 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_7_fu_467_p1 = tmp_95_0_i_fu_456_p2[1:0];

assign tmp_8_fu_494_p1 = p_assign_4_0_1_i_fu_483_p2[1:0];

assign tmp_92_0_i_fu_451_p2 = (p_014_0_i_i_i_reg_333 > rows? 1'b1: 1'b0);

assign tmp_95_0_i_fu_456_p2 = ($signed(ap_const_lv12_FFF) + $signed(tmp_17_cast_i_cast_fu_397_p1));

assign tmp_97_0_1_i_fu_489_p2 = ($signed(p_assign_4_0_1_i_fu_483_p2) < $signed(rows_assign_cast_i_cast_fu_355_p1)? 1'b1: 1'b0);

assign tmp_97_0_2_i_fu_516_p2 = ($signed(p_assign_4_0_2_i_fu_510_p2) < $signed(rows_assign_cast_i_cast_fu_355_p1)? 1'b1: 1'b0);

assign tmp_97_0_i_fu_462_p2 = ($signed(tmp_95_0_i_fu_456_p2) < $signed(rows_assign_cast_i_cast_fu_355_p1)? 1'b1: 1'b0);

assign tmp_fu_384_p1 = tmp_16_i_fu_379_p2[1:0];

assign widthloop_fu_374_p2 = (ap_const_lv11_2 + cols);

assign x_i_fu_618_p3 = ((or_cond_i_i_i_i_fu_597_p2[0:0] === 1'b1) ? tmp_25_fu_574_p1 : p_assign_1_i_fu_611_p3);


endmodule //image_filter_Erode_16_16_1080_1920_s

