****************************************
Report : Averaged Power
Design : eth_core
Version: K-2015.12-SP1
Date   : Fri Nov 11 15:45:44 2016
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           2.680e-03    0.0000    0.0000 2.680e-03 (93.08%)  i
register                4.367e-05 1.388e-06 3.975e-05 8.481e-05 ( 2.95%)  
combinational           4.416e-05 3.026e-05 3.933e-05 1.138e-04 ( 3.95%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000 6.314e-07    0.0000 6.314e-07 ( 0.02%)  

  Net Switching Power  = 3.228e-05   ( 1.12%)
  Cell Internal Power  = 2.768e-03   (96.13%)
  Cell Leakage Power   = 7.908e-05   ( 2.75%)
                         ---------
Total Power            = 2.879e-03  (100.00%)

1
