/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/canacari_rec_bufferTMR.v                                                      *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:32                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: canacari_rec_buffer.v                                                                  *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-28 18:31:39                                                *
 *           File Size         : 885                                                                *
 *           MD5 hash          : 029983c08ae2e4323f8635d9c3d612a0                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module buffer_rec_canakariTMR(
  input wire  clkA ,
  input wire  clkB ,
  input wire  clkC ,
  input wire [4:0] data_tra_inA ,
  input wire [4:0] data_tra_inB ,
  input wire [4:0] data_tra_inC ,
  input wire  buffer_enA ,
  input wire  buffer_enB ,
  input wire  buffer_enC ,
  input wire  rstA ,
  input wire  rstB ,
  input wire  rstC ,
  output wire [4:0] data_tra_outA ,
  output wire [4:0] data_tra_outB ,
  output wire [4:0] data_tra_outC 
);
reg  [4:0] data_tra_regA ;
reg  [4:0] data_tra_regB ;
reg  [4:0] data_tra_regC ;

always @( posedge clkA or negedge rstA )
  begin
    if (!rstA)
      begin
        data_tra_regA <= 5'd0;
      end
    else
      if (buffer_enA)
        begin
          data_tra_regA <= data_tra_inA;
        end
      else
        begin
          data_tra_regA <= data_tra_regA;
        end
  end

always @( posedge clkB or negedge rstB )
  begin
    if (!rstB)
      begin
        data_tra_regB <= 5'd0;
      end
    else
      if (buffer_enB)
        begin
          data_tra_regB <= data_tra_inB;
        end
      else
        begin
          data_tra_regB <= data_tra_regB;
        end
  end

always @( posedge clkC or negedge rstC )
  begin
    if (!rstC)
      begin
        data_tra_regC <= 5'd0;
      end
    else
      if (buffer_enC)
        begin
          data_tra_regC <= data_tra_inC;
        end
      else
        begin
          data_tra_regC <= data_tra_regC;
        end
  end
assign data_tra_outA =  data_tra_regA;
assign data_tra_outB =  data_tra_regB;
assign data_tra_outC =  data_tra_regC;
endmodule

