// Seed: 67635384
module module_0 (
    id_1,
    module_0,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  inout wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd75
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  input wire id_4;
  inout logic [7:0] id_3;
  input wire _id_2;
  inout wire id_1;
  assign id_3[-1] = 1 < 1 + id_3[id_2];
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [-1 'h0 : 1] id_4;
  logic id_5;
endmodule
