#-----------------------------------------------------------
# Vivado v2017.1_sdx (64-bit)
# SW Build 1915620 on Thu Jun 22 17:54:58 MDT 2017
# IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
# Start of session at: Fri Sep  1 11:25:19 2017
# Process ID: 2676
# Current directory: Z:/20170720_arty/Arty/Vivado/arty/arty.runs/arty_axi_gpio_0_1_synth_1
# Command line: vivado.exe -log arty_axi_gpio_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source arty_axi_gpio_0_1.tcl
# Log file: Z:/20170720_arty/Arty/Vivado/arty/arty.runs/arty_axi_gpio_0_1_synth_1/arty_axi_gpio_0_1.vds
# Journal file: Z:/20170720_arty/Arty/Vivado/arty/arty.runs/arty_axi_gpio_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
0 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source arty_axi_gpio_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 349.457 ; gain = 81.480
INFO: [Synth 8-638] synthesizing module 'arty_axi_gpio_0_1' [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ip/arty_axi_gpio_0_1/synth/arty_axi_gpio_0_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'arty_axi_gpio_0_1' (8#1) [z:/20170720_arty/Arty/Vivado/arty/arty.srcs/sources_1/bd/arty/ip/arty_axi_gpio_0_1/synth/arty_axi_gpio_0_1.vhd:86]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 391.664 ; gain = 123.688
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 391.664 ; gain = 123.688
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 713.121 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 713.121 ; gain = 445.145
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 713.121 ; gain = 445.145

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     6|
|3     |LUT3 |     4|
|4     |LUT4 |     7|
|5     |LUT5 |    13|
|6     |LUT6 |     7|
|7     |FDR  |    16|
|8     |FDRE |    41|
|9     |FDSE |     4|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 713.121 ; gain = 445.145
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 713.121 ; gain = 446.180
