#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Nov 17 11:40:52 2021
# Process ID: 1512
# Log file: C:/usr/FPGA3/Mod4_A/planAhead_run_2/planAhead.log
# Journal file: C:/usr/FPGA3/Mod4_A/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/usr/FPGA3/Mod4_A/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P74 [get_ports CK]
endgroup
startgroup
set_property package_pin P74 [get_ports CK]
endgroup
startgroup
set_property package_pin P75 [get_ports CLR]
endgroup
startgroup
set_property package_pin P79 [get_ports CLR]
endgroup
startgroup
set_property package_pin P75 [get_ports SET]
endgroup
startgroup
set_property package_pin P102 [get_ports ba]
endgroup
startgroup
set_property package_pin P101 [get_ports bb]
endgroup
startgroup
set_property package_pin P100 [get_ports bc]
endgroup
startgroup
set_property package_pin P99 [get_ports bd]
endgroup
startgroup
set_property package_pin P98 [get_ports be]
endgroup
startgroup
set_property package_pin P97 [get_ports bf]
endgroup
startgroup
set_property package_pin P95 [get_ports bg]
endgroup
save_constraints
startgroup
set_property package_pin P23 [get_ports Q0]
endgroup
startgroup
set_property package_pin P24 [get_ports Q1]
endgroup
save_constraints
