module dmem(input  logic        clk, we, 
            input  logic [31:0] a, wd, 
				output logic [31:0] rd);

  logic [31:0] RAM[63:0];

  initial
    $readmemh("C:/Users/carlos/Repos/arch1_proyect_2/Proyecto/memfiletwo.dat",RAM);

  assign rd = RAM[a[22:2]]; // word aligned

  always_ff @(posedge clk)
    if (we) RAM[a[22:2]] <= wd;
	 
endmodule


module imem(input  logic [31:0] a,
            output logic [31:0] rd);

  logic [31:0] RAM[63:0];

  initial
    $readmemh("C:/Users/pipev/Downloads/arch1_proyect_2/Proyecto/mefilethree.dat",RAM);

  assign rd = RAM[a[22:2]]; // word aligned
  
endmodule