Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 63945A53FF6
	for <lists+qemu-devel@lfdr.de>; Thu,  6 Mar 2025 02:32:01 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tq04f-0007dN-UT; Wed, 05 Mar 2025 20:30:57 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1tq04S-0007cV-NM
 for qemu-devel@nongnu.org; Wed, 05 Mar 2025 20:30:49 -0500
Received: from mail-ua1-x92d.google.com ([2607:f8b0:4864:20::92d])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1tq04Q-0006mi-ER
 for qemu-devel@nongnu.org; Wed, 05 Mar 2025 20:30:43 -0500
Received: by mail-ua1-x92d.google.com with SMTP id
 a1e0cc1a2514c-86714f41f5bso35160241.3
 for <qemu-devel@nongnu.org>; Wed, 05 Mar 2025 17:30:41 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1741224640; x=1741829440; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=v7qqLCA07Y+Jjp51cPajkHn1eyd32Vjm+Q+MxEWgQto=;
 b=OJW9+BeAw5VyvensnBD6inGdqJIalLlkdWLPtMhvmGpYVLEgGzijcqaLLmQ6qd1BsX
 HxHcsFGyvbviyIt4kndf2CXTbKP0U45m1hPV2dOdSTrk352/zQ6JUYwRliy5Z00zkvIu
 lgnBQ3vKC7gBXkafJXzm5cN+8uagnf45HCm6OEERYxJ+WDCUjrMgxusfXzWxzWhniTRN
 s5iy0cVjGL77NJ9EqYJki0wI+jHgThWZxQlZvAv3nZwl+Rgl/MYzbH4tITRCmKsBQSkr
 rFg53npp6RQB9o8UTxOXU2Djs5pwiZ5Gt3j9B2efhaHq6eLKO1ZP3hoggM/81nKPldko
 wY9g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1741224640; x=1741829440;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=v7qqLCA07Y+Jjp51cPajkHn1eyd32Vjm+Q+MxEWgQto=;
 b=V+kueutd/Zlzq9HXCPTW3V1Zx126w0hBfFMqq6rTK/wSFPRJN5eZY7cd6BMWTHBb27
 5LZV1g4jQ1NAJHFMCjt7UaZsKiNi7FAw1g3uiy+YVii9+fk8XjS2LI8iu326+gi/r81H
 u4JMsoKympjg9kpexmT5HvthXIZu5Q1bNuTvMF2668t8A5oLeujZ2zU3VfZ7xiLUULjr
 uL/0Ta/RSV0Q2ulB21DH0c1TmmHGPoOtyxIOdIEhNHdOkkZgjiRsiGGwJjbqbIlXm5LI
 plpwzyihTmUquhnKphf4IHRqcB4PT0yO75Nd6iuKqPK6kX7JUkiNkak972TspCu/KUPs
 97Kw==
X-Gm-Message-State: AOJu0Yz8q4T0LG+wh2BUWiymAuUZkWB7Z1Qdm6uA3GeecGP4WDIbK1eA
 Hqaukl3/FYCpNxslIs1WAcMlwqy6PbaoiXvdsG5yQvI9w5UcQqNuTsz/BXFsz18VWYl5LXROrNZ
 eZBhITpIgDJUo1NS6IyMXLr4DRL8=
X-Gm-Gg: ASbGncs1kD1jML4RtaPRm6K7xfxS7nkUd7aoENn2BS5NHo4XdYINh0/e5xwnd68SlbO
 lqkIyJRHNqxyeitufMlJ65TB3uX+He8ZddpLhTMCP/8TVXKu97v9dK9bM6B749mp+0L0LrHAZVH
 EOHyDshKf7D9Q78DTP6Uq+87/rjGnf4+QAQoHdKd6xA8R1+tjhsBaYCVmU
X-Google-Smtp-Source: AGHT+IGPymaTjf4P0KWmXTECJ+VmojTByJ7xl7I58lHAbDbuqLOQhEHMlPzdp7xRXvEyIa0wqDUV2C3nq3cf51pUjaE=
X-Received: by 2002:a05:6102:dd3:b0:4be:78d2:4be1 with SMTP id
 ada2fe7eead31-4c2e29dbb3bmr3742376137.24.1741224640229; Wed, 05 Mar 2025
 17:30:40 -0800 (PST)
MIME-Version: 1.0
References: <20250218165757.554178-1-pbonzini@redhat.com>
 <20250218165757.554178-5-pbonzini@redhat.com>
In-Reply-To: <20250218165757.554178-5-pbonzini@redhat.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Thu, 6 Mar 2025 11:30:14 +1000
X-Gm-Features: AQ5f1JpX8ciysYpPdcBPU2be4mu1FTw0OSI2OvKcRvOlKYar_KGArACMcdaMeEU
Message-ID: <CAKmqyKPvUOHMCAJko8cw_CunFZVvLuPdHegk+oPrjXA9KcG6DA@mail.gmail.com>
Subject: Re: [PATCH 4/7] target/riscv: cpu: store max SATP mode as a single
 integer
To: Paolo Bonzini <pbonzini@redhat.com>
Cc: qemu-devel@nongnu.org, Alistair Francis <alistair.francis@wdc.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::92d;
 envelope-from=alistair23@gmail.com; helo=mail-ua1-x92d.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Wed, Feb 19, 2025 at 3:00=E2=80=AFAM Paolo Bonzini <pbonzini@redhat.com>=
 wrote:
>
> The maximum available SATP mode implies all the shorter virtual address s=
izes.
> Store it in RISCVCPUConfig and avoid recomputing it via satp_mode_max_fro=
m_map.
>
> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
>  target/riscv/cpu_cfg.h     |  1 +
>  target/riscv/cpu.c         | 11 +++++------
>  target/riscv/tcg/tcg-cpu.c |  3 ++-
>  3 files changed, 8 insertions(+), 7 deletions(-)
>
> diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h
> index b410b1e6038..28d8de978fa 100644
> --- a/target/riscv/cpu_cfg.h
> +++ b/target/riscv/cpu_cfg.h
> @@ -192,6 +192,7 @@ struct RISCVCPUConfig {
>      bool short_isa_string;
>
>  #ifndef CONFIG_USER_ONLY
> +    int8_t max_satp_mode;
>      RISCVSATPMap satp_mode;
>  #endif
>  };
> diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
> index 7950b6447f8..2d06543217a 100644
> --- a/target/riscv/cpu.c
> +++ b/target/riscv/cpu.c
> @@ -444,6 +444,7 @@ static void set_satp_mode_max_supported(RISCVCPU *cpu=
,
>      }
>
>      assert(cpu->cfg.satp_mode.supported & (1 << satp_mode));
> +    cpu->cfg.max_satp_mode =3D satp_mode;
>  }
>
>  /* Set the satp mode to the max supported */
> @@ -1177,16 +1178,13 @@ static void riscv_cpu_disas_set_info(CPUState *s,=
 disassemble_info *info)
>  static void riscv_cpu_satp_mode_finalize(RISCVCPU *cpu, Error **errp)
>  {
>      bool rv32 =3D riscv_cpu_is_32bit(cpu);
> -    uint8_t satp_mode_map_max, satp_mode_supported_max;
> +    uint8_t satp_mode_map_max;
>
>      /* The CPU wants the OS to decide which satp mode to use */
>      if (cpu->cfg.satp_mode.supported =3D=3D 0) {
>          return;
>      }
>
> -    satp_mode_supported_max =3D
> -                    satp_mode_max_from_map(cpu->cfg.satp_mode.supported)=
;
> -
>      if (cpu->cfg.satp_mode.map =3D=3D 0) {
>          if (cpu->cfg.satp_mode.init =3D=3D 0) {
>              /* If unset by the user, we fallback to the default satp mod=
e. */
> @@ -1215,10 +1213,10 @@ static void riscv_cpu_satp_mode_finalize(RISCVCPU=
 *cpu, Error **errp)
>      satp_mode_map_max =3D satp_mode_max_from_map(cpu->cfg.satp_mode.map)=
;
>
>      /* Make sure the user asked for a supported configuration (HW and qe=
mu) */
> -    if (satp_mode_map_max > satp_mode_supported_max) {
> +    if (satp_mode_map_max > cpu->cfg.max_satp_mode) {
>          error_setg(errp, "satp_mode %s is higher than hw max capability =
%s",
>                     satp_mode_str(satp_mode_map_max, rv32),
> -                   satp_mode_str(satp_mode_supported_max, rv32));
> +                   satp_mode_str(cpu->cfg.max_satp_mode, rv32));
>          return;
>      }
>
> @@ -1477,6 +1475,7 @@ static void riscv_cpu_init(Object *obj)
>      cpu->cfg.cbom_blocksize =3D 64;
>      cpu->cfg.cbop_blocksize =3D 64;
>      cpu->cfg.cboz_blocksize =3D 64;
> +    cpu->cfg.max_satp_mode =3D -1;
>      cpu->env.vext_ver =3D VEXT_VERSION_1_00_0;
>  }
>
> diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c
> index 0a137281de1..a9f59a67e00 100644
> --- a/target/riscv/tcg/tcg-cpu.c
> +++ b/target/riscv/tcg/tcg-cpu.c
> @@ -693,8 +693,9 @@ static bool riscv_cpu_validate_profile_satp(RISCVCPU =
*cpu,
>                                              RISCVCPUProfile *profile,
>                                              bool send_warn)
>  {
> -    int satp_max =3D satp_mode_max_from_map(cpu->cfg.satp_mode.supported=
);
> +    int satp_max =3D cpu->cfg.max_satp_mode;
>
> +    assert(satp_max >=3D 0);
>      if (profile->satp_mode > satp_max) {
>          if (send_warn) {
>              bool is_32bit =3D riscv_cpu_is_32bit(cpu);
> --
> 2.48.1
>
>

