{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@216:283@HdlStmProcess", "    input_axis_tdata_masked[55:48] = input_axis_tkeep[6] ? input_axis_tdata[55:48] : 8'd0;\n    input_axis_tdata_masked[63:56] = input_axis_tkeep[7] ? input_axis_tdata[63:56] : 8'd0;\nend\n\n// FCS cycle calculation\nalways @* begin\n    case (fcs_input_tkeep)\n        8'b00000001: begin\n            fcs_output_tdata_0 = {24'd0, ~crc_next0[31:0], fcs_input_tdata[7:0]};\n            fcs_output_tdata_1 = 0;\n            fcs_output_tkeep_0 = 8'b00011111;\n            fcs_output_tkeep_1 = 8'b00000000;\n        end\n        8'b00000011: begin\n            fcs_output_tdata_0 = {16'd0, ~crc_next1[31:0], fcs_input_tdata[15:0]};\n            fcs_output_tdata_1 = 0;\n            fcs_output_tkeep_0 = 8'b00111111;\n            fcs_output_tkeep_1 = 8'b00000000;\n        end\n        8'b00000111: begin\n            fcs_output_tdata_0 = {8'd0, ~crc_next2[31:0], fcs_input_tdata[23:0]};\n            fcs_output_tdata_1 = 0;\n            fcs_output_tkeep_0 = 8'b01111111;\n            fcs_output_tkeep_1 = 8'b00000000;\n        end\n        8'b00001111: begin\n            fcs_output_tdata_0 = {~crc_next3[31:0], fcs_input_tdata[31:0]};\n            fcs_output_tdata_1 = 0;\n            fcs_output_tkeep_0 = 8'b11111111;\n            fcs_output_tkeep_1 = 8'b00000000;\n        end\n        8'b00011111: begin\n            fcs_output_tdata_0 = {~crc_next4[23:0], fcs_input_tdata[39:0]};\n            fcs_output_tdata_1 = {56'd0, ~crc_next4[31:24]};\n            fcs_output_tkeep_0 = 8'b11111111;\n            fcs_output_tkeep_1 = 8'b00000001;\n        end\n        8'b00111111: begin\n            fcs_output_tdata_0 = {~crc_next5[15:0], fcs_input_tdata[47:0]};\n            fcs_output_tdata_1 = {48'd0, ~crc_next5[31:16]};\n            fcs_output_tkeep_0 = 8'b11111111;\n            fcs_output_tkeep_1 = 8'b00000011;\n        end\n        8'b01111111: begin\n            fcs_output_tdata_0 = {~crc_next6[7:0], fcs_input_tdata[55:0]};\n            fcs_output_tdata_1 = {40'd0, ~crc_next6[31:8]};\n            fcs_output_tkeep_0 = 8'b11111111;\n            fcs_output_tkeep_1 = 8'b00000111;\n        end\n        8'b11111111: begin\n            fcs_output_tdata_0 = fcs_input_tdata;\n            fcs_output_tdata_1 = {32'd0, ~crc_next7[31:0]};\n            fcs_output_tkeep_0 = 8'b11111111;\n            fcs_output_tkeep_1 = 8'b00001111;\n        end\n        default: begin\n            fcs_output_tdata_0 = 0;\n            fcs_output_tdata_1 = 0;\n            fcs_output_tkeep_0 = 0;\n            fcs_output_tkeep_1 = 0;\n        end\n    endcase\nend\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    reset_crc = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[225, "            fcs_output_tdata_1 = 0;\n"], [231, "            fcs_output_tdata_1 = 0;\n"], [237, "            fcs_output_tdata_1 = 0;\n"], [243, "            fcs_output_tdata_1 = 0;\n"], [272, "            fcs_output_tdata_0 = 0;\n"], [273, "            fcs_output_tdata_1 = 0;\n"], [274, "            fcs_output_tkeep_0 = 0;\n"], [275, "            fcs_output_tkeep_1 = 0;\n"]], "Add": [[225, "            fcs_output_tdata_1 = 64'd0;\n"], [231, "            fcs_output_tdata_1 = 64'd0;\n"], [237, "            fcs_output_tdata_1 = 64'd0;\n"], [243, "            fcs_output_tdata_1 = 64'd0;\n"], [275, "            fcs_output_tdata_0 = 64'd0;\n"], [275, "            fcs_output_tdata_1 = 64'd0;\n"], [275, "            fcs_output_tkeep_0 = 8'd0;\n"], [275, "            fcs_output_tkeep_1 = 8'd0;\n"]]}}