\hypertarget{stm32f4xx__hal_8h}{}\section{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal.h File Reference}
\label{stm32f4xx__hal_8h}\index{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal.\+h@{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal.\+h}}


This file contains all the functions prototypes for the H\+AL module driver.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+conf.\+h\char`\"{}}\\*
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___h_a_l___exported___macros_ga4a466905a367266e7c23417248dc741d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M2}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M2\+\_\+\+S\+T\+OP))
\begin{DoxyCompactList}\small\item\em Freeze/\+Unfreeze Peripherals in Debug mode. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M3}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M3\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M4}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M4\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M5}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M5\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M6}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M6\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M7}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M7\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M12}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M12\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M13}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M13\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M14}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M14\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+R\+TC}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+R\+T\+C\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+W\+W\+DG}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+W\+W\+D\+G\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+I\+W\+DG}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C1\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C1\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C2\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C2\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C3\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C3\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+C\+A\+N1}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N1\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+C\+A\+N2}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N2\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M1}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M1\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M8}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M8\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M9}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M9\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M10}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M10\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M11}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ $\vert$= (D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M11\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M2}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M2\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M3}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M3\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M4}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M4\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M5}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M5\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M6}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M6\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M7}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M7\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M12}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M12\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M13}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M13\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M14}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M14\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+R\+TC}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+R\+T\+C\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+W\+W\+DG}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+W\+W\+D\+G\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+I\+W\+DG}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C1\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C1\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C2\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C2\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C3\+\_\+\+T\+I\+M\+E\+O\+UT}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+I2\+C3\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+C\+A\+N1}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N1\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+C\+A\+N2}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B1\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B1\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+C\+A\+N2\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M1}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M1\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M8}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M8\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M9}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M9\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M10}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M10\+\_\+\+S\+T\+OP))
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M11}()~(D\+B\+G\+M\+CU-\/$>$A\+P\+B2\+FZ \&= $\sim$(D\+B\+G\+M\+C\+U\+\_\+\+A\+P\+B2\+\_\+\+F\+Z\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M11\+\_\+\+S\+T\+OP))
\item 
\#define \hyperlink{group___h_a_l___exported___macros_ga9500619e1ec21659bd32b1dfecd5afc1}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+R\+E\+M\+A\+P\+M\+E\+M\+O\+R\+Y\+\_\+\+F\+L\+A\+SH}()~(S\+Y\+S\+C\+FG-\/$>$M\+E\+M\+R\+MP \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+R\+M\+P\+\_\+\+M\+E\+M\+\_\+\+M\+O\+DE}))
\begin{DoxyCompactList}\small\item\em Main Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \hyperlink{group___h_a_l___exported___macros_ga59782d94690fd538b25def536c81c3ed}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+R\+E\+M\+A\+P\+M\+E\+M\+O\+R\+Y\+\_\+\+S\+Y\+S\+T\+E\+M\+F\+L\+A\+SH}()
\begin{DoxyCompactList}\small\item\em System Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \hyperlink{group___h_a_l___exported___macros_ga86d36fdb1571fd56ffeecfaed80c6805}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+R\+E\+M\+A\+P\+M\+E\+M\+O\+R\+Y\+\_\+\+S\+R\+AM}()
\begin{DoxyCompactList}\small\item\em Embedded S\+R\+AM mapped at 0x00000000. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Init} (void)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+De\+Init} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+Msp\+Init} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+Msp\+De\+Init} (void)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+Init\+Tick} (uint32\+\_\+t Tick\+Priority)
\item 
void {\bfseries H\+A\+L\+\_\+\+Inc\+Tick} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+Delay} (\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t Delay)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+Get\+Tick} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+Suspend\+Tick} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+Resume\+Tick} (void)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+Get\+Hal\+Version} (void)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+Get\+R\+E\+V\+ID} (void)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+Get\+D\+E\+V\+ID} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Enable\+D\+B\+G\+Sleep\+Mode} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Disable\+D\+B\+G\+Sleep\+Mode} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Enable\+D\+B\+G\+Stop\+Mode} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Disable\+D\+B\+G\+Stop\+Mode} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Enable\+D\+B\+G\+Standby\+Mode} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+Disable\+D\+B\+G\+Standby\+Mode} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+Enable\+Compensation\+Cell} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+Disable\+Compensation\+Cell} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the H\+AL module driver. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+4.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
09-\/\+October-\/2015 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2015 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 