<?xml version="1.0" encoding="utf-8" ?> 

<Synthesis_deps>

  <Version XPSPNVER="1.0" EDKVER="14.5" />
  <FPGA family="virtex6" device="xc6vlx240t" package="ff1156" speedgrade="-1" />
  <File Type="MHS" URL="../../dtc_2_ublaze.mhs" />
  <File Type="UCF" URL="../../data\dtc_2_ublaze.ucf" />
  <File Type="PlatgenOpt" URL="../platgen.opt" />


</Synthesis_deps>
