
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 18
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v (2024-01-04 21:41:02)
1        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v (2024-01-04 21:34:40)
2        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_objects.v (2024-01-04 21:34:40)
3        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2024-01-04 21:34:40)
4        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\umr_capim.v (2024-01-04 21:38:34)
14       D:\libero_tests\I2C_smart_build\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2c.v (2024-08-27 11:18:50)
15       D:\libero_tests\I2C_smart_build\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core\corei2creal.v (2024-08-27 11:18:50)
16       D:\libero_tests\I2C_smart_build\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v (2024-08-16 14:57:39)
17       D:\libero_tests\I2C_smart_build\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v (2024-08-16 14:57:39)
18       D:\libero_tests\I2C_smart_build\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v (2024-08-16 14:57:39)
5        D:\libero_tests\I2C_smart_build\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2024-08-16 11:56:28)
6        D:\libero_tests\I2C_smart_build\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2024-08-16 11:56:28)
7        D:\libero_tests\I2C_smart_build\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2024-07-09 11:44:48)
9        D:\libero_tests\I2C_smart_build\component\work\MSS_sys_i2c_sb\CCC_0\MSS_sys_i2c_sb_CCC_0_FCCC.v (2024-08-27 11:18:50)
10       D:\libero_tests\I2C_smart_build\component\work\MSS_sys_i2c_sb\FABOSC_0\MSS_sys_i2c_sb_FABOSC_0_OSC.v (2024-08-27 11:18:51)
11       D:\libero_tests\I2C_smart_build\component\work\MSS_sys_i2c_sb\MSS_sys_i2c_sb.v (2024-08-27 11:18:51)
12       D:\libero_tests\I2C_smart_build\component\work\MSS_sys_i2c_sb_MSS\MSS_sys_i2c_sb_MSS.v (2024-08-27 11:18:48)
13       D:\libero_tests\I2C_smart_build\component\work\MSS_sys_i2c_sb_MSS\MSS_sys_i2c_sb_MSS_syn.v (2024-08-27 11:18:48)

*******************************************************************
Unchanged modules: 18
MID:  lib.cell.view
14       COREAPB3_LIB.COREAPB3_MUXPTOB3.verilog
15       COREAPB3_LIB.CoreAPB3.verilog
16       COREAPB3_LIB.coreapb3_iaddr_reg.verilog
17       work.COREI2C.verilog
18       work.COREI2CREAL.verilog
0        work.CoreResetP.verilog
1        work.MSS_005.verilog
3        work.MSS_sys_i2c_sb.verilog
4        work.MSS_sys_i2c_sb_CCC_0_FCCC.verilog
5        work.MSS_sys_i2c_sb_FABOSC_0_OSC.verilog
6        work.MSS_sys_i2c_sb_MSS.verilog
7        work.RCOSC_1MHZ.verilog
8        work.RCOSC_1MHZ_FAB.verilog
9        work.RCOSC_25_50MHZ.verilog
10       work.RCOSC_25_50MHZ_FAB.verilog
11       work.XTLOSC.verilog
12       work.XTLOSC_FAB.verilog
13       work.coreresetp_pcie_hotreset.verilog
