INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eehpc/sdram/sdram/sdram.srcs/sources_1/new/sdr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdr
WARNING: [VRFC 10-3380] identifier 'Dq_temp' is used before its declaration [/home/eehpc/sdram/sdram/sdram.srcs/sources_1/new/sdr.v:266]
WARNING: [VRFC 10-3380] identifier 'bdq' is used before its declaration [/home/eehpc/sdram/sdram/sdram.srcs/sources_1/new/sdr.v:268]
INFO: [VRFC 10-311] analyzing module blkRam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eehpc/sdram/sdram/sdram.srcs/sources_1/new/sdram_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eehpc/sdram/sdram/sdram.srcs/sources_1/new/uut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uut
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eehpc/sdram/sdram/sdram.srcs/sim_1/new/sdram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_tb
