// Seed: 2296644959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_12(
      .id_0(1), .id_1(id_3 ^ id_11), .id_2(id_10)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2
    , id_10,
    output logic id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input supply1 id_7,
    input tri1 id_8
);
  wire id_11;
  initial
    #1 begin
      disable id_12;
      if (id_4) begin
        id_3 <= 1 && 1;
      end
    end
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_10, id_11, id_10, id_10, id_10
  );
endmodule
