--------------------------------------------------------------------------------
-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.40xd
--  \   \         Application: netgen
--  /   /         Filename: tri_mode_eth_mac_v5_4.vhd
-- /___/   /\     Timestamp: Wed Dec 19 19:35:43 2012
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl /home/ali/projects/xilnet/syn/ipcore_dir/tmp/_cg/tri_mode_eth_mac_v5_4.ngc /home/ali/projects/xilnet/syn/ipcore_dir/tmp/_cg/tri_mode_eth_mac_v5_4.vhd 
-- Device	: 6slx45tfgg484-3
-- Input file	: /home/ali/projects/xilnet/syn/ipcore_dir/tmp/_cg/tri_mode_eth_mac_v5_4.ngc
-- Output file	: /home/ali/projects/xilnet/syn/ipcore_dir/tmp/_cg/tri_mode_eth_mac_v5_4.vhd
-- # of Entities	: 1
-- Design Name	: tri_mode_eth_mac_v5_4
-- Xilinx	: /ssdstore/Xilinx/14.3/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity tri_mode_eth_mac_v5_4 is
  port (
    glbl_rstn : in STD_LOGIC := 'X'; 
    rx_axi_rstn : in STD_LOGIC := 'X'; 
    tx_axi_rstn : in STD_LOGIC := 'X'; 
    rx_axi_clk : in STD_LOGIC := 'X'; 
    tx_axi_clk : in STD_LOGIC := 'X'; 
    tx_axis_mac_tvalid : in STD_LOGIC := 'X'; 
    tx_axis_mac_tlast : in STD_LOGIC := 'X'; 
    tx_axis_mac_tuser : in STD_LOGIC := 'X'; 
    pause_req : in STD_LOGIC := 'X'; 
    gmii_col : in STD_LOGIC := 'X'; 
    gmii_crs : in STD_LOGIC := 'X'; 
    gmii_rx_dv : in STD_LOGIC := 'X'; 
    gmii_rx_er : in STD_LOGIC := 'X'; 
    rx_reset_out : out STD_LOGIC; 
    rx_axis_mac_tvalid : out STD_LOGIC; 
    rx_axis_mac_tlast : out STD_LOGIC; 
    rx_axis_mac_tuser : out STD_LOGIC; 
    rx_statistics_valid : out STD_LOGIC; 
    tx_reset_out : out STD_LOGIC; 
    tx_axis_mac_tready : out STD_LOGIC; 
    tx_retransmit : out STD_LOGIC; 
    tx_collision : out STD_LOGIC; 
    tx_statistics_valid : out STD_LOGIC; 
    speed_is_100 : out STD_LOGIC; 
    speed_is_10_100 : out STD_LOGIC; 
    gmii_tx_en : out STD_LOGIC; 
    gmii_tx_er : out STD_LOGIC; 
    tx_axis_mac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    gmii_rxd : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rx_mac_config_vector : in STD_LOGIC_VECTOR ( 79 downto 0 ); 
    tx_mac_config_vector : in STD_LOGIC_VECTOR ( 79 downto 0 ); 
    rx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 27 downto 0 ); 
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    gmii_txd : out STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end tri_mode_eth_mac_v5_4;

architecture STRUCTURE of tri_mode_eth_mac_v5_4 is
  signal NlwRenamedSig_OI_rx_reset_out : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_reset_out : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_axis_mac_tready : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_valid : STD_LOGIC; 
  signal NlwRenamedSig_OI_gmii_tx_en : STD_LOGIC; 
  signal NlwRenamedSig_OI_gmii_tx_er : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_0_3215 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_1_3214 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_2_3213 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_3_3212 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_4_3211 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_5_3210 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_7_3209 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_3208 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_6_3207 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N387 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N386 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N385 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N384 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N383 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N382 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N381 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N380 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N379 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N378 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1_3196 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0_rstpot_3195 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2_rstpot_3194 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4_rstpot_3193 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5_rstpot_3192 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6_rstpot_3191 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_rstpot_3190 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1_rstpot_3189 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3_rstpot_3188 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_14_rstpot_3187 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_11_rstpot_3186 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_9_rstpot_3185 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_8_rstpot_3184 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_7_rstpot_3183 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_6_rstpot_3182 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_5_rstpot_3181 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3_rstpot_3180 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_2_rstpot_3179 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_0_rstpot_3178 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_1_rstpot_3177 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_2_rstpot_3176 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_3_rstpot_3175 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_4_rstpot_3174 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_5_rstpot_3173 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot_3172 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot_3171 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot_3170 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot_3169 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot_3168 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot_3167 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot_3166 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot_3165 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot_3164 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot_3163 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot_3162 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot_3161 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0_rstpot_3158 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1_rstpot_3157 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3_rstpot_3156 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4_rstpot_3155 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5_rstpot_3154 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6_rstpot_3153 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7_rstpot_3152 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8_rstpot_3151 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9_rstpot_3150 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10_rstpot_3149 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11_rstpot_3148 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12_rstpot_3147 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13_rstpot_3146 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14_rstpot_3145 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15_rstpot_3144 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16_rstpot_3143 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17_rstpot_3142 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18_rstpot_3141 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19_rstpot_3140 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20_rstpot_3139 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21_rstpot_3138 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22_rstpot_3137 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23_rstpot_3136 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25_rstpot_3135 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26_rstpot_3134 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27_rstpot_3133 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28_rstpot_3132 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0_rstpot_3131 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1_rstpot_3130 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2_rstpot_3129 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0_rstpot_3128 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1_rstpot_3127 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1_3126 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1_3125 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1_3124 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_1_3123 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1_3122 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot_3121 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1_3120 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_3119 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot_3118 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_rstpot_3117 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_3116 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot_3115 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_rstpot_3114 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_3113 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_rstpot_3112 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_rstpot_3111 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot_3110 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot_3109 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_rstpot_3108 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_rstpot_3107 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_rstpot_3106 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_rstpot_3105 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_rstpot_3104 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_rstpot_3103 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_rstpot_3102 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_rstpot_3101 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_rstpot_3100 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_rstpot_3099 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_rstpot_3098 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_rstpot_3097 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_rstpot_3096 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_rstpot_3095 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_rstpot_3094 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_rstpot_3093 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_rstpot_3092 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_rstpot_3091 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_rstpot_3090 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_rstpot_3089 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_rstpot_3088 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_rstpot_3087 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_3086 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_rstpot_3085 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot_3084 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot_3083 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot_3082 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot_3081 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot_3080 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot_3079 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot_3078 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot_3077 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot_3076 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot_3075 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot_3074 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot_3073 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot_3072 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot_3071 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot_3070 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0_rstpot_3069 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1_rstpot_3068 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2_rstpot_3067 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3_rstpot_3066 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4_rstpot_3065 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5_rstpot_3064 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6_rstpot_3063 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7_rstpot_3062 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8_rstpot_3061 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9_rstpot_3060 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10_rstpot_3059 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11_rstpot_3058 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12_rstpot_3057 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13_rstpot_3056 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_31 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot_3054 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_3053 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_rstpot_3052 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot_3051 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_rstpot_3050 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot_3049 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot_3048 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_rstpot_3047 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_3046 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot1_3045 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot_3044 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot_3043 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2_rstpot_3042 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_rstpot_3041 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_rstpot_3040 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot1_3039 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_rstpot_3038 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_3037 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_3036 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_rstpot_3035 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_3034 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_3033 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_rstpot_3032 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_rstpot_3031 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_rstpot_3030 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_rstpot_3029 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_rstpot_3028 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_rstpot_3027 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_rstpot_3026 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_rstpot_3025 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_rstpot_3024 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_rstpot_3023 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_rstpot_3022 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_rstpot_3021 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_rstpot_3020 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_rstpot_3019 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_rstpot_3018 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_rstpot_3017 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_rstpot_3016 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_rstpot_3015 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_rstpot_3014 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_rstpot_3013 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_rstpot_3012 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID_rstpot_3011 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_rstpot_3010 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_rstpot_3009 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_rstpot_3008 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_rstpot_3007 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_rstpot_3006 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_rstpot_3005 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_rstpot_3004 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_rstpot_3003 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE_rstpot_3002 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_rstpot_3001 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_rstpot_3000 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1_rstpot_2999 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0_rstpot_2998 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot_2997 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot_2996 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot_2995 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot_2994 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot_2993 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot_2992 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot_2991 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot_2990 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot_2989 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot_2988 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot_2987 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot_2986 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot_2985 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot_2984 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot_2983 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot_2982 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0_rstpot_2981 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1_rstpot_2980 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2_rstpot_2979 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3_rstpot_2978 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot_2977 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot_2976 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot_2975 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot_2974 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot_2973 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot_2972 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot_2971 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot_2970 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot_2969 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot_2968 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot_2967 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot_2966 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot_2965 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_rstpot_2964 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1_rstpot_2963 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot_2962 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot_2961 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot_2960 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot_2959 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot_2958 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0_rstpot_2957 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1_rstpot_2956 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2_rstpot_2955 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3_rstpot_2954 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4_rstpot_2953 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5_rstpot_2952 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6_rstpot_2951 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7_rstpot_2950 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8_rstpot_2949 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9_rstpot_2948 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10_rstpot_2947 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11_rstpot_2946 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12_rstpot_2945 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13_rstpot_2944 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14_rstpot_2943 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15_rstpot_2942 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot_2941 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot_2940 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot_2939 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot_2938 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot_2937 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot_2936 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot_2935 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot_2934 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_2933 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1_2932 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_2930 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_0_rstpot_2929 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_1_rstpot_2928 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_2_rstpot_2927 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_3_rstpot_2926 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_4_rstpot_2925 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_7_rstpot_2924 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_5_rstpot_2923 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_6_rstpot_2922 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_8_rstpot_2921 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_9_rstpot_2920 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N376 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N374 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N372 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N370 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N368 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N366 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N364 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N362 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N360 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N358 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N356 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N354 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N352 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N350 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N348 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N346 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N344 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N342 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N340 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N338 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N336 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N334 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N330 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N329 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N328 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N327 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N326 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N324 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N318 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N316 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N310 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N309 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N290 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_rstpot_2885 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N287 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N282 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2_rstpot_2882 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_0_rstpot_2881 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0_rstpot_2880 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1_rstpot_2879 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N280 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N279 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N274 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut1_2875 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_l1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut_2873 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N272 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N267 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N266 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot_2869 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_2868 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N264 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N263 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N261 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N259 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N258 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N256 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N254 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N253 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N252 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N250 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N249 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N247 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N246 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N242 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N240 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N238 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N236 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N234 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N232 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N230 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N228 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N224 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N222 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N220 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N218 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N217 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N215 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N213 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N210 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_2838 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_2837 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_2836 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_2835 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_2834 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_2833 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_2832 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_2831 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_2830 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_2829 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1_2828 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_2827 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_2826 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_2825 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1_2824 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1_2823 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1_2822 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1_2821 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1_2820 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1_2819 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1_2818 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1_2817 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_2816 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1_2815 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1_2814 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_2813 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot_2812 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_2811 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_2810 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot_2807 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_2806 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_2805 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_2804 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot_2801 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_2800 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot_2799 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_2798 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_2797 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_2796 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot_2794 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot_2793 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_2792 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_2791 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_2787 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_2786 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_10_rt_2785 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_2784 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt_2783 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_1_rt_2782 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_2_rt_2781 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_3_rt_2780 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_4_rt_2779 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_5_rt_2778 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_6_rt_2777 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_7_rt_2776 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_8_rt_2775 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_9_rt_2774 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_2773 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_2772 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_2771 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_2770 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_2769 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_2768 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_2767 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_2766 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_2765 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_2764 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_2763 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_2762 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_2761 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_2760 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_2759 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_2758 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_2757 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_2756 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_2755 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_2754 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_2753 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_2752 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_2751 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_2750 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_2749 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_2748 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_2747 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_2746 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_2745 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_2744 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_2743 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_2742 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_2741 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_2740 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_2739 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_2738 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_2737 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_2736 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_2735 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_2734 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_2733 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_2732 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_2731 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_2730 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_2729 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_2728 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_2727 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_2726 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_2725 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_2724 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_2723 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_2722 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_2721 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_2720 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_2719 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_2718 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_2717 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_2716 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_2715 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_2714 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_2713 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_2712 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_2711 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_2710 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_2709 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_2708 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_2707 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_2706 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_2705 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_2704 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_2703 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_2702 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_2701 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_2700 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_2699 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_2698 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_2697 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_2696 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_2695 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_2694 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_2693 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_2692 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_2691 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_2690 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_2689 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_2688 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_2687 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_2686 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_2685 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_2684 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_2683 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set_2682 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set_2681 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set_2680 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set_2679 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set_2678 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set_2677 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set_2676 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set_2675 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set_2674 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set_2673 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set_2672 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_2671 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_2670 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_2669 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_2668 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_2667 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_glue_set_2666 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_2665 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_2664 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_2663 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_2662 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_2661 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_2660 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce_2659 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_2658 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_rst_2657 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_rst_2656 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_rst_2655 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_2654 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_2653 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_2652 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_0_glue_set_2651 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_2650 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set_2649 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set_2648 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_2647 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_2646 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set_2645 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_glue_set_2644 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_2643 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set_2642 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set_2641 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_2640 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set_2639 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set_2638 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_ce_2637 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set_2636 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set_2635 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_glue_set_2633 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst_2632 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set_2631 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_glue_rst_2630 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_glue_rst_2629 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set_2628 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_ce_2627 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set_2626 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_glue_set_2625 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set_2624 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_2623 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_2622 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_2621 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_2618 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_2617 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_2616 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_2615 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_2614 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_2613 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_2612 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N208 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N206 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT102_2609 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT101_2608 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o2_2606 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o1_2605 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N202 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020434_2603 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020433_2602 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020432_2601 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020431_2600 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N200 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N196 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N194 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N192 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N190 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o12_2594 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o11_2593 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N186 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N184 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N180 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N178 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N172 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N170 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N168 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N162 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N160 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N158 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N156 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N154 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N152 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N150 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N148 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N146 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N144 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N142 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N140 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N138 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_2570 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N134 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N132 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_2565 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N128 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N126 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o11_2561 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o1_2559 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N124 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o81_2557 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_2555 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT11_2553 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT21_2551 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT31_2549 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT41_2547 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT51_2545 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT61_2543 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT71_2541 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_2539 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o11_2537 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N122 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N120 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N118 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_2532 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_2531 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_2530 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_2528 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_2527 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_2526 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_2524 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_2523 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_2522 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_2520 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_2519 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122_2517 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_2516 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142_2514 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_2513 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72_2511 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_2510 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_2508 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_2507 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_2506 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_2504 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_2503 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N112 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N110 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N108 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_2498 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o_12_1_2496 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N106 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N104 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N102 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N100 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_2490 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N96 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N94 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N92 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_2485 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N90 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N88 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N86 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N84 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N82 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N80 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N78 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N76 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N74 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N72 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N70 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N68 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N66 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N64 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14862_2469 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14861_2468 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N62 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N60 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N58 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N56 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N54 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_2462 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_2461 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N52 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14323_2459 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14322_2458 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14321_2457 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_276_o1_2456 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG3_2455 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2_2454 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1_2453 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N50 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N48 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N44 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N42 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N40 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N38 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14281_2446 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N36 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N34 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N32 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N30 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1837_inv2_2441 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1837_inv1_2440 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1_2439 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N26 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N24 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14262_2435 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14261_2434 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N18 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT41_2430 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o4_2421 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o3_2420 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o2_2419 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o1_2418 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2408 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2407 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_2402 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_57_o_MUX_874_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2388 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0195_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0203_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT_xor_3_11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_3_11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_57_o_mux_9_OUT61 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2371 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2370 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2369 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2367 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2366 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2365 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2364 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2363 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2362 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2361 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2360 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_63_o_FRAME_COUNTER_7_equal_1_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_363_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_393_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_383_o_2346 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_566_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0251_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_2342 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT81 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT411 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_2328 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_2327 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_2326 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_2325 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_2324 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_2323 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_2322 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_2321 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_2320 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_2319 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_2316 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_59_o_AND_558_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_1160_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_GND_62_o_MUX_1106_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_GND_62_o_MUX_1107_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_GND_62_o_MUX_1108_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_GND_62_o_MUX_1109_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_GND_62_o_MUX_1110_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_GND_62_o_MUX_1111_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_GND_62_o_MUX_1112_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_GND_62_o_MUX_1113_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_GND_62_o_MUX_1114_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_GND_62_o_MUX_1115_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_GND_62_o_MUX_1116_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_FIELD_COUNTER_1_AND_523_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_59_o_RXD_7_equal_15_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o_2278 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_340_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_355_o_2275 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_62_o_MUX_1196_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_62_o_RXD_7_equal_9_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_549_o_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_lut_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_0_Q_2199 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_1_Q_2198 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_2_Q_2197 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_3_Q_2196 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_4_Q_2195 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_5_Q_2194 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_6_Q_2193 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_7_Q_2192 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_8_Q_2191 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_9_Q_2190 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_2188 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_500_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_491_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_497_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_1041_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_328_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_480_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CALCULATED_FSC : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2154 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_2153 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_2151 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2150 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_2148 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_2116 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_2115 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_2114 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2112 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_2111 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_2110 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_2101 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_2100 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_2099 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_2098 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_2097 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_2096 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG_2095 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN_2094 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG_2093 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_2092 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG_2091 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN_2090 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_2073 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_2071 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_2070 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_2069 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_2068 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_2051 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_2050 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_2049 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_2048 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_2047 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_2046 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_2045 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_2044 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_2043 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_2042 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_2041 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_2040 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_2039 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_2038 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_2037 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_2036 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_2035 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_2034 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_2033 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG_2032 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG_2031 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_2029 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_2028 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_2027 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_2026 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_2025 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_2024 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_2022 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_2021 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_2020 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_2019 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_2018 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_2017 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_2015 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1998 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1997 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_55_o_RX_ERR_REG6_AND_469_o_1995 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_58_o_RX_DV_REG6_AND_471_o_1994 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_GND_58_o_MUX_892_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_459_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_GND_58_o_MUX_893_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_GND_58_o_MUX_906_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_GND_58_o_MUX_907_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_GND_58_o_MUX_908_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_GND_58_o_MUX_909_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_GND_58_o_MUX_910_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_458_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_GND_58_o_MUX_911_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_GND_58_o_MUX_912_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_GND_58_o_MUX_913_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_GND_58_o_MUX_940_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_GND_58_o_MUX_941_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_461_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_GND_58_o_MUX_942_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_GND_58_o_MUX_891_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_58_o_GND_58_o_MUX_1262_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_58_o_FRAME_SUCCESS_MUX_1263_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_GND_58_o_MUX_890_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_GND_58_o_MUX_905_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_GND_58_o_MUX_939_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1964 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1963 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1962 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1960 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1959 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1954 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1952 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1950 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1948 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1942 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1940 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1938 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1784 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1775 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_1774 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1_1773 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_1772 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_PWR_20_o_MUX_31_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_1770 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1_1769 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_1768 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_PWR_20_o_MUX_31_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_1742 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_1738 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_1737 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_1736 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_1735 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_1734 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1732 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_1725 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_1721 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_1720 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_1719 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_1718 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_1717 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_1716 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_1715 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_rx_data_7_MUX_1317_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1325_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_pauseaddressmatch_int_MUX_1343_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_1355_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_GND_66_o_MUX_1333_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0285_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0282_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0288_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_1660 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o12_1598 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_1596 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_1595 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_1594 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_81_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1528 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_1526 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1517 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_1516 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_1515 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_1513 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_38_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0141_1505 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0147_1504 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In_1492 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0187_inv_1490 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1485 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_1476 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_1475 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_CONTROL_COMPLETE : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_1394 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1393 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_1389 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_1388 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12_1264 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11_1263 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10_1262 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9_1261 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8_1260 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7_1259 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6_1258 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5_1257 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4_1256 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3_1255 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2_1254 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1251 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1250 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1239 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In_1224 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_1179 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_1177 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1176 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1175 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_1174 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_1142 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_1140 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_1138 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_1132 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_1130 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_1128 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_1126 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_1121 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_1120 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_1118 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_1117 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_1116 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1094 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1093 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1091 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_1090 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_1088 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1087 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_1086 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1085 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1084 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1083 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1079 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_1052 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_1051 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_1050 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_1049 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_1048 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_1047 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_1046 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_1045 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_1044 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_1027 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_1026 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_996 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_995 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_994 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_993 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_992 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE_981 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_969 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_968 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_967 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_966 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_962 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_959 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_957 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_956 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_954 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_953 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_952 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_951 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_950 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_947 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_946 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_945 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_929 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_928 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_927 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_926 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_925 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_924 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_923 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_856 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_GND_51_o_MUX_503_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_802 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_COMB : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_COMB : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1398_761 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1412_760 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1393 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418_758 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1426 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1458 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1503 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1432 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_51_o_mux_76_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_51_o_mux_76_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_51_o_mux_76_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_332_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_324_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_340_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_308_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_316_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_281_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_40_o_MUX_712_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_INT_TX_STATUS_VALID_MUX_652_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_725 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_90_o_724 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_276_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_165_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1682_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1706_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1714_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1734_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1787_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1820_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT_2_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable21 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1660_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_407_o_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_281_o_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_0_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_1_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_2_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_3_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_4_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_5_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_7_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_8_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_9_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_230_o_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT15 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT17 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT18 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_51_o_GND_51_o_sub_27_OUT_7_0_cy_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_0_Q_529 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_0_Q_528 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_1_Q_527 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_1_Q_526 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_2_Q_525 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_2_Q_524 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_3_Q_523 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_3_Q_522 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_4_Q_521 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14081 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_193_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1773_inv1_492 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14702 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT11_489 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_193_o11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_486 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_485 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_484 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_471 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_470 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_469 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_468 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_467 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_466 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_465 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_464 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_463 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_462 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_461 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_460 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_459 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG_458 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_457 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_456 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_455 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_454 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_453 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_452 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG_451 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_450 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG_449 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG_448 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_447 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_446 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_445 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_444 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_443 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_442 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_441 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_33_o_MUX_355_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_436 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG_435 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN_434 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_89_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_GND_33_o_MUX_275_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_GND_33_o_MUX_276_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_GND_33_o_MUX_289_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_GND_33_o_MUX_290_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_GND_33_o_MUX_291_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_GND_33_o_MUX_292_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_GND_33_o_MUX_293_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_115_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_GND_33_o_MUX_294_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_GND_33_o_MUX_295_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_GND_33_o_MUX_296_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_GND_33_o_MUX_325_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_GND_33_o_MUX_326_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_GND_33_o_MUX_327_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_GND_33_o_MUX_274_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_GND_33_o_MUX_273_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_GND_33_o_MUX_288_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_GND_33_o_MUX_324_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Reset_OR_DriverANDClockEnable2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_396 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_395 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_394 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_393 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_392 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_391 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_389 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_388 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_387 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_386 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_27_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_enable_reg_AND_28_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_68_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_69_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_70_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_23_o_equal_72_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_378 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_377 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_376 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_375 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_374 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_373 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_372 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_3_tx_state_3_OR_35_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_36_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0273_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_367 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_365 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_364 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_347 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_346 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_344 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_342 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_287 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_286 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_285 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_284 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_283 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_282 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_267 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_266 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_265 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_248 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_247 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_208 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_207 : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_0_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_3_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_5_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_7_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_6_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid_Q15_UNCONNECTED : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector : STD_LOGIC_VECTOR ( 27 downto 26 ); 
  signal NlwRenamedSig_OI_tx_statistics_vector : STD_LOGIC_VECTOR ( 31 downto 31 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE : STD_LOGIC_VECTOR ( 13 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0 : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED : STD_LOGIC_VECTOR ( 7 downto 3 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT : STD_LOGIC_VECTOR ( 7 downto 5 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  rx_statistics_vector(27) <= NlwRenamedSig_OI_rx_statistics_vector(27);
  rx_statistics_vector(26) <= NlwRenamedSig_OI_rx_statistics_vector(26);
  tx_statistics_vector(31) <= NlwRenamedSig_OI_tx_statistics_vector(31);
  tx_statistics_vector(29) <= NlwRenamedSig_OI_rx_statistics_vector(26);
  tx_statistics_vector(24) <= NlwRenamedSig_OI_rx_statistics_vector(26);
  rx_reset_out <= NlwRenamedSig_OI_rx_reset_out;
  tx_reset_out <= NlwRenamedSig_OI_tx_reset_out;
  tx_axis_mac_tready <= NlwRenamedSig_OI_tx_axis_mac_tready;
  tx_statistics_valid <= NlwRenamedSig_OI_tx_statistics_valid;
  speed_is_100 <= NlwRenamedSig_OI_rx_statistics_vector(26);
  speed_is_10_100 <= NlwRenamedSig_OI_rx_statistics_vector(26);
  gmii_tx_en <= NlwRenamedSig_OI_gmii_tx_en;
  gmii_tx_er <= NlwRenamedSig_OI_gmii_tx_er;
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_0_3215,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_0_3215,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_0_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_1_3214,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_1_3214,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_1_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_2_3213,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_2_3213,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_2_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_3_3212,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_3_3212,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_3_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_4_3211,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_4_3211,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_4_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_5_3210,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_5_3210,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_5_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_7_3209,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_7_3209,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_7_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_3208,
      Q => rx_statistics_vector(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_2325,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_3208,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_6_3207,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_6_3207,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_DATA_6_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG5_OUT_GND_58_o_MUX_890_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_2048,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_GND_58_o_MUX_890_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG0_OUT2_GND_58_o_MUX_905_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_2038,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_GND_58_o_MUX_905_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_CE_REG5_OUT_GND_58_o_MUX_939_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_2033,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_GND_58_o_MUX_939_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_0_11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG5_OUT_GND_33_o_MUX_273_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_469,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_GND_33_o_MUX_273_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG0_OUT2_GND_33_o_MUX_288_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_459,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_GND_33_o_MUX_288_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG5_OUT_GND_33_o_MUX_324_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_452,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_GND_33_o_MUX_324_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_lut_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv1_G : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N264,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N387
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv1_F : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N263,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N386
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv1 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N386,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N387,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1742_inv1_SW1_G : LUT5
    generic map(
      INIT => X"8880AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_802,
      I2 => NlwRenamedSig_OI_gmii_tx_en,
      I3 => NlwRenamedSig_OI_gmii_tx_er,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N385
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1742_inv1_SW1_F : LUT5
    generic map(
      INIT => X"8880AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_802,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_993,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_992,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N384
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1742_inv1_SW1 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N384,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N385,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1_3122,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N247
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1444_SW0_G : LUT6
    generic map(
      INIT => X"AAAAAAAA88880888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => NlwRenamedSig_OI_gmii_tx_er,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_1088,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I5 => NlwRenamedSig_OI_gmii_tx_en,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N383
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1444_SW0_F : LUT6
    generic map(
      INIT => X"AAAAAAAA88880888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_992,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_1088,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_993,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N382
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1444_SW0 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N382,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N383,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1_3122,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N42
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_glue_set_G : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_1715,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N381
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_glue_set_F : LUT6
    generic map(
      INIT => X"FF00FFFF01000101"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_1715,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N380
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_glue_set : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N380,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N381,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_glue_set_2666
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT83_G : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => rx_mac_config_vector(79),
      I3 => rx_mac_config_vector(71),
      I4 => rx_mac_config_vector(39),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N379
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT83_F : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I2 => rx_mac_config_vector(47),
      I3 => rx_mac_config_vector(63),
      I4 => rx_mac_config_vector(55),
      I5 => rx_mac_config_vector(39),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N378
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT83 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N378,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N379,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot_3115,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1_3196
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_0_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE6EE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1660_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_0_rstpot_3178
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0_rstpot : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0_rstpot_3131
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA9FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2_rstpot_3129
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0_rstpot : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0_rstpot_3128
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1_rstpot : LUT5
    generic map(
      INIT => X"FFF9FFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1_rstpot_3130
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1_rstpot : LUT5
    generic map(
      INIT => X"FFF9FFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1_rstpot_3127
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5_rstpot_3154
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6_rstpot_3153
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7_rstpot_3152
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8_rstpot_3151
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9_rstpot_3150
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10_rstpot_3149
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11_rstpot_3148
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12_rstpot_3147
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13_rstpot_3146
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14_rstpot_3145
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15_rstpot_3144
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16_rstpot_3143
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17_rstpot_3142
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18_rstpot_3141
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0_rstpot_3195,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0_rstpot : LUT4
    generic map(
      INIT => X"FEF4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1503,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_0_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0_rstpot_3195
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2_rstpot_3194,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2_rstpot : LUT4
    generic map(
      INIT => X"0E02"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1503,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_2_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2_rstpot_3194
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4_rstpot_3193,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4_rstpot : LUT4
    generic map(
      INIT => X"0E02"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1503,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_4_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4_rstpot_3193
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5_rstpot_3192,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5_rstpot : LUT4
    generic map(
      INIT => X"0E02"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1503,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_5_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5_rstpot_3192
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6_rstpot_3191,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6_rstpot : LUT4
    generic map(
      INIT => X"0E02"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1503,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_6_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6_rstpot_3191
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_rstpot_3190,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_rstpot : LUT4
    generic map(
      INIT => X"0E02"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1503,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_7_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_rstpot_3190
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1_rstpot_3189,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1_rstpot : LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_1_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1503,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1_rstpot_3189
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3_rstpot_3188,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3_rstpot : LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1851_inv,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_3_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1503,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3_rstpot_3188
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_14_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT14,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_14_rstpot_3187
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_11_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_11_rstpot_3186
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_9_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT9,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_9_rstpot_3185
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_8_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT8,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_8_rstpot_3184
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_7_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT7,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_7_rstpot_3183
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_6_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_6_rstpot_3182
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_5_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT5,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_5_rstpot_3181
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT3,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3_rstpot_3180
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_2_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_2_rstpot_3179
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_5_rstpot : LUT5
    generic map(
      INIT => X"FFFDFFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1660_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT5,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_5_rstpot_3173
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_4_rstpot : LUT5
    generic map(
      INIT => X"FFFDFFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1660_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT4,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_4_rstpot_3174
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_2_rstpot : LUT5
    generic map(
      INIT => X"FFFDFFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1660_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT2,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_2_rstpot_3176
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_3_rstpot : LUT5
    generic map(
      INIT => X"FFFDFFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1660_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT3,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_3_rstpot_3175
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1_rstpot_3157
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_945,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0_rstpot_3158
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_946,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3_rstpot_3156
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_1027,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4_rstpot_3155
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_1026,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19_rstpot_3140
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_856,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20_rstpot_3139
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_925,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21_rstpot_3138
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_928,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22_rstpot_3137
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_929,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23_rstpot_3136
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25_rstpot_3135
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26_rstpot_3134
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27_rstpot_3133
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28_rstpot_3132
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_1_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFFFFA2F7AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1660_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_2930,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_1_rstpot_3177
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_14 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_14_rstpot_3187,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_11_rstpot_3186,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_9_rstpot_3185,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_8_rstpot_3184,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_7_rstpot_3183,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_6_rstpot_3182,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_5_rstpot_3181,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_3_rstpot_3180,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_2_rstpot_3179,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_0_rstpot_3178,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_1_rstpot_3177,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_2_rstpot_3176,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_3_rstpot_3175,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_4_rstpot_3174,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_5_rstpot_3173,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER12,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot_3172
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER11,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot_3171
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER10,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot_3170
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER9,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot_3169
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER8,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot_3168
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER7,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot_3167
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot_3166
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER5,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot_3165
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER4,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot_3164
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER3,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot_3163
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot_3162
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot_3161
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1239,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot : LUT5
    generic map(
      INIT => X"2F3F3F3F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_486,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o_12_1_2496,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o_12_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_rstpot_3159
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0_rstpot_3158,
      Q => tx_statistics_vector(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1_rstpot_3157,
      Q => tx_statistics_vector(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3_rstpot_3156,
      Q => tx_statistics_vector(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4_rstpot_3155,
      Q => tx_statistics_vector(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5_rstpot_3154,
      Q => tx_statistics_vector(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6_rstpot_3153,
      Q => tx_statistics_vector(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7_rstpot_3152,
      Q => tx_statistics_vector(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8_rstpot_3151,
      Q => tx_statistics_vector(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9_rstpot_3150,
      Q => tx_statistics_vector(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10_rstpot_3149,
      Q => tx_statistics_vector(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11_rstpot_3148,
      Q => tx_statistics_vector(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12_rstpot_3147,
      Q => tx_statistics_vector(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13_rstpot_3146,
      Q => tx_statistics_vector(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14_rstpot_3145,
      Q => tx_statistics_vector(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15_rstpot_3144,
      Q => tx_statistics_vector(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16_rstpot_3143,
      Q => tx_statistics_vector(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17_rstpot_3142,
      Q => tx_statistics_vector(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18_rstpot_3141,
      Q => tx_statistics_vector(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19_rstpot_3140,
      Q => tx_statistics_vector(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_20_rstpot_3139,
      Q => tx_statistics_vector(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_21_rstpot_3138,
      Q => tx_statistics_vector(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_22_rstpot_3137,
      Q => tx_statistics_vector(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_23_rstpot_3136,
      Q => tx_statistics_vector(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_25_rstpot_3135,
      Q => tx_statistics_vector(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_26_rstpot_3134,
      Q => tx_statistics_vector(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_27_rstpot_3133,
      Q => tx_statistics_vector(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_28_rstpot_3132,
      Q => tx_statistics_vector(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0_rstpot_3131,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1_rstpot_3130,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2_rstpot_3129,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0_rstpot_3128,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1_rstpot_3127,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_2813,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1_3126
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot1_3039,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1_3125
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_rstpot_3111,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1_3124
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_2640,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot_3121
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set_2624,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_3119
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot : LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_90_o_724,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot_3109
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot_2976,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_1_3123
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_rstpot_3028,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1_3122
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1398_761,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot_3118
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_967,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1706_inv,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418_758,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_rstpot_3108
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_rstpot : LUT6
    generic map(
      INIT => X"1111111100000010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_486,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1432,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_rstpot_3114
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot1 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_340_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_1044,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot1_3045
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_929,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_rstpot_3047
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0_rstpot : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0_rstpot_2981
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1_rstpot : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1_rstpot_2980
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2_rstpot : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2_rstpot_2979
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3_rstpot : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3_rstpot_2978
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1_rstpot : LUT5
    generic map(
      INIT => X"FFF9FFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1_rstpot_2999
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_rstpot : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_rstpot_3024
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1079,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_rstpot_3021
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0_rstpot_2998
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot_2962
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot_2961
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot_2960
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot_2959
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot_2941
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot_2940
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot_2939
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot_2938
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot_2937
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot_2936
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot_2935
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot_2934
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_956,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_3037
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_3033
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_rstpot : LUT5
    generic map(
      INIT => X"11111110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1087,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_1086,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_rstpot_3026
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_rstpot : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_rstpot_3025
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_rstpot : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_rstpot_3022
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_rstpot : LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_951,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_rstpot_3020
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot_2989
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot_2988
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot_2987
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot_2986
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot_2985
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot_2984
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot_2983
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot_2982
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1084,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot_2958
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot1 : LUT6
    generic map(
      INIT => X"1010101110101000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_446,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot1_3039
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot : LUT6
    generic map(
      INIT => X"1111111100000010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_951,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_3036
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot : LUT6
    generic map(
      INIT => X"0010111100100010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_945,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_946,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_966,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_3034
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_rstpot : LUT6
    generic map(
      INIT => X"0010111100100010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_928,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_966,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_rstpot_3032
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set_2635,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_rstpot_3117
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_glue_set_2644,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_3113
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set_2636,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_rstpot_3112
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot_3121,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_962
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set_2638,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_rstpot_3111
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_glue_set_2633,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot_3110
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set_2641,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_rstpot_3107
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_2643,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_3116
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst_2632,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_rstpot_3087
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_276_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_rstpot_3106
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_2623,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_rstpot_3089
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set_2626,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_rstpot_3105
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_rstpot_3104
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set_2639,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_rstpot_3085
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_2650,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot_3054
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set_2645,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_3053
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_rstpot_3085,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1_3120
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_3119,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set_2642,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_rstpot_3052
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set_2648,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot_3051
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_2646,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot_3049
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set_2631,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_3046
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_2647,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot_3043
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set_2649,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot_3044
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_3086
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_glue_set_2625,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_rstpot_3041
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set_2628,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_rstpot_3040
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_316_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_1049,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_rstpot_3018
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_rstpot_3014
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT_2_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2_rstpot_3042
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_340_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_1046,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_rstpot_3017
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_332_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_1047,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_rstpot_3015
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_308_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_1050,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_rstpot_3019
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_324_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_1048,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_rstpot_3016
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot_3084
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot_3083
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot_3082
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot_3081
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot_3080
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot_3079
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot_3078
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot_3077
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot_3076
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot_3075
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot_3074
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot_3073
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot_3072
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot_3071
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot : LUT5
    generic map(
      INIT => X"000A000C"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot_3070
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0_rstpot_3069
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1_rstpot_3068
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2_rstpot_3067
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3_rstpot_3066
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4_rstpot_3065
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5_rstpot_3064
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6_rstpot_3063
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7_rstpot_3062
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8_rstpot_3061
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9_rstpot_3060
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10_rstpot_3059
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11_rstpot_3058
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12_rstpot_3057
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13_rstpot_3056
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_rstpot_3013
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID_rstpot_3011
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE_rstpot : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE_rstpot_3002
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_445,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1094,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_rstpot_3031
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_443,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1093,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_rstpot_3030
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_442,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1091,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_rstpot_3029
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => tx_mac_config_vector(14),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_1090,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_rstpot_3027
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_447,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_rstpot_3008
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_1045,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_rstpot_3000
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_rstpot_3028
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_rstpot_3012
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => NlwRenamedSig_OI_gmii_tx_en,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_rstpot_3010
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => NlwRenamedSig_OI_gmii_tx_er,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_rstpot_3009
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_rstpot_3007
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_rstpot_3006
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_rstpot_3005
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1079,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_rstpot_3004
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_rstpot_3003
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1087,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_rstpot_3001
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => tx_ifg_delay(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot_2997
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => tx_ifg_delay(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot_2996
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => tx_ifg_delay(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot_2995
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => tx_ifg_delay(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot_2994
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => tx_ifg_delay(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot_2993
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => tx_ifg_delay(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot_2992
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => tx_ifg_delay(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot_2991
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => tx_ifg_delay(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot_2990
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0_rstpot_2957
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1_rstpot_2956
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2_rstpot_2955
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3_rstpot_2954
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4_rstpot_2953
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5_rstpot_2952
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6_rstpot_2951
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7_rstpot_2950
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8_rstpot_2949
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9_rstpot_2948
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10_rstpot_2947
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11_rstpot_2946
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12_rstpot_2945
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13_rstpot_2944
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14_rstpot_2943
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15_rstpot_2942
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot_2977
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot_2976
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot_2975
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot_2974
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot_2973
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot_2972
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot_2971
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot_2970
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot_2969
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot_2968
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot_2967
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot_2966
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot_2965
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_rstpot_2964
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1_rstpot_2963
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot : LUT6
    generic map(
      INIT => X"00000000EEFECCFC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_966,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14281_2446,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot_3115
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot : LUT6
    generic map(
      INIT => X"000000002200F2F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1682_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot_3048
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_rstpot : LUT6
    generic map(
      INIT => X"00000000F0FCAAEE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_957,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_rstpot_3038
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_rstpot : LUT6
    generic map(
      INIT => X"0000000000300032"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_1389,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_248,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_947,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_rstpot_3035
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_rstpot_3103
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_rstpot_3102
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_rstpot_3101
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_rstpot_3100
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_rstpot_3099
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_rstpot_3098
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_rstpot_3097
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_rstpot_3096
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_rstpot_3095
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_rstpot_3094
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_rstpot_3093
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_rstpot_3092
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_rstpot_3091
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_rstpot : LUT6
    generic map(
      INIT => X"00000000CCFACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_rstpot_3090
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_rstpot : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1093,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_rstpot_3088
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_rstpot : LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_rstpot_3050
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_rstpot : LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_rstpot_3023
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot_3118,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_rstpot_3117,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_3116,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_966
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot_3115,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_rstpot_3114,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_486
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_3113,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_968
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_rstpot_3112,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_959
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_rstpot_3111,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_rstpot_3110,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_950
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot_3109,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_rstpot_3108,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_967
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_rstpot_3107,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_rstpot_3106,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_rstpot_3105,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_924
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_rstpot_3104,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_rstpot_3103,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_rstpot_3102,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_rstpot_3101,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_rstpot_3100,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_rstpot_3099,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_rstpot_3098,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_rstpot_3097,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_rstpot_3096,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_rstpot_3095,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_rstpot_3094,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_rstpot_3093,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_rstpot_3092,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_rstpot_3091,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_rstpot_3090,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_rstpot_3089,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_954
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_rstpot_3088,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_1026
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_rstpot_3087,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_3086,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_rstpot_3085,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot_3084,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot_3083,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot_3082,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot_3081,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot_3080,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot_3079,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot_3078,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot_3077,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot_3076,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot_3075,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot_3074,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot_3073,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot_3072,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot_3071,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot_3070,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_0_rstpot_3069,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_1_rstpot_3068,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_2_rstpot_3067,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_3_rstpot_3066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_4_rstpot_3065,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_5_rstpot_3064,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_6_rstpot_3063,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_7_rstpot_3062,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_8_rstpot_3061,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_9_rstpot_3060,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_10_rstpot_3059,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_11_rstpot_3058,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_12_rstpot_3057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2_13_rstpot_3056,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_2(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_31
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot_3054,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_3053,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_969
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_rstpot_3052,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot_3051,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_rstpot_3050,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_247
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot_3049,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot_3048,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_rstpot_3047,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EXCESSIVE_COLLISIONS_929
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_3046,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_946
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot1_3045,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_1044
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot_3044,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot_3043,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2_rstpot_3042,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_rstpot_3041,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_923
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_rstpot_3040,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_925
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot1_3039,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_rstpot_3038,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_957
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_3037,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_956
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_3036,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_951
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_rstpot_3035,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_947
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_3034,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_945
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_3033,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_930
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_rstpot_3032,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_LATE_COLLISION_928
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_rstpot_3031,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1094
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_rstpot_3030,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1093
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_rstpot_3029,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1091
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_rstpot_3028,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_rstpot_3027,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_1090
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_rstpot_3026,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1085
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_rstpot_3025,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1084
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_rstpot_3024,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_484
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_rstpot_3023,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_rstpot_3022,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1079
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_rstpot_3021,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_rstpot_3020,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_1051
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_rstpot_3019,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_1050
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_rstpot_3018,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_1049
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_rstpot_3017,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_1046
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_rstpot_3016,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_1048
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_rstpot_3015,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_1047
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_rstpot_3014,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_1027
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_rstpot_3013,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_995
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_rstpot_3012,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_994
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID_rstpot_3011,
      Q => NlwRenamedSig_OI_tx_statistics_valid
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_rstpot_3010,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_993
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_rstpot_3009,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_992
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_rstpot_3008,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_rstpot_3007,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_485
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_rstpot_3006,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG1_1087
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_rstpot_3005,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_rstpot_3004,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_1052
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_rstpot_3003,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_996
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE_rstpot_3002,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE_981
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_rstpot_3001,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_REG2_1086
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_rstpot_3000,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_1045
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1_rstpot_2999,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0_rstpot_2998,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot_2997,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot_2996,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot_2995,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot_2994,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot_2993,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot_2992,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot_2991,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot_2990,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot_2989,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot_2988,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot_2987,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot_2986,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot_2985,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot_2984,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot_2983,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot_2982,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_0_rstpot_2981,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_1_rstpot_2980,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_2_rstpot_2979,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS_3_rstpot_2978,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ATTEMPTS(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot_2977,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot_2976,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot_2975,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot_2974,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot_2973,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot_2972,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot_2971,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot_2970,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot_2969,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot_2968,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot_2967,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot_2966,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot_2965,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0_rstpot_2964,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1_rstpot_2963,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot_2962,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot_2961,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot_2960,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot_2959,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot_2958,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0_rstpot_2957,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1_rstpot_2956,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2_rstpot_2955,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3_rstpot_2954,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4_rstpot_2953,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5_rstpot_2952,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6_rstpot_2951,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7_rstpot_2950,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8_rstpot_2949,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9_rstpot_2948,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10_rstpot_2947,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11_rstpot_2946,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12_rstpot_2945,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13_rstpot_2944,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14_rstpot_2943,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15_rstpot_2942,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot_2941,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot_2940,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot_2939,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot_2938,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot_2937,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot_2936,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot_2935,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot_2934,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_4 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_2933
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_2670,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1_2932
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_2930
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_0_rstpot_2929,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_0_rstpot : LUT4
    generic map(
      INIT => X"00E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_0_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_0_rstpot_2929
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_1_rstpot_2928,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_1_rstpot : LUT4
    generic map(
      INIT => X"00E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_1_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_1_rstpot_2928
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_2_rstpot_2927,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_2_rstpot : LUT4
    generic map(
      INIT => X"00E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_2_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_2_rstpot_2927
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_3_rstpot_2926,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_3_rstpot : LUT4
    generic map(
      INIT => X"00E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_3_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_3_rstpot_2926
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_4_rstpot_2925,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_4_rstpot : LUT4
    generic map(
      INIT => X"00E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_4_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_4_rstpot_2925
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_7_rstpot_2924,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_7_rstpot : LUT4
    generic map(
      INIT => X"00E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_7_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_7_rstpot_2924
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_5_rstpot_2923,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_5_rstpot : LUT4
    generic map(
      INIT => X"00E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_5_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_5_rstpot_2923
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_6_rstpot_2922,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_6_rstpot : LUT4
    generic map(
      INIT => X"00E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_6_rstpot_2922
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_8_rstpot_2921,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_8_rstpot : LUT4
    generic map(
      INIT => X"00E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_8_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_8_rstpot_2921
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_9_rstpot_2920,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_9_rstpot : LUT4
    generic map(
      INIT => X"00E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_9_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT_9_rstpot_2920
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2919
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst_SW0 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N368
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_SW0 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_375,
      I1 => tx_axis_mac_tlast,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385,
      I3 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N340
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set : LUT6
    generic map(
      INIT => X"082A080808080808"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_377,
      I2 => tx_axis_mac_tlast,
      I3 => NlwRenamedSig_OI_tx_axis_mac_tready,
      I4 => tx_axis_mac_tuser,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_2618
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFFABBB0111"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N318,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_391,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_378,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N376,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_374,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_2617
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_SW1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_377,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_396,
      I3 => tx_axis_mac_tuser,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N376
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1 : LUT6
    generic map(
      INIT => X"0444044454440444"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_2116,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_2328,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N374,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_2832
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_SW1 : LUT4
    generic map(
      INIT => X"FEFA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N190,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N374
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot : LUT6
    generic map(
      INIT => X"02220AAACEEE0AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_2316,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N372,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot_2799
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot_SW1 : LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_2323,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N372
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1528,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_1526,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N370,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In_1492
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In_SW1 : LUT6
    generic map(
      INIT => X"AA2AFF3FAA2AAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N370
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst : LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFF5F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N368,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_glue_rst_2632
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_rstpot_G : LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1239,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N329
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_rstpot_F : LUT6
    generic map(
      INIT => X"AAABABABAAA8A8A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1239,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_486,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N328
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_1_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_346,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_1394,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_1476,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      O => rx_statistics_vector(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1 : LUT6
    generic map(
      INIT => X"0000000010000000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1_2823
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_1045,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_2816
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1 : LUT6
    generic map(
      INIT => X"0100010011100100"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_947,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1_2824
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_12 : LUT5
    generic map(
      INIT => X"8F00008F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_11,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_4_11 : LUT6
    generic map(
      INIT => X"C6000000C6C6C6C6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_11,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_18_Q : LUT5
    generic map(
      INIT => X"DFDF8ADF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(18),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv2 : LUT5
    generic map(
      INIT => X"5554FFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_3_11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val1 : LUT6
    generic map(
      INIT => X"FFFFFFFF0F0F3F5F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_993,
      I1 => NlwRenamedSig_OI_gmii_tx_en,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_COMB,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3_2933,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_val
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1_2821
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1_2820
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1732,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_2806
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set : LUT6
    generic map(
      INIT => X"DFDFDFDFDF000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_1388,
      I4 => pause_req,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_1513,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_2658
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot : LUT4
    generic map(
      INIT => X"AEA2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_1719,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_2792
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => tx_axis_mac_tlast,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_389,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_388,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_378,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_2786
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_340_o1 : LUT5
    generic map(
      INIT => X"888888F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2154,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_340_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT161 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT151 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT141 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT131 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT121 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT111 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT101 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT91 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT81 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT21 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT17 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_0_11 : LUT4
    generic map(
      INIT => X"4055"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_1_11 : LUT5
    generic map(
      INIT => X"66060606"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_2_11 : LUT6
    generic map(
      INIT => X"7878007800780078"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut_0_1 : LUT5
    generic map(
      INIT => X"AA828282"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1732,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut_1_1 : LUT5
    generic map(
      INIT => X"AA828282"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1732,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut_2_1 : LUT5
    generic map(
      INIT => X"AA828282"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1732,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_0_11 : LUT5
    generic map(
      INIT => X"55414141"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1732,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_1_11 : LUT6
    generic map(
      INIT => X"0000F88FF88F0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1732,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_38_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFF777FF7FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_995,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1517,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_951,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_38_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT151 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => tx_mac_config_vector(25),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT141 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => tx_mac_config_vector(24),
      I2 => tx_mac_config_vector(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT131 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => tx_mac_config_vector(23),
      I2 => tx_mac_config_vector(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT121 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => tx_mac_config_vector(22),
      I2 => tx_mac_config_vector(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT111 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => tx_mac_config_vector(21),
      I2 => tx_mac_config_vector(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT101 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => tx_mac_config_vector(20),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT91 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => tx_mac_config_vector(19),
      I2 => tx_mac_config_vector(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT81 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => tx_mac_config_vector(18),
      I2 => tx_mac_config_vector(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT71 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => tx_mac_config_vector(17),
      I2 => tx_mac_config_vector(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT61 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => tx_mac_config_vector(30),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT51 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => tx_mac_config_vector(29),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT41 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => tx_mac_config_vector(28),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT31 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => tx_mac_config_vector(27),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT21 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => tx_mac_config_vector(26),
      I2 => tx_mac_config_vector(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT16 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => tx_mac_config_vector(14),
      I1 => tx_mac_config_vector(16),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT81 : LUT5
    generic map(
      INIT => X"ABAA0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT71 : LUT5
    generic map(
      INIT => X"ABAA0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT61 : LUT5
    generic map(
      INIT => X"ABAA0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT51 : LUT5
    generic map(
      INIT => X"ABAA0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_51_o_DATA_REG_1_7_mux_82_OUT81 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_51_o_DATA_REG_1_7_mux_82_OUT71 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_51_o_DATA_REG_1_7_mux_82_OUT61 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_51_o_DATA_REG_1_7_mux_82_OUT51 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_51_o_DATA_REG_1_7_mux_82_OUT41 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_51_o_DATA_REG_1_7_mux_82_OUT31 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_51_o_DATA_REG_1_7_mux_82_OUT21 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_GND_51_o_DATA_REG_1_7_mux_82_OUT11 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT41 : LUT5
    generic map(
      INIT => X"EFEE4544"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT31 : LUT5
    generic map(
      INIT => X"EFEE4544"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT21 : LUT5
    generic map(
      INIT => X"EFEE4544"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT11 : LUT5
    generic map(
      INIT => X"EFEE4544"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_COL_GND_51_o_MUX_503_o11 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => gmii_col,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_GND_51_o_MUX_503_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_15_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_14_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_12_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_10_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv1 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_2320,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv2 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable321 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_1079,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable211 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_1084,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable21
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_14_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_13_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_11_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_13_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_9_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1_2819
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot : LUT6
    generic map(
      INIT => X"22F2222222022222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1393,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N366,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_2791
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o11_2537,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N366
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable241 : LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_1080,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_17_Q : LUT6
    generic map(
      INIT => X"FFFBFFFB5551FFFB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set : LUT6
    generic map(
      INIT => X"5555555500010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_966,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N364,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_2643
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_glue_set_SW1 : LUT6
    generic map(
      INIT => X"0000000000202020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_969,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_968,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_COMB,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N364
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot : LUT6
    generic map(
      INIT => X"5111115140000040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_2148,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N362,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_2115,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_2796
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_SW0 : LUT5
    generic map(
      INIT => X"80000080"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o11_2593,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o12_2594,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N362
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1 : LUT6
    generic map(
      INIT => X"2222022022222222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N360,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_2838
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_SW0 : LUT5
    generic map(
      INIT => X"84210000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N238,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N360
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2362,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_2836
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2362,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_2837
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_1515,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_2660
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot : LUT6
    generic map(
      INIT => X"101010101010DC10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_2323,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_2322,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N358,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_2797
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_SW0 : LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_286,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_287,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N358
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1 : LUT6
    generic map(
      INIT => X"0000000000001110"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N356,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1_2822
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N356
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N354,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set_2649
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_glue_set_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N354
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF222E2222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14081,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N352,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_2646
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_glue_set_SW1 : LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_966,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N352
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set : LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N350,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set_2639
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_glue_set_SW1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N350
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set : LUT6
    generic map(
      INIT => X"F0F40044F0FF00FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N34,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N348,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_2650
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_glue_set_SW1 : LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1083,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N348
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set : LUT6
    generic map(
      INIT => X"0000EFEE00000F00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N346,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_2647
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_glue_set_SW1 : LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_956,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N346
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set : LUT6
    generic map(
      INIT => X"0010001055550010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_389,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_376,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I4 => NlwRenamedSig_OI_tx_axis_mac_tready,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N344,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_2616
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_391,
      I1 => tx_axis_mac_tuser,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N344
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set : LUT6
    generic map(
      INIT => X"00202020FFFF2020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_207,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_378,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_375,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385,
      I4 => tx_axis_mac_tvalid,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N342,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_2615
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_SW0 : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_axis_mac_tready,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_391,
      I3 => tx_axis_mac_tlast,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N342
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set : LUT6
    generic map(
      INIT => X"66F644F4FFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_373,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_372,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_374,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_207,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N340,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_2613
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot : LUT6
    generic map(
      INIT => X"FFF7FFF7FFF78880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N338,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_2798
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N338
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_glue_set : LUT6
    generic map(
      INIT => X"8888888800080000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDLE_981,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N336,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_glue_set_2625
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_glue_set_SW0 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_923,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N336
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot : LUT6
    generic map(
      INIT => X"2A0A20003B0A3100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_2151,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N334,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_2319,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_285,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_2800
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2154,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N334
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2362,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_2835
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2112,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2369,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_2834
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CALCULATED_FSC,
      I1 => rx_mac_config_vector(1),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1_2828
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync2,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_2826
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync2,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_2825
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG_458,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_2787,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1_2815
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG_451,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_454,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1_2814
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_1734,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_1719,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_1715,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot_2807
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_386,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_2805
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_2804
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_0_glue_set : LUT3
    generic map(
      INIT => X"F6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1251,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1250,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_0_glue_set_2651
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1 : LUT6
    generic map(
      INIT => X"0555044404440444"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_2325,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_2153,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_2833
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1 : LUT6
    generic map(
      INIT => X"0202000202000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_926,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_856,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1_2817
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set : LUT5
    generic map(
      INIT => X"55551000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_statistics_valid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I4 => NlwRenamedSig_OI_tx_statistics_vector(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_2652
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_14_Q : LUT4
    generic map(
      INIT => X"2AEA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val1 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set : LUT6
    generic map(
      INIT => X"AAAAAAAA00000800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N330,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_2667
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_2070,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N330
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set : LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_394,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_378,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_387,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_373,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_372,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_2612
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_2151,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2150,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_2830
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1 : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_2114,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_2015,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_284,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_2827
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set : LUT5
    generic map(
      INIT => X"0808AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_2071,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_2670
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_1742,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_1718,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_2664
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_1736,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_1716,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_2663
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_1737,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_1717,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_2662
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot : LUT4
    generic map(
      INIT => X"A8AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot_2812
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set : LUT5
    generic map(
      INIT => X"11111000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_2096,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_2097,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_2114,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_284,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_2015,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_2668
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot : LUT6
    generic map(
      INIT => X"FFFFAAAEAAAEAAAE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_247,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_395,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_392,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_393,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_2810
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set : LUT6
    generic map(
      INIT => X"0100010001000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_2020,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_2021,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_2069,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_2669
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_rstpot : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N328,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N329,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_rstpot_2885
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT_2_11_G : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1091,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N327
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT_2_11_F : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5557"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1091,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N326
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT_2_11 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N326,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N327,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N44,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT_2_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_16_Q : LUT5
    generic map(
      INIT => X"DFDF8ADF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(16),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_15_Q : LUT6
    generic map(
      INIT => X"0D2F082A0D2F5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(15),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_14_Q : LUT6
    generic map(
      INIT => X"0D2F082A0D2F5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(14),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_13_Q : LUT6
    generic map(
      INIT => X"0D2F082A0D2F5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(13),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_12_Q : LUT6
    generic map(
      INIT => X"0D2F082A0D2F5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(12),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_11_Q : LUT6
    generic map(
      INIT => X"0D2F082A0D2F5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_10_Q : LUT6
    generic map(
      INIT => X"0D2F082A0D2F5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_9_Q : LUT6
    generic map(
      INIT => X"0D2F082A0D2F5D7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_8_Q : LUT5
    generic map(
      INIT => X"02DF028A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_7_Q : LUT5
    generic map(
      INIT => X"02DF028A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0_rstpot : LUT6
    generic map(
      INIT => X"00DF00FFFF00FF00"
    )
    port map (
      I0 => tx_mac_config_vector(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_2402,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2388,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0203_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0_rstpot_2880
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_969,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1412_760,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_glue_set_2645
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_glue_set_SW1 : LUT5
    generic map(
      INIT => X"FFFFD0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N310
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_glue_set_SW0 : LUT5
    generic map(
      INIT => X"F0F0D0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N309
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_glue_rst : LUT6
    generic map(
      INIT => X"FFFFCCCC0AAA0888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N324,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_926,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_927,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_glue_rst_2629
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13971_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N324
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set : LUT5
    generic map(
      INIT => X"2AFF2A2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2360,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2366,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2367,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set_2672
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1426,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_glue_set_2641
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1869_inv11_SW1 : LUT6
    generic map(
      INIT => X"AAAACCCAAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_950,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1734_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N250
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1869_inv11_SW0 : LUT6
    generic map(
      INIT => X"AAACAAAACCCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_950,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1734_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N249
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1742_inv1_SW0 : LUT6
    generic map(
      INIT => X"CCCC0000C0880000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_992,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_802,
      I2 => NlwRenamedSig_OI_gmii_tx_er,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_COMB,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N246
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT102 : LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT10,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT101_2608
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13931 : LUT6
    generic map(
      INIT => X"0000000020202200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_994,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_995,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1517,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_31,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1393
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14361_SW3 : LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N228
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT2 : LUT6
    generic map(
      INIT => X"000900090000000F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N18,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_725,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT43 : LUT5
    generic map(
      INIT => X"04040500"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT4,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT41_2430,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_725,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT41 : LUT6
    generic map(
      INIT => X"00007F8000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_62_o_MUX_1196_o11 : LUT6
    generic map(
      INIT => X"F444044404440444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_62_o_RXD_7_equal_9_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_62_o_MUX_1196_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_2328,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_2026,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_62_o_RXD_7_equal_9_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_281_o_inv1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_281_o_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_13_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_12_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_10_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_12_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_8_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_12_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_11_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_9_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_11_Q : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_7_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_11_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_10_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_8_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_10_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_6_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_10_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_9_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_7_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_9_Q : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_5_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_549_o_inv1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_549_o_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_9_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_8_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_6_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_8_Q : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_4_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_8_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_7_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_5_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_7_Q : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_3_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_7_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_6_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_4_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_6_Q : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_2_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_6_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_5_Q : LUT4
    generic map(
      INIT => X"2AEA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_5_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_3_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_1_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_5_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_4_Q : LUT4
    generic map(
      INIT => X"15D5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_4_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_2_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut_0_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_4_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_3_Q : LUT4
    generic map(
      INIT => X"2AEA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_3_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_1_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_3_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_6_Q : LUT5
    generic map(
      INIT => X"02DF028A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_2_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_2_Q : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1837_inv3_SW1 : LUT4
    generic map(
      INIT => X"F0F1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N267
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable121 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I5 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_ce : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_ce_2637
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1837_inv3_SW0 : LUT5
    generic map(
      INIT => X"FF00FF02"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_924,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N266
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2 : LUT5
    generic map(
      INIT => X"FFFFA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_995,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_951,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_2504
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_2_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_1_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_1_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_5_Q : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_1_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_0_Q : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut_0_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_4_Q : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_22_o2_SW0 : LUT6
    generic map(
      INIT => X"FFFF88A8FFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_375,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_386,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_207,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N318
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot1 : LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_266,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_265,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1784,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o11_2561,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set : LUT6
    generic map(
      INIT => X"AA2AFF3FAA2AAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1393,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_2539,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N316,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_1660,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_2661
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_3_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N316
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o11_2561,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL_11_1 : LUT6
    generic map(
      INIT => X"0000200000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_2462,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_2461,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_CONTROL
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set : LUT6
    generic map(
      INIT => X"0404FF0404040404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_344,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_1475,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_2654
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set : LUT6
    generic map(
      INIT => X"FF04040404040404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_344,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_1476,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_2653
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2_rstpot : LUT5
    generic map(
      INIT => X"A9AAFFAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0203_inv,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT_xor_3_11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2_rstpot_2882
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1_rstpot : LUT4
    generic map(
      INIT => X"84AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT_xor_3_11,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0203_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1_rstpot_2879
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_rst : LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0187_inv_1490,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0147_1504,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_rst_2657
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_rst : LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0187_inv_1490,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0147_1504,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_rst_2655
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_373,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_36_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_2614
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFEF00F00020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_INT_TX_STATUS_VALID_MUX_652_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_glue_set_2624
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF04AE00AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_950,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N36,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N310,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N309,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1773_inv1_492,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1458,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_glue_set_2633
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_ce_2627,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14862_2469,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14861_2468,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_set_2628
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set : LUT6
    generic map(
      INIT => X"FFFCFFFE0000AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_946,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1787_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14702,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_glue_set_2631
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_2811
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set : LUT6
    generic map(
      INIT => X"50005050DCCCDCDC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1682_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_glue_set_2648
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set : LUT6
    generic map(
      INIT => X"8800F8F00000F0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_967,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_966,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1714_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_glue_set_2642
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_SW6_G : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I5 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N290
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_SW6 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N290,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N280
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CALCULATED_FSC
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I36 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF5 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF4 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF2 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_PWR_20_o_MUX_31_o,
      Q => NlwRenamedSig_OI_rx_reset_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_1774,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_1772
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_PWR_20_o_MUX_31_o,
      Q => NlwRenamedSig_OI_tx_reset_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_1770,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_1768
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I36 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF6 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_0_rstpot_2885,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1_2439,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N287,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_281_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER3_SW1 : LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N287
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_0_Q : LUT5
    generic map(
      INIT => X"45557555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_3_Q : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_2_Q : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut_0_Q : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_0_rstpot : LUT6
    generic map(
      INIT => X"FFFFA999FFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N200,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N282,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_0_rstpot_2881
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_SW1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2150,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N282
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2_rstpot_2882,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_0 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_0_rstpot_2881,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0_rstpot_2880,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1_rstpot_2879,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n15032 : LUT6
    generic map(
      INIT => X"0000EEFF1000FEFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1085,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N279,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N280,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1503
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_SW5 : LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N279
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0203_inv1 : LUT6
    generic map(
      INIT => X"0000CF8AFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2407,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N274,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N208,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT_xor_3_11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0203_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_SW1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N274
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_1_Q : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut_0_Q : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_cy1 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_l1,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut1_2875,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut1 : LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1083,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1094,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut1_2875
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_cy : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut_2873,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_l1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_1094,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_glue_set_lut_2873
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable101 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDDFD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_1091,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N272,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N44,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I5 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1505_SW1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N272
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set : LUT6
    generic map(
      INIT => X"DDDDF5F5DDF5F5F5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N267,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N266,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1837_inv2_2441,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_glue_set_2626
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot_2869
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot : LUT3
    generic map(
      INIT => X"09"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_2868
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3_rstpot_2869,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_2868,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT111 : LUT6
    generic map(
      INIT => X"0D0D00DDDDDDDDDD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N264,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N263,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT11_489
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_SW2 : LUT4
    generic map(
      INIT => X"0054"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1085,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N264
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_SW1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1085,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N263
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0204_SW0 : LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020434_2603,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020433_2602,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020432_2601,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N261,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020431_2600,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N202
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020435_SW2 : LUT5
    generic map(
      INIT => X"F6F6FFF6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_2029,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_2111,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_2024,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N261
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0251_inv1 : LUT6
    generic map(
      INIT => X"FFFF7FFF80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020433_2602,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020434_2603,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020431_2600,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020432_2601,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N259,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N258,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0251_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020435_SW1 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_2029,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N259
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020435_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_2029,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N258
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14581 : LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N52,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N256,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1458
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1773_inv1_SW1 : LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N256
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst : LUT6
    generic map(
      INIT => X"FFFCFFB8FF74FF30"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_193_o1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N252,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_165_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N253,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N254,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_2640
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_SW2 : LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB0BBB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_962,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1517,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I5 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N254
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_SW1 : LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB0BBB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_962,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I5 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N253
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_glue_rst_SW0 : LUT4
    generic map(
      INIT => X"AAA2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_962,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_974,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N252
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1 : LUT6
    generic map(
      INIT => X"0F0F0F0E00010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N213,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable12,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N249,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N250,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1_2818
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set : LUT6
    generic map(
      INIT => X"F2F2D0D0F2F0D0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_959,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N246,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N247,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_glue_set_2636
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst : LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_2622
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set : LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N242,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_2623
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n13741_SW0 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_1090,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1093,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N242
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst : LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_2621
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN2_SW0 : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_1090,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_1093,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N240
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val1 : LUT6
    generic map(
      INIT => X"FFFF10F0FFFFF0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_1526,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1528,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_1513,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_656_o5_SW0 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N238
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_glue_set : LUT6
    generic map(
      INIT => X"5555555554555454"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_968,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N236,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N26,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_165_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_glue_set_2644
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1416_SW1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N236
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set : LUT6
    generic map(
      INIT => X"0F0F0F0F0C0C0C0E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N234,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N42,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_165_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_glue_set_2635
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1444_SW1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_969,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_968,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N234
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_2831
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_2073,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_2829
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set : LUT4
    generic map(
      INIT => X"BBB0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_1735,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_284,
      I3 => NlwRenamedSig_OI_rx_statistics_vector(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_2665
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_480_o1 : LUT6
    generic map(
      INIT => X"2222000222222222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_2188,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N232,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_480_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_SW1 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N232
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_1041_o1 : LUT6
    generic map(
      INIT => X"55515555555D5555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N217,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N230,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N218,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_1041_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_1041_o1_SW0 : LUT3
    generic map(
      INIT => X"81"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N230
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_57_o_mux_9_OUT611 : LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_57_o_mux_9_OUT61
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID1 : LUT5
    generic map(
      INIT => X"08080800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_962,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1083,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n147021 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_1389,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_248,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14702
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set : LUT6
    generic map(
      INIT => X"F0FFF0FFF0FFF0FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_ce_2637,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N228,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_glue_set_2638
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT11 : LUT6
    generic map(
      INIT => X"FFFFFFFF3333A0AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_725,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_656_o3_SW0 : LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N224
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set : LUT6
    generic map(
      INIT => X"03030F03AAAAAFAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2361,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_2029,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N215,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N202,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0251_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_2671
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set : LUT5
    generic map(
      INIT => X"FF00FF8A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set_2682
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set : LUT5
    generic map(
      INIT => X"3F0FBFAF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_57_o_mux_9_OUT61,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set_2681
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set : LUT5
    generic map(
      INIT => X"3F0FBFAF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_57_o_mux_9_OUT61,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set_2680
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set : LUT5
    generic map(
      INIT => X"3F0FBFAF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_57_o_mux_9_OUT61,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set_2679
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set : LUT5
    generic map(
      INIT => X"3F0FBFAF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_57_o_mux_9_OUT61,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set_2678
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set : LUT5
    generic map(
      INIT => X"3F0FBFAF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_57_o_mux_9_OUT61,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set_2677
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set : LUT5
    generic map(
      INIT => X"3300B3A0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_57_o_mux_9_OUT61,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set_2676
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set : LUT5
    generic map(
      INIT => X"3300B3A0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_57_o_mux_9_OUT61,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set_2675
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set : LUT5
    generic map(
      INIT => X"3300B3A0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mmux_GMII_TXD_7_GND_57_o_mux_9_OUT61,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set_2674
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_rst : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0187_inv_1490,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0147_1504,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_rst_2656
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set : LUT5
    generic map(
      INIT => X"003000BA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2408,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set_2673
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT911 : LUT6
    generic map(
      INIT => X"5555555555555557"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2367,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_2151,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2150,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N222,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N172,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0470_inv1_SW1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_2148,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N222
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot : LUT6
    generic map(
      INIT => X"00AAC0AA0000C0C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2365,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_2017,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2367,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N220,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot_2801
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0229_inv1_SW0 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2360,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2366,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N220
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_1041_o1_SW0_SW1 : LUT6
    generic map(
      INIT => X"FFFF333354551011"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_2188,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_2071,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_2069,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_2068,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N218
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_1041_o1_SW0_SW0 : LUT6
    generic map(
      INIT => X"AAA2FFE2AAA2FFF3"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_2071,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_2069,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_2188,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_2068,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N217
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_90_o_SW0 : LUT6
    generic map(
      INIT => X"77005F0000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_444,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1517,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1_3120,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N40
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_40_o_MUX_712_o1 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_994,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_995,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1517,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_40_o_MUX_712_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv1 : LUT6
    generic map(
      INIT => X"5555555555555554"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_967,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_STATUS_VALID_INT_TX_STATUS_VALID_MUX_652_o11 : LUT6
    generic map(
      INIT => X"0808000800000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_962,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1083,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_INT_TX_STATUS_VALID_MUX_652_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_SW0 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N215
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_glue_rst : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_927,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_40_o_MUX_712_o,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1820_inv,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1393,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_glue_rst_2630
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14361_SW2 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N213
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_END_OF_TX1 : LUT6
    generic map(
      INIT => X"080800000A000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_995,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1517,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_951,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce : LUT6
    generic map(
      INIT => X"FFFFEEEEFFFF0ECE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_1513,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N108,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N210,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce_2659
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0179_inv_SW1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1393,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N210
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce_2659,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0141_1505,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_2813
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_2838,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2364
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_2837,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_2096
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_2836,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_2097
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_2835,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_2101
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_2834,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_2098
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_2833,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_2325
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_2832,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_2116
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_2831,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_2153
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_2830,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2150
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_2829,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2154
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1_2828,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_2827,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_342
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_2826,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_1394
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_2825,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_1388
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot1_2824,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot1_2823,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_1088
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot1_2822,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1083
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_rstpot1_2821,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_rstpot1_2820,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_rstpot1_2819,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_248
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_rstpot1_2818,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_rstpot1_2817,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED_856
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_2816,
      Q => tx_statistics_vector(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1_2815,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_457
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1_2814,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_450
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_2813,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_rstpot_2812,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_2811,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_2810,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_395
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot,
      Q => rx_axis_mac_tlast
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot,
      Q => rx_axis_mac_tvalid
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot_2807,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_284
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_2806,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1732
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_2805,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_396
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_2804,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_389
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_rstpot_2801,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2365
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot_2800,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_2319
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot_2799,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_2316
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET : FDS
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_2798,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2112
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot_2797,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_2322
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot_2796,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_2115
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot_2794,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_2019
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_2153,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_2019,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot_2794
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD : FDS
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot_2793,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_2017
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_2017,
      I2 => rx_mac_config_vector(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD_rstpot_2793
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample : FDS
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_2792,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_1719
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_2791,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_2786,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_378
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_10_rt_2785
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_2784
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt_2783
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_1_rt_2782
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_2_rt_2781
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_3_rt_2780
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_4_rt_2779
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_5_rt_2778
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_6_rt_2777
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_7_rt_2776
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_8_rt_2775
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_9_rt_2774
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_2773
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_2772
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_2771
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_2770
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_2769
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_2768
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_2767
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_2766
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_2765
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_2764
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_2763
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_2762
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_2761
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_2760
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_2759
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_2758
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_2757
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_2756
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_2755
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_2754
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_2753
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_2752
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_2751
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_2750
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_2749
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_2748
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_2747
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_2746
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_2745
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_2744
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_2743
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_2742
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_2741
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_2740
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_2739
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_2738
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_2737
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_2736
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_2735
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_2734
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_2733
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_2732
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_2731
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_2730
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_2729
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_2728
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_2727
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_2726
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_2725
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_2724
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_2723
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_2722
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_2721
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_2720
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_2719
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_2718
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_2717
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_2716
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_2715
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_2714
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_2713
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_2712
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_2711
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_2710
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_2709
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_2708
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_2707
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_2706
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_2705
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_2704
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_2703
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_2702
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_2701
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_2700
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_2699
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_2698
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_2697
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_2696
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_2695
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_2694
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_2693
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_2692
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_2691
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_2690
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_2689
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_2688
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_2687
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_2686
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_2685
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_2684
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_2683
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91 : LUT5
    generic map(
      INIT => X"0A060000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT81,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY_glue_set_2682,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => NlwRenamedSig_OI_gmii_tx_en
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0_glue_set_2681,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1_glue_set_2680,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2_glue_set_2679,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3_glue_set_2678,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4_glue_set_2677,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5_glue_set_2676,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6_glue_set_2675,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7_glue_set_2674,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => gmii_txd(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY_glue_set_2673,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => NlwRenamedSig_OI_gmii_tx_er
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_glue_set_2672,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2360
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_2671,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2361
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_2670,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_2669,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_2668,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_2015
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_2667,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_glue_set_2666,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_1715
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_2665,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => NlwRenamedSig_OI_rx_statistics_vector(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_2664,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_1718
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_2663,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_1716
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_2662,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_1717
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_2661,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1393
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_2660,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_1515
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_2658,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_1513
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_rst_2657,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_rst_2656,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_rst_2655,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_2654,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_1475
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_2653,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_1476
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_2652,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => NlwRenamedSig_OI_tx_statistics_vector(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_0_glue_set_2651,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_glue_rst_2630,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_927
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_glue_rst_2629,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DEFERRED2_926
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_ce : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_925,
      I2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DEFER_COUNT_DONE_glue_ce_2627
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_2622,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_953
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_2621,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_952
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_208
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_394
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_2618,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_377
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_2617,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_207
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_2616,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_376
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_2615,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_375
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_2614,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_373
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_2613,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_374
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_2612,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_372
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o : LUT6
    generic map(
      INIT => X"00000000F0E0FFEE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2407,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N208,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_2372
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_PREAMBLE_AND_437_o_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N208
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_63_o_FRAME_COUNTER_7_equal_1_o_7_Q : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N206,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_63_o_FRAME_COUNTER_7_equal_1_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_63_o_FRAME_COUNTER_7_equal_1_o_7_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N206
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_383_o : LUT6
    generic map(
      INIT => X"BAAABAAAFFFFBAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_393_o,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_2071,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_2068,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_2022,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_383_o_2346
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT104 : LUT6
    generic map(
      INIT => X"0F0A0F0800000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT102_2609,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT101_2608,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT81,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT103 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT102_2609
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT101 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o3 : LUT6
    generic map(
      INIT => X"FFA8FFA8FFFFFFA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2154,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o2_2606,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o1_2605,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2369,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2370,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o2 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_2116,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2112,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_2026,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_2115,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o2_2606
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o1 : LUT6
    generic map(
      INIT => X"00B000B0BBBB00B0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2370,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2371,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_347,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_2025,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_2116,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_2026,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o1_2605
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020434 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020434_2603
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020433 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020433_2602
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020432 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020432_2601
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020431 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n020431_2600
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv : LUT6
    generic map(
      INIT => X"FFFF5455FFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2150,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N200,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_2342
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_SW0 : LUT6
    generic map(
      INIT => X"0000000200000003"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FIRST_FRAME_2360,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_2151,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_2148,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N200
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT7 : LUT6
    generic map(
      INIT => X"0000AAA600000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N196,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT411,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT7_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N196
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT8 : LUT6
    generic map(
      INIT => X"00AB000100000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N194,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT411,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT81,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT8_SW0 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N194
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_59_o_AND_558_o_0_Q : LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N192,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_59_o_AND_558_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_59_o_AND_558_o_0_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_2028,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N192
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable2_SW0 : LUT4
    generic map(
      INIT => X"ECCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N190
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o13 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o12_2594
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o12 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o11_2593
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o11 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_MATCH_GND_62_o_MUX_1148_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o : LUT6
    generic map(
      INIT => X"0000000010000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_FIELD_COUNTER_1_AND_523_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N186,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o_2278
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_2026,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_2328,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N186
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_355_o : LUT6
    generic map(
      INIT => X"FFFFFFFF00010101"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_2327,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_2326,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N184,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2154,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_2148,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_355_o_2275
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_355_o_SW0 : LUT5
    generic map(
      INIT => X"ABAAFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_2026,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_2112,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_2115,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_2324,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N184
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_61_o_mux_2_OUT1 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N180,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2150,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_2151,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      I5 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_61_o_mux_2_OUT1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N180
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_61_o_mux_2_OUT2 : LUT6
    generic map(
      INIT => X"1111111111111110"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N178,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2150,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_2151,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_61_o_mux_2_OUT2_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N178
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0470_inv1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2150,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_2148,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_2151,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N172,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0470_inv1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1_2932,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N172
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_55_o_RX_ERR_REG6_AND_469_o : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_2069,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N170,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_55_o_RX_ERR_REG6_AND_469_o_1995
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_55_o_RX_ERR_REG6_AND_469_o_SW0 : LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N170
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_58_o_RX_DV_REG6_AND_471_o : LUT6
    generic map(
      INIT => X"0000000010000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_2069,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N168,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_58_o_RX_DV_REG6_AND_471_o_1994
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_58_o_RX_DV_REG6_AND_471_o_SW0 : LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N168
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1998
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG : LUT6
    generic map(
      INIT => X"0000200000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1997
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N162,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1954
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N162
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(18),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N160,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1940
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N160
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1964
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N158
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N156,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1962
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N156
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N154,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1960
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N154
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N152,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1959
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N152
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N150,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1950
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N150
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N148,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1948
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N148
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(16),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N146,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1942
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N146
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(20),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N144,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1938
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N144
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N142,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1963
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N142
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N140,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1952
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N140
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT2 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N138,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N138
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT3 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N128,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT53 : LUT5
    generic map(
      INIT => X"69FF6900"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_2570,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT52 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_2570
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT7 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N134,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT7_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N134
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT12 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N132,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT12_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N132
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT20 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(19),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT20_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT283 : LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_2565,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT282 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_2565
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT31 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N128,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT31_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N128
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT32 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N126,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT32_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N126
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o12 : LUT6
    generic map(
      INIT => X"0001000001110111"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_265,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_266,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_267,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1784,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1775,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o11_2561
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o11 : LUT6
    generic map(
      INIT => X"FFFFFFFF55555515"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1775,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1784,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_267,
      I5 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_next_rx_state_1_OR_9_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o2 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_265,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o1_2559,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o1 : LUT6
    generic map(
      INIT => X"AAAAAEAAA8A88400"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1775,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_267,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1784,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_266,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o1_2559
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_rx_data_7_MUX_1317_o_7_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N124,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_rx_data_7_MUX_1317_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_rx_data_7_MUX_1317_o_7_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N124
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o83 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o8,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o81_2557,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o82 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o81_2557
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o81 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb83 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_2555,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb82 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_2555
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT13 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT11_2553,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT12 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => rx_mac_config_vector(56),
      I3 => rx_mac_config_vector(48),
      I4 => rx_mac_config_vector(32),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT11_2553
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(40),
      I3 => rx_mac_config_vector(72),
      I4 => rx_mac_config_vector(64),
      I5 => rx_mac_config_vector(32),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT23 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT21_2551,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT22 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => rx_mac_config_vector(57),
      I3 => rx_mac_config_vector(49),
      I4 => rx_mac_config_vector(33),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT21_2551
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT21 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(41),
      I3 => rx_mac_config_vector(73),
      I4 => rx_mac_config_vector(65),
      I5 => rx_mac_config_vector(33),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT33 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT3,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT31_2549,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT32 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => rx_mac_config_vector(58),
      I3 => rx_mac_config_vector(50),
      I4 => rx_mac_config_vector(34),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT31_2549
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(42),
      I3 => rx_mac_config_vector(74),
      I4 => rx_mac_config_vector(66),
      I5 => rx_mac_config_vector(34),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT43 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT4,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT41_2547,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT42 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => rx_mac_config_vector(59),
      I3 => rx_mac_config_vector(51),
      I4 => rx_mac_config_vector(35),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT41_2547
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(43),
      I3 => rx_mac_config_vector(75),
      I4 => rx_mac_config_vector(67),
      I5 => rx_mac_config_vector(35),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT53 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT5,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT51_2545,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT52 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => rx_mac_config_vector(60),
      I3 => rx_mac_config_vector(52),
      I4 => rx_mac_config_vector(36),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT51_2545
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT51 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(44),
      I3 => rx_mac_config_vector(76),
      I4 => rx_mac_config_vector(68),
      I5 => rx_mac_config_vector(36),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT63 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT61_2543,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT62 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => rx_mac_config_vector(61),
      I3 => rx_mac_config_vector(53),
      I4 => rx_mac_config_vector(37),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT61_2543
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT61 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(45),
      I3 => rx_mac_config_vector(77),
      I4 => rx_mac_config_vector(69),
      I5 => rx_mac_config_vector(37),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT73 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT7,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT71_2541,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT72 : LUT5
    generic map(
      INIT => X"FBEA5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => rx_mac_config_vector(62),
      I3 => rx_mac_config_vector(54),
      I4 => rx_mac_config_vector(38),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT71_2541
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => rx_mac_config_vector(46),
      I3 => rx_mac_config_vector(78),
      I4 => rx_mac_config_vector(70),
      I5 => rx_mac_config_vector(38),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_27_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_2539
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o12 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o11_2537
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv : LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1393,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N122,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o12_1598,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N122
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_5_1 : LUT6
    generic map(
      INIT => X"F0780000F078F078"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N120,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_5_1_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N120
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_4_1 : LUT6
    generic map(
      INIT => X"2888888888888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N118,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_4_1_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N118
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT195 : LUT5
    generic map(
      INIT => X"FFFF5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_2531,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_2532,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT194 : LUT5
    generic map(
      INIT => X"75226422"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_2532
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193 : LUT6
    generic map(
      INIT => X"54FF10FF54101010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_2530,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_2531
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192 : LUT4
    generic map(
      INIT => X"A0CF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(47),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(39),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_2530
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1485,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT165 : LUT5
    generic map(
      INIT => X"FFFF5150"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_2526,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_2528,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT164 : LUT6
    generic map(
      INIT => X"FB44EA4451444044"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(38),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_2527,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_2528
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(46),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(30),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_2527
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162 : LUT6
    generic map(
      INIT => X"4440040004000400"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_2526
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1485,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT55 : LUT5
    generic map(
      INIT => X"FFFF5150"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_2522,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_2524,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT54 : LUT6
    generic map(
      INIT => X"FB44EA4451444044"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(33),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_2523,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_2524
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(41),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(25),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_2523
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52 : LUT6
    generic map(
      INIT => X"4440040004000400"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_2522
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1485,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT34 : LUT6
    generic map(
      INIT => X"FFFF514051405140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_2519,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1485,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_2520,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT33 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_2520
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32 : LUT6
    generic map(
      INIT => X"5499109954111011"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(16),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(32),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_2519
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31 : LUT6
    generic map(
      INIT => X"DDA2DD8099A29980"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(40),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT124 : LUT5
    generic map(
      INIT => X"FFFFA820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1485,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(12),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122_2517,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT123 : LUT6
    generic map(
      INIT => X"1404100004040000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_2516,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122_2517
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_2516
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(36),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(44),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT144 : LUT5
    generic map(
      INIT => X"FFFFA820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1485,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142_2514,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT143 : LUT6
    generic map(
      INIT => X"1404100004040000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_2513,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142_2514
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_2513
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(21),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(37),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(45),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(29),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT74 : LUT5
    generic map(
      INIT => X"FFFFA820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1485,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72_2511,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT73 : LUT6
    generic map(
      INIT => X"1404100004040000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_2510,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72_2511
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_2510
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(18),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(34),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(42),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT105 : LUT5
    generic map(
      INIT => X"FFFF5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_2507,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_2508,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT104 : LUT5
    generic map(
      INIT => X"88800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_2508
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103 : LUT6
    generic map(
      INIT => X"7776676655544544"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(19),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_2506,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_2507
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(43),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(35),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_2506
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1485,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In3 : LUT5
    generic map(
      INIT => X"7474FE74"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1528,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_2503,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_2504,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_CONTROL_COMPLETE,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1 : LUT5
    generic map(
      INIT => X"FFFF0010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1393,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_1515,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_1513,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_2503
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0147 : LUT6
    generic map(
      INIT => X"000010F00000F0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_1526,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1528,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_1513,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0147_1504
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0147_SW0 : LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0187_inv : LUT6
    generic map(
      INIT => X"8888880008080800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_1513,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_1526,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1528,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0187_inv_1490
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0187_inv_SW0 : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N112
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0141 : LUT6
    generic map(
      INIT => X"0000000013131353"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_1515,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N110,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0141_1505
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0141_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_1393,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_1513,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N110
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0179_inv_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N108
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_3 : LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_2498,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_2498
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o_12_3 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o_12_1_2496,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o_12_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o_12_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o_12_1_2496
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o_12_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In : LUT6
    generic map(
      INIT => X"0001000044454444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_486,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N106,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In_1224
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1239,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_446,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N106
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In : LUT6
    generic map(
      INIT => X"AAAAA888FAAAFAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1176,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N104,
      I2 => tx_mac_config_vector(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_436,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1175,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_1179
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N104
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In : LUT6
    generic map(
      INIT => X"CCDCCCCC00100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1176,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_1174,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1175,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N102,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_484,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_1177
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N102
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT32 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N100,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT32_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N100
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT31 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N90,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT283 : LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_2490,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT282 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_2490
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT20 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(19),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N96,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT20_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N96
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT12 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N94,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT12_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N94
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT7 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N92,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT7_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N92
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT53 : LUT5
    generic map(
      INIT => X"69FF6900"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_2485,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT52 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_2485
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT3 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N90,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N90
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT2 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N88,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N88
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N86,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_1128
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N86
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N84,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_1117
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N84
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(20),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N82,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_1142
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N82
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(16),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N80,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_1138
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N80
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N78,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_1132
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N78
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N76,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_1130
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N76
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N74,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_1121
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N74
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N72,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_1120
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N72
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N70,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_1118
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N70
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N68,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_1116
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N68
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(18),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N66,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_1140
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N66
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N64,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_1126
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N64
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14862 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(14),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14862_2469
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14861 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14861_2468
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_332_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N62,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_332_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_INT_TX_DA_AND_332_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N62
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_324_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N60,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_324_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0_INT_TX_DA_AND_324_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N60
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_340_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N58,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_340_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_INT_TX_DA_AND_340_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N58
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_308_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N56,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_308_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_INT_TX_DA_AND_308_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N56
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_316_o_0_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N54,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_316_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0_INT_TX_DA_AND_316_o_0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N54
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN13 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_2461,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_2462,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN12_2462
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(15),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_VLAN11_2461
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1773_inv1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N52,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1773_inv1_492
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1773_inv1_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N52
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14324 : LUT6
    generic map(
      INIT => X"FFFF0000C4C00000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14323_2459,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14321_2457,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14322_2458,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1432
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14323 : LUT6
    generic map(
      INIT => X"AAA0CCCCAAA0C0C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_957,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1083,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_967,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14323_2459
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14322 : LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14322_2458
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14321 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14321_2457
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_276_o2 : LUT6
    generic map(
      INIT => X"1111111110101110"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_996,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_924,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_276_o1_2456,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_276_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_276_o1 : LUT5
    generic map(
      INIT => X"77705550"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_924,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_486,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_967,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_MIFG_AND_276_o1_2456
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG4 : LUT6
    generic map(
      INIT => X"FFFF010000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG3_2455,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2_2454,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG3 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(16),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(17),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(18),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG3_2455
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(12),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1_2453,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG2_2454
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(15),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_PRE_REG1_2453
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1398 : LUT6
    generic map(
      INIT => X"8800A80088008800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_444,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N50,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1398_761
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1398_SW0 : LUT3
    generic map(
      INIT => X"4C"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY_950,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N50
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418 : LUT6
    generic map(
      INIT => X"3000707000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_947,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_957,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N48,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418_758
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1418_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N48
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1505_SW0 : LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N44
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_90_o : LUT6
    generic map(
      INIT => X"FFFF8800FFFF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_962,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_1083,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N40,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_WFBOT_OR_90_o_724
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT8 : LUT6
    generic map(
      INIT => X"00000000EBC3AA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N38,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT11_489,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_725,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT8_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_51_o_GND_51_o_sub_27_OUT_7_0_cy_5_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N38
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14281 : LUT6
    generic map(
      INIT => X"0C0F8CAFFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_947,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_957,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14281_2446
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1773_inv_SW0 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COUNT(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N36
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1400_SW0 : LUT4
    generic map(
      INIT => X"FF51"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1176,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1175,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_1174,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_US_TXING_923,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N34
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT5 : LUT6
    generic map(
      INIT => X"00000000EBC3AA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N32,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT11_489,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_725,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT5_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N32
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT6 : LUT6
    generic map(
      INIT => X"00000000EBC3AA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N30,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT11_489,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_725,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT6_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N30
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1837_inv2 : LUT6
    generic map(
      INIT => X"0000FFAA0000EAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_OVER_512_924,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1837_inv1_2440,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1837_inv2_2441
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1837_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1837_inv1_2440
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER3 : LUT6
    generic map(
      INIT => X"FFFFFFFF88F80000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1_2439,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER2 : LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1_2439
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER1 : LUT5
    generic map(
      INIT => X"CCCCCDCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_247,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_1_3123,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1416_SW0 : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_951,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N26
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1412 : LUT6
    generic map(
      INIT => X"0000AA003F3FAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_956,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_951,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_955,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_991,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N24,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1412_760
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1412_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N24
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14263 : LUT6
    generic map(
      INIT => X"ECA0A0A000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SLOT_TIME_REACHED_957,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_967,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14262_2435,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14261_2434,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1426
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14262 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_966,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_1089,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14262_2435
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14261 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_1_3120,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_1068,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14261_2434
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o : LUT6
    generic map(
      INIT => X"0054005500000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_DELAY_1085,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_725
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_SW0 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT2_SW0 : LUT4
    generic map(
      INIT => X"55C5"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N18
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT3 : LUT6
    generic map(
      INIT => X"FFFFFFFFE1E1FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N16,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_725,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT3_SW0 : LUT4
    generic map(
      INIT => X"ACAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N16
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT42 : LUT4
    generic map(
      INIT => X"ACAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BURST_START_949,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_487,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT41_2430
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT41 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_5_1 : LUT6
    generic map(
      INIT => X"FFFFA9AAFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N14,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_5_1_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_4_1 : LUT6
    generic map(
      INIT => X"FFFFA9AAFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N12,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_4_1_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_int_tx_ack_OR_30_o : LUT6
    generic map(
      INIT => X"FFFF444044404440"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_389,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_376,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_395,
      I4 => NlwRenamedSig_OI_tx_axis_mac_tready,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N8,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_int_tx_ack_OR_30_o_SW0 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_391,
      I1 => tx_axis_mac_tvalid,
      I2 => tx_axis_mac_tuser,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_In : LUT6
    generic map(
      INIT => X"FFFFFFFFB3A2A2A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390,
      I1 => tx_axis_mac_tvalid,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N6,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_386,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_enable_reg_AND_28_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_In_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_396,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_377,
      I2 => tx_axis_mac_tuser,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA88A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_389,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_392,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_387,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N4,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_23_o_equal_72_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In_SW0 : LUT5
    generic map(
      INIT => X"00040404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_375,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_391,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_378,
      I3 => NlwRenamedSig_OI_tx_axis_mac_tready,
      I4 => tx_axis_mac_tlast,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In : LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_392,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_395,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_391,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_365
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_SW0 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_378,
      I1 => NlwRenamedSig_OI_tx_axis_mac_tready,
      I2 => tx_axis_mac_tlast,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_375,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In : LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_393,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_395,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_392,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_367
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_SW0 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => tx_axis_mac_tlast,
      I1 => tx_axis_mac_tuser,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_388,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_364,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o5 : LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o4_2421,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o3_2420,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_364,
      I3 => tx_axis_mac_tlast,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o2_2419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o4 : LUT6
    generic map(
      INIT => X"FFFFFFFF54444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385,
      I2 => tx_axis_mac_tlast,
      I3 => tx_axis_mac_tuser,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_387,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_377,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o4_2421
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o3 : LUT6
    generic map(
      INIT => X"A8A8A8A8A8AAA8A8"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_392,
      I3 => tx_axis_mac_tuser,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_396,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o3_2420
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o2 : LUT6
    generic map(
      INIT => X"1111111100101010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_375,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_378,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_391,
      I3 => tx_axis_mac_tlast,
      I4 => NlwRenamedSig_OI_tx_axis_mac_tready,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o1_2418,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o2_2419
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_389,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_387,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_392,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o1_2418
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT_xor_3_111 : LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_2402,
      I2 => tx_mac_config_vector(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2388,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_NORMAL_COUNT_xor_3_11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv11 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_3_11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_3_11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_3_111 : LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2408,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_2402,
      I5 => tx_mac_config_vector(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_3_11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_57_o_MUX_874_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => gmii_col,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_57_o_MUX_874_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_2_11 : LUT4
    generic map(
      INIT => X"A9FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT_xor_3_11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET1 : LUT6
    generic map(
      INIT => X"000000000000000E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_FORCE_QUIET
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT_xor_0_11 : LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2407,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT_xor_1_11 : LUT4
    generic map(
      INIT => X"9F99"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2407,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"A9FFA9A9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2407,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0195_inv1 : LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2407,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0195_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_363_o1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2371,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_2148,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2370,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_363_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_CRC_ENGINE_ERR_OR_388_o1 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERR_2365,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2364,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2363,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2369,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2361,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_393_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2363,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_2364,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_393_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT31 : LUT5
    generic map(
      INIT => X"006A0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I3 => NlwRenamedSig_OI_rx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT21 : LUT4
    generic map(
      INIT => X"0600"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT4111 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT411
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_566_o1 : LUT4
    generic map(
      INIT => X"7770"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2362,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_566_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT61 : LUT6
    generic map(
      INIT => X"0000AA6A00000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT411,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT811 : LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT411,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT81
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT51 : LUT5
    generic map(
      INIT => X"00A60000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT411,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Mmux_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT91_2331,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_FIELD_COUNTER_1_AND_523_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_FIELD_COUNTER_1_AND_523_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_10_GND_62_o_MUX_1106_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_10_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_GND_62_o_MUX_1106_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_7_GND_62_o_MUX_1109_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_7_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_GND_62_o_MUX_1109_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_9_GND_62_o_MUX_1107_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_9_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_GND_62_o_MUX_1107_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_8_GND_62_o_MUX_1108_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_8_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_GND_62_o_MUX_1108_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_6_GND_62_o_MUX_1110_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_6_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_GND_62_o_MUX_1110_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_5_GND_62_o_MUX_1111_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_5_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_GND_62_o_MUX_1111_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_2_GND_62_o_MUX_1114_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_2_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_GND_62_o_MUX_1114_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_4_GND_62_o_MUX_1112_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_4_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_GND_62_o_MUX_1112_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_3_GND_62_o_MUX_1113_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_3_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_GND_62_o_MUX_1113_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_1_GND_62_o_MUX_1115_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_1_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_GND_62_o_MUX_1115_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_COUNTER_0_GND_62_o_MUX_1116_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_0_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_GND_62_o_MUX_1116_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o11 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv1 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_2148,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_59_o_RXD_7_equal_15_o_7_1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_59_o_RXD_7_equal_15_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_62_o_RXD_7_equal_9_o_7_1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_62_o_RXD_7_equal_9_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_NO_FCS_DATA_WITH_FCS_MUX_1160_o11 : LUT6
    generic map(
      INIT => X"8888888D88888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_2027,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_2325,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_2327,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_2324,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_1160_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable3 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_2320,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_328_o1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_2153,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2154,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_328_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_61_o_mux_2_OUT61 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_61_o_mux_2_OUT51 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_61_o_mux_2_OUT41 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_5_GND_61_o_mux_2_OUT31 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_491_o1 : LUT6
    generic map(
      INIT => X"4444444440004040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_2071,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_2151,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_491_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_500_o1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_2154,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_2148,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_500_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_497_o1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_2150,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_497_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_2016,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_459_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG_2093,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_2050,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_459_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_458_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG_2095,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_2042,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_458_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_461_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG_2091,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_2035,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_461_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT151 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => rx_mac_config_vector(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT141 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => rx_mac_config_vector(24),
      I1 => rx_mac_config_vector(14),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT131 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => rx_mac_config_vector(23),
      I1 => rx_mac_config_vector(14),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT121 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => rx_mac_config_vector(22),
      I1 => rx_mac_config_vector(14),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT111 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => rx_mac_config_vector(21),
      I1 => rx_mac_config_vector(14),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT101 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => rx_mac_config_vector(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT91 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => rx_mac_config_vector(19),
      I1 => rx_mac_config_vector(14),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT81 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => rx_mac_config_vector(18),
      I1 => rx_mac_config_vector(14),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT71 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => rx_mac_config_vector(17),
      I1 => rx_mac_config_vector(14),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT61 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => rx_mac_config_vector(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT51 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => rx_mac_config_vector(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT41 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => rx_mac_config_vector(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT31 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => rx_mac_config_vector(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT21 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => rx_mac_config_vector(26),
      I1 => rx_mac_config_vector(14),
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT16 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => rx_mac_config_vector(14),
      I1 => NlwRenamedSig_OI_rx_reset_out,
      I2 => rx_mac_config_vector(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_58_o_GND_58_o_MUX_1262_o11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_2015,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_2019,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_2097,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_58_o_GND_58_o_MUX_1262_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_2152,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_58_o_FRAME_SUCCESS_MUX_1263_o11 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_2015,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_2097,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_2019,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_2096,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_58_o_FRAME_SUCCESS_MUX_1263_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_CRC_CE11 : LUT4
    generic map(
      INIT => X"FB51"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG_2031,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG_2032,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN_2094,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN_2090,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_CE_REG1_OUT_GND_58_o_MUX_940_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_2037,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_2033,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_2034,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_GND_58_o_MUX_940_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_CE_REG2_OUT_GND_58_o_MUX_941_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_2036,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_2033,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_2034,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_GND_58_o_MUX_941_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_CE_REG3_OUT_GND_58_o_MUX_942_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_2035,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_2033,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_2034,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_GND_58_o_MUX_942_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG2_OUT_GND_58_o_MUX_892_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_2051,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_2048,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_2049,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_GND_58_o_MUX_892_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG3_OUT_GND_58_o_MUX_893_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_2050,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_2048,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_2049,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_GND_58_o_MUX_893_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG1_OUT_GND_58_o_MUX_891_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_2018,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_2048,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_2049,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_GND_58_o_MUX_891_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG2_OUT2_GND_58_o_MUX_907_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_2046,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_2038,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_2039,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_GND_58_o_MUX_907_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG1_OUT2_GND_58_o_MUX_906_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_2047,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_2038,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_2039,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_GND_58_o_MUX_906_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG5_OUT2_GND_58_o_MUX_910_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_2043,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_2038,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_2039,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_GND_58_o_MUX_910_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG3_OUT2_GND_58_o_MUX_908_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_2045,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_2038,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_2039,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_GND_58_o_MUX_908_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG4_OUT2_GND_58_o_MUX_909_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_2044,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_2038,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_2039,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_GND_58_o_MUX_909_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG8_OUT2_GND_58_o_MUX_913_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_2040,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_2038,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_2039,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_GND_58_o_MUX_913_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG6_OUT2_GND_58_o_MUX_911_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_2042,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_2038,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_2039,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_GND_58_o_MUX_911_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_REG7_OUT2_GND_58_o_MUX_912_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_2041,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_2038,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_2039,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_GND_58_o_MUX_912_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(23),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_41 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_41 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_21 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_1 : LUT5
    generic map(
      INIT => X"D7287D82"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT11 : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT111 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT181 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT241 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1784,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1775,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In1 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1775,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_265,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_267,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_266,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In1 : LUT5
    generic map(
      INIT => X"02025702"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1775,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_265,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_266,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_267,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1784,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_Mmux_next_rx_state21 : LUT6
    generic map(
      INIT => X"AABAAABAAABA20B2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1775,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_267,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1784,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_266,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_265,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_Mmux_next_rx_state11 : LUT6
    generic map(
      INIT => X"BBBABBBABBBAB990"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1775,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1784,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_267,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_265,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_266,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_Mmux_R3_PWR_20_o_MUX_31_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_1774,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_1772,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_PWR_20_o_MUX_31_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_Mmux_R3_PWR_20_o_MUX_31_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_1770,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_1768,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_PWR_20_o_MUX_31_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_111 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0288_inv1 : LUT6
    generic map(
      INIT => X"00FF0FFF66FF6FFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1732,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0288_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0282_inv1 : LUT6
    generic map(
      INIT => X"FFFFFF007F7FFF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0282_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_5_11 : LUT6
    generic map(
      INIT => X"F0780000F078F078"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_11,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1325_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_1718,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1325_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_pauseaddressmatch_int_pauseaddressmatch_int_MUX_1343_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_1717,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_pauseaddressmatch_int_MUX_1343_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_1355_o11 : 
LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_1716,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_1355_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0285_inv1 : LUT6
    generic map(
      INIT => X"444444444444444F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_11,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0285_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_pipe_2_GND_66_o_MUX_1333_o11 : LUT6
    generic map(
      INIT => X"00EB00EB00EBEBEB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1732,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_GND_66_o_MUX_1333_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_2_11 : LUT6
    generic map(
      INIT => X"7878780078007878"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_1732,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o121 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o12_1598
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_0_11 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_1_11 : LUT4
    generic map(
      INIT => X"6606"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_2_11 : LUT5
    generic map(
      INIT => X"78780078"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_3_11 : LUT6
    generic map(
      INIT => X"7F807F8000007F80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_81_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_1596,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_1595,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_1594,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_81_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_CONTROL_COMPLETE_1_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_CONTROL_COMPLETE
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_1513,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_UNDERRUN_OUT11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1_3126,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_1389,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_AVAIL_OUT11 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1_3126,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1517,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11 : LUT6
    generic map(
      INIT => X"5557555755575556"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_1516,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o111 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_1485
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_3_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_4_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_346,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_1394,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_1476,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_1475,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_347,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      O => rx_statistics_vector(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010591 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010581 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010571 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010561 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010551 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010541 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010531 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010521 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010517 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_BAD_FRAME_OUT11 : LUT5
    generic map(
      INIT => X"FFFF2000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_1475,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_346,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_1394,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_344,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_342,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv11 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_344,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_GOOD_FRAME_OUT11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_346,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_1394,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_1475,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_344,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n008111 : LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_344,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result_4_1 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result_3_1 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_VLAN_ENABLE_OUT1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I1 => tx_mac_config_vector(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_8_11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_9_11 : LUT5
    generic map(
      INIT => X"02222222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_7_11 : LUT5
    generic map(
      INIT => X"0002AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_6_11 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_5_11 : LUT5
    generic map(
      INIT => X"0222AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_4_11 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_1_11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_3_11 : LUT5
    generic map(
      INIT => X"222AAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Mmux_BACKOFF_VALUE_2_11 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_BACK_OFF_TIME(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In1 : LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1239,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURST_OVER_486,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH_485,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_GND_54_o_equal_2_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_0_11 : LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1176,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1175,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_1_11 : LUT4
    generic map(
      INIT => X"B00B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1175,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1176,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In1 : LUT6
    generic map(
      INIT => X"FF7FFF2A2A7F2A2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1176,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_436,
      I2 => tx_mac_config_vector(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_1174,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1175,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_484,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_3_11 : LUT6
    generic map(
      INIT => X"FE010000FE01FE01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1175,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1176,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"A9FFA9A9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1175,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1176,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT241 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT181 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT111 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT13 : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_1 : LUT5
    generic map(
      INIT => X"D7287D82"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_21 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_41 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_41 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(23),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_1077,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_BURSTING1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1_3125,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1_3122,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_INT_BURSTING_482,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_IN_PIPE_rstpot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST1 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_1050,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_1049,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_1048,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_1047,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_1046,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_1044,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_MIFG_OR_271_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_1_3196,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_REACHED_rstpot
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS1 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_1_3124,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_281_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_281_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_996,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_JAM_AND_395_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_407_o_inv1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1092,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_407_o_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_230_o_inv1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_230_o_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_ER_IN_COMB11 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_992,
      I1 => NlwRenamedSig_OI_gmii_tx_er,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1_3122,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_ER_IN_COMB
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_EN_IN_COMB11 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_993,
      I1 => NlwRenamedSig_OI_gmii_tx_en,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_1_3122,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_EN_IN_COMB
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_51_o_mux_76_OUT61 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_51_o_mux_76_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_51_o_mux_76_OUT41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_51_o_mux_76_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_51_o_mux_76_OUT21 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_51_o_mux_76_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n140811 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_956,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n14081
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst11 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETSCSH_967,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EN1 : LUT6
    generic map(
      INIT => X"00000000FFFFAFAE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_1052,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_1051,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_1078,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT71 : LUT6
    generic map(
      INIT => X"00000000EBC3AA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_51_o_GND_51_o_sub_27_OUT_7_0_cy_5_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_51_o_mux_33_OUT11_489,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_224_o_725,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_51_o_mux_33_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1682_inv1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1682_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL1 : LUT4
    generic map(
      INIT => X"3200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_EARLY_COL_959,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_802,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_1_3125,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_COL
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1787_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_248,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1787_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED_1082,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_193_o111 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_972,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_2788,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_973,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_193_o11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_193_o12 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_971,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN_947,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_970,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_193_o11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_DATA_VALID_IN_AND_193_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_165_o1 : LUT5
    generic map(
      INIT => X"11001000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EXCESSIVE_COLLISIONS,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_EXCESSIVE_COLLISIONS_AND_165_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1706_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETST_965,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1706_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_ACK1 : LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1820_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_1081,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_CRS_994,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_QUIET_PWR_40_o_MUX_712_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1820_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_51_o_GND_51_o_sub_27_OUT_7_0_cy_5_11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_51_o_GND_51_o_sub_27_OUT_7_0_cy_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_51_o_GND_51_o_sub_12_OUT_7_0_xor_5_11 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1714_inv1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ETIFG_964,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1714_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_51_o_GND_51_o_sub_12_OUT_7_0_xor_6_11 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_51_o_GND_51_o_sub_12_OUT_7_0_xor_7_11 : LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1734_inv1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL_958,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_963,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_960,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_975,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1734_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1660_inv1 : LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_976,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_948,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1660_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_2_11 : LUT5
    generic map(
      INIT => X"FFFFA9FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT_xor_3_11 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAA9FFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_JAM_961,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED_881,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_ATTEMPT_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_89_o1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      I1 => tx_mac_config_vector(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_89_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_115_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG_435,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_463,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_115_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Reset_OR_DriverANDClockEnable21 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Reset_OR_DriverANDClockEnable2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CRC_CE11 : LUT4
    generic map(
      INIT => X"FB51"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG_448,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG_449,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN_434,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_450,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_INT_CRS_GND_33_o_MUX_355_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => gmii_crs,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_33_o_MUX_355_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG1_OUT_GND_33_o_MUX_325_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_452,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_453,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_GND_33_o_MUX_325_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG2_OUT_GND_33_o_MUX_326_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_455,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_452,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_453,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_GND_33_o_MUX_326_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG3_OUT_GND_33_o_MUX_327_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_454,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_452,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_453,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_GND_33_o_MUX_327_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG2_OUT_GND_33_o_MUX_275_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_471,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_469,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_470,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_GND_33_o_MUX_275_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG3_OUT_GND_33_o_MUX_276_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_2787,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_469,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_470,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_GND_33_o_MUX_276_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG1_OUT_GND_33_o_MUX_274_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_441,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_469,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_470,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_GND_33_o_MUX_274_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG1_OUT2_GND_33_o_MUX_289_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_468,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_459,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_GND_33_o_MUX_289_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG2_OUT2_GND_33_o_MUX_290_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_467,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_459,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_GND_33_o_MUX_290_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG3_OUT2_GND_33_o_MUX_291_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_466,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_459,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_GND_33_o_MUX_291_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG4_OUT2_GND_33_o_MUX_292_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_465,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_459,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_GND_33_o_MUX_292_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG5_OUT2_GND_33_o_MUX_293_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_464,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_459,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_GND_33_o_MUX_293_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG6_OUT2_GND_33_o_MUX_294_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_463,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_459,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_GND_33_o_MUX_294_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG7_OUT2_GND_33_o_MUX_295_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_462,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_459,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_GND_33_o_MUX_295_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG8_OUT2_GND_33_o_MUX_296_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_461,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_459,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_GND_33_o_MUX_296_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tlast_tx_mac_tready_int_AND_22_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_axis_mac_tlast,
      I1 => NlwRenamedSig_OI_tx_axis_mac_tready,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_tx_state_3_tx_state_3_OR_35_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_389,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_388,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_3_tx_state_3_OR_35_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_In1 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_392,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_70_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0273_inv1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_391,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0273_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT111 : LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_389,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_391,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT12 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(7),
      I2 => tx_axis_mac_tdata(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(6),
      I2 => tx_axis_mac_tdata(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(5),
      I2 => tx_axis_mac_tdata(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(4),
      I2 => tx_axis_mac_tdata(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(3),
      I2 => tx_axis_mac_tdata(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(2),
      I2 => tx_axis_mac_tdata(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(1),
      I2 => tx_axis_mac_tdata(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_62_OUT11,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(0),
      I2 => tx_axis_mac_tdata(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_In1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I1 => tx_axis_mac_tlast,
      I2 => tx_axis_mac_tuser,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_387,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_69_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_36_o1 : LUT6
    generic map(
      INIT => X"8888800080008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_394,
      I1 => tx_axis_mac_tvalid,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_375,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_3_tx_state_3_OR_35_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_378,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_387,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_36_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_In1 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_377,
      I1 => tx_axis_mac_tvalid,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390,
      I3 => tx_axis_mac_tuser,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_396,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_27_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_In1 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_364,
      I1 => tx_axis_mac_tlast,
      I2 => tx_axis_mac_tuser,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_68_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In1 : LUT6
    generic map(
      INIT => X"4444F5F4F5F4F5F4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_389,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_388,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_387,
      I4 => tx_axis_mac_tlast,
      I5 => tx_axis_mac_tuser,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH1 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => tx_axi_rstn,
      I1 => glbl_rstn,
      I2 => tx_mac_config_vector(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH1 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => rx_axi_rstn,
      I1 => glbl_rstn,
      I2 => rx_mac_config_vector(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_ER,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1_2408
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TXD(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION_249,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1_2403
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1_2409,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1_2407
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_GND_57_o_MUX_874_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2388
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG1_2388,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_COL_REG2_2402
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0195_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0195_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT1,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0195_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_PREAMBLE_COUNT2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT1,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_n0209_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_Mcount_JAM_EXTENSION_COUNT2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_63_o_FRAME_COUNTER_7_equal_1_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_2371
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_363_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_2370
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_IFG_REG_2367
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_369_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_2369
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_2146,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXTENSION_FIELD_REG_2366
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_383_o_2346,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_2363
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_393_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_2100
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_566_o,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_2362
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_2361,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_2099
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_2342,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_2342,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_2342,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_2342,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_2342,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_2342,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_2342,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_8 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_2342,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0215_inv_2342,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_9_GND_63_o_mux_9_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR(9),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_CNTR_REG(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_62_o_RXD_7_equal_9_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_2328
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_522_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_2327
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_518_o_2278,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_2326
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_355_o_2275,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_2324
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_1160_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_2114
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_59_o_RXD_7_equal_15_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_2323
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_2071,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_2320
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_340_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_2113
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_8 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_9 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_10 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_11 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_12 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_13 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0316_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0_GND_62_o_MUX_1116_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1_GND_62_o_MUX_1115_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2_GND_62_o_MUX_1114_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3_GND_62_o_MUX_1113_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4_GND_62_o_MUX_1112_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5_GND_62_o_MUX_1111_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6_GND_62_o_MUX_1110_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7_GND_62_o_MUX_1109_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8_GND_62_o_MUX_1108_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9_GND_62_o_MUX_1107_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0322_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_GND_62_o_MUX_1106_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_2319,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_2110
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_59_o_AND_558_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_62_o_MUX_1196_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_2316,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_347
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_0 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_0_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_1 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_1_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_2 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_2_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_3 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_3_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_4 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_4_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_5 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_5_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_6 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_6_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_7 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_7_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_8 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_8_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_9 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_9_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_10 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_59_o_mux_2_OUT_10_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_2322,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_2321
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_2111
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_2321,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_346
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_549_o_inv,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_PREAMBLE_FIELD_AND_549_o_inv,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER1,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER3,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER4,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER5,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER6,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER7,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER8,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER9,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER10,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER11,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER12,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER13,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0438_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER14,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector(26),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_lut_0_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_0_Q_2199
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector(26),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_lut_0_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_0_Q_2199,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_1_rt_2782,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_1_Q_2198
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_0_Q_2199,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_1_rt_2782,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_1_Q_2198,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_2_rt_2781,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_2_Q_2197
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_1_Q_2198,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_2_rt_2781,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_2_Q_2197,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_3_rt_2780,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_3_Q_2196
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_2_Q_2197,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_3_rt_2780,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_3_Q_2196,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_4_rt_2779,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_4_Q_2195
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_3_Q_2196,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_4_rt_2779,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_4_Q_2195,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_5_rt_2778,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_5_Q_2194
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_4_Q_2195,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_5_rt_2778,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_5_Q_2194,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_6_rt_2777,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_6_Q_2193
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_5_Q_2194,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_6_rt_2777,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_6_Q_2193,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_7_rt_2776,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_7_Q_2192
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_6_Q_2193,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_7_rt_2776,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_7_Q_2192,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_8_rt_2775,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_8_Q_2191
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_7_Q_2192,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_8_rt_2775,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_8_Q_2191,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_9_rt_2774,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_9_Q_2190
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_8_Q_2191,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_9_rt_2774,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_cy_9_Q_2190,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Madd_DATA_COUNTER_14_GND_62_o_add_6_OUT_xor_10_rt_2785,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_GND_62_o_add_6_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_480_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_2188
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_1041_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_2802
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_491_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_2151
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_500_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_2148
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_497_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_2149
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_328_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_2147
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5_GND_61_o_mux_2_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_458_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN_2094
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_459_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_2092
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_461_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN_2090
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_282,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_283,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_2070
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => rx_mac_config_vector(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_2029
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => rx_mac_config_vector(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_2028
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => rx_mac_config_vector(9),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_2025
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => rx_mac_config_vector(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_2027
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => rx_mac_config_vector(8),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_2026
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      D => rx_mac_config_vector(14),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_2024
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_55_o_RX_ERR_REG6_AND_469_o_1995,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_2023
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_58_o_RX_DV_REG6_AND_471_o_1994,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_2022
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1998,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_2021
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1997,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_2020
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_GND_58_o_MUX_905_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_2047
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_2092,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_GND_58_o_MUX_939_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_2037
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG_2032
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG_2031
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_GND_58_o_MUX_890_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_2018
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_8 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_9 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_10 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_10_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_11 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_11_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_12 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_12_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_13 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_13_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0353_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14_GND_58_o_mux_5_OUT_14_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_2073
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_2069
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_2069,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_2068
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_GND_58_o_MUX_891_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_2051
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT2_GND_58_o_MUX_906_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_2046
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_2092,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_GND_58_o_MUX_940_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_2036
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_2072,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_2071
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_GND_58_o_MUX_892_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_2050
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT2_GND_58_o_MUX_907_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_2045
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_2092,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_GND_58_o_MUX_941_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_2035
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_2050,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG_2093
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_2035,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG_2091
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_GND_58_o_MUX_893_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_2049
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT2_GND_58_o_MUX_908_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_2044
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_2092,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_GND_58_o_MUX_942_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_2034
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_2049,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_2048
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT2_GND_58_o_MUX_909_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_2043
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_2092,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_2034,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_2033
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_2097,
      Q => rx_statistics_vector(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_2096,
      Q => rx_statistics_vector(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_2100,
      Q => rx_statistics_vector(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY,
      Q => rx_statistics_vector(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_2110,
      Q => rx_statistics_vector(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(0),
      Q => rx_statistics_vector(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(1),
      Q => rx_statistics_vector(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(2),
      Q => rx_statistics_vector(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(3),
      Q => rx_statistics_vector(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(4),
      Q => rx_statistics_vector(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(5),
      Q => rx_statistics_vector(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(6),
      Q => rx_statistics_vector(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(7),
      Q => rx_statistics_vector(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(8),
      Q => rx_statistics_vector(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(9),
      Q => rx_statistics_vector(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(10),
      Q => rx_statistics_vector(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(11),
      Q => rx_statistics_vector(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(12),
      Q => rx_statistics_vector(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(13),
      Q => rx_statistics_vector(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_347,
      Q => rx_statistics_vector(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_2099,
      Q => rx_statistics_vector(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_2111,
      Q => rx_statistics_vector(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_2098,
      Q => rx_statistics_vector(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VALID : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_2101,
      Q => rx_statistics_valid
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT2_GND_58_o_MUX_910_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_2042
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_2042,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG_2095
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_58_o_GND_58_o_MUX_1262_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_58_o_FRAME_SUCCESS_MUX_1263_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_344
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_GND_58_o_MUX_911_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_2041
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_GND_58_o_MUX_912_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_2040
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_GND_58_o_MUX_913_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_2039
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_2039,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_2038
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_BROADCASTADDRESSMATCH : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_285,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_7_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_6_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_5_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_4_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_3_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_2_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_1_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_0_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RX_DV1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_2074,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RX_DV2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A2 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_2073,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RX_ERR : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_2070,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_31 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_30 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_29 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_28 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1938,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_27 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_26 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1940,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_25 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_24 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1942,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_22 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_21 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_20 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_19 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_18 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1948,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_17 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_16 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1950,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1952,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1954,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1959,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1960,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1962,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1963,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1964,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_2030,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_2773,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_2773,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_2772,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_2772,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_2771,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_2771,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_2770,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_2770,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_2769,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_2769,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_2768,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_2768,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_2767,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_2767,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_2766,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_2766,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_2765,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_2765,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_2764,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_2764,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_2763,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_2763,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_2762,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_2762,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_2761,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_2761,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_2760,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_2760,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_2759,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_2759,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_2758,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_2758,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_2757,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_2757,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_2756,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_2756,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_2755,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_2755,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_2754,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_2754,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_2753,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_2753,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_2752,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_2752,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_2751,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_2751,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_2750,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_2750,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_2749,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_2749,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_2748,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_2748,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_2747,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_2747,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_2746,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_2746,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_2745,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_2745,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_2744,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_2744,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_2743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_2743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_2742,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_2742,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_2741,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_2741,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_2740,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_2740,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_2739,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_2739,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector(26),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tuser : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tuser
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_1775
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_1784
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector(26),
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1_1773
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1_1773,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_1774
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector(26),
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1_1769
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1_1769,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_1770
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector(26),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => rx_mac_config_vector(11),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_rx_data_7_MUX_1317_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_1742
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_1733,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_1743
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_1735
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_0 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_2 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_4 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_5 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_6 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_7 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_27_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_0 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_1735,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_1734
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_1736
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0285_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1325_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_1725
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_1725,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_285
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_GND_66_o_MUX_1333_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_1738
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0285_inv,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_1355_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_1720
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_1720,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_287
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_rx_data_7_MUX_1337_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_1737
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0285_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_pauseaddressmatch_int_MUX_1343_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_1721
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_1721,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_286
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0282_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0282_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter1,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0282_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0282_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter3,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0282_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter4,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0282_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter5,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0288_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0288_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count1,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0288_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A4 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A5 => NlwRenamedSig_OI_rx_statistics_vector(26),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_1738,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A4 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A5 => NlwRenamedSig_OI_rx_statistics_vector(26),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_1738,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A4 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A5 => NlwRenamedSig_OI_rx_statistics_vector(26),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_1738,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A4 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A5 => NlwRenamedSig_OI_rx_statistics_vector(26),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_1738,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A4 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A5 => NlwRenamedSig_OI_rx_statistics_vector(26),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_1738,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A4 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A5 => NlwRenamedSig_OI_rx_statistics_vector(26),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_1738,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A4 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A5 => NlwRenamedSig_OI_rx_statistics_vector(26),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_1738,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A4 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A5 => NlwRenamedSig_OI_rx_statistics_vector(26),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_1738,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_0_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"21"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_1_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_2_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_3_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_4_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_5_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_6_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_7_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1 : FDR
    port map (
      C => rx_axi_clk,
      D => gmii_rx_er,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1_283
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => gmii_rxd(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1 : FDR
    port map (
      C => rx_axi_clk,
      D => gmii_rx_dv,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1_282
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_1653
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_1392,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_1660
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o12_1598,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_238_o12_1598,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_14_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_15_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(14),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_1652,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_1594
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_TO_TX : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_81_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_343,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_1397
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_1594,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_1596
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_1596,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_1595
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(32),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(33),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(34),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(35),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(36),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(37),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(38),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(39),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(40),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(41),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(42),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(43),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(44),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(45),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(46),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(47),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(48),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(49),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(50),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_19 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(51),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_20 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(52),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_21 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(53),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_22 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(54),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_23 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(55),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_24 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(56),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_25 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(57),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_26 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(58),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_27 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(59),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_28 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(60),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_29 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(61),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_30 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(62),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_31 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(63),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_32 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(64),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_33 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(65),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_34 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(66),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_35 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(67),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_36 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(68),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_37 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(69),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_38 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(70),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_39 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(71),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_40 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(72),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_41 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(73),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_42 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(74),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_43 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(75),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_44 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(76),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_45 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(77),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_46 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(78),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_47 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0163_inv,
      D => tx_mac_config_vector(79),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(8),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(9),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(10),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(11),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(12),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(13),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(14),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => pause_req,
      D => pause_val(15),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_207,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_1527
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_1526
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_38_o,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_1516
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_271
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_1517
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_1491
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In_1492,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_1528
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0187_inv_1490,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0187_inv_1490,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_ACK_OUT : MUXF5
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN,
      I1 => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_1514,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_342,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_267
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_208,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_1389
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_RETRANSMIT_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_RETRANSMIT_247,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => tx_retransmit
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_COLLISION_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_COL_248,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => tx_collision
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_265
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_266
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => tx_mac_config_vector(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => tx_mac_config_vector(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => rx_mac_config_vector(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => rx_mac_config_vector(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector(26),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_2738,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_2738,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_2737,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_2737,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_2736,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_2736,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_2735,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_2735,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_2734,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_2734,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_2733,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_2733,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_2732,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_2732,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_2731,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_2731,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_2730,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_2730,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_2729,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_2729,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_2728,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_2728,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_2727,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_2727,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_2726,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_2726,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_2725,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_2725,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_2724,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_2724,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_2723,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_2723,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_2722,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_2722,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_2721,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_2721,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_2720,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_2720,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_2719,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_2719,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_2718,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_2718,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_2717,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_2717,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_2716,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_2716,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_2715,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_2715,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_2714,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_2714,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_2713,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_2713,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_2712,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_2712,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_2711,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_2711,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_2710,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_2710,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_2709,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_2709,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_2708,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_2708,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_2707,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_2707,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_2706,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_2706,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_2705,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_2705,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_2704,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_2704,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1251,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1250
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12_1264,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_13_1251
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2_1254
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_2_1254,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3_1255
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_3_1255,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4_1256
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_4_1256,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5_1257
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_5_1257,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6_1258
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_6_1258,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7_1259
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_7_1259,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8_1260
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_8_1260,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9_1261
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_9_1261,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10_1262
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_10_1262,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11_1263
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_11_1263,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_12_1264
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_prbs_1_SHIFT_DATA_14_1250,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(8),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_BOC_Q(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_0_inv,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(0),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(1),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(2),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(3),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(4),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(5),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(6),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(7),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(8),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(9),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(10),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_Mcount_BURST_COUNTER12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_1_dpot_3161,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_2_dpot_3162,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_3_dpot_3163,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_4_dpot_3164,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_5_dpot_3165,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_6_dpot_3166,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_7_dpot_3167,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_8_dpot_3168,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_9_dpot_3169,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_10_dpot_3170,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_11_dpot_3171,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_n0081_inv1_cepot_3160,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER_12_dpot_3172,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_BURST_COUNTER(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_In_1224,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd2_1240
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM3_TX_STATE_FSM_FFd1_1239
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_In_1179,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd3_1176
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd2_1175
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_In_1177,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_TX_STATE_FSM_FFd1_1174
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_0 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_1 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT1,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_2 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT2,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT_3 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_Mcount_IFG_COUNT3,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CORE_DOES_HD_TX_SM2_IFG_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_1116,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_1117,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_1118,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_1120,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_1121,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_1126,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_1128,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_1130,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_1132,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_19 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_20 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_21 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_22 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_24 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_1138,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_25 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_26 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_1140,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_27 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_28 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_1142,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_29 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_30 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_31 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_GND_51_o_MUX_503_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_COL_802
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_GND_51_o_sub_12_OUT(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_51_o_mux_76_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_51_o_mux_76_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_51_o_mux_76_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_0 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_1 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_2 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_3 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_4 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_5 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_6 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_7 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_8 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_9 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_10 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_10_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_11 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_11_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_12 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_12_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_13 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_13_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1539_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_51_o_mux_7_OUT_14_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_51_o_DATA_REG_1_7_mux_82_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable24,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable32,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_407_o_inv,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_INT_HALF_DUPLEX_AND_407_o_inv,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(0),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(1),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(2),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(3),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(4),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(5),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(6),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(7),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(8),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(9),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(10),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(11),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(12),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_281_o_inv,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_JAM_OR_281_o_inv,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(8),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_230_o_inv,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_WFBOT_BACK_OFF_TIME_REACHED_AND_230_o_inv,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(0),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(1),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(2),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(3),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(4),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(5),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(6),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(7),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(8),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(9),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(10),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(11),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(12),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_14_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(13),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_15_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(14),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_15_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(14),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT15
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_16_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(15),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_16_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(15),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT16
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy_17_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(16),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_17_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(16),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT17
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_xor_18_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_cy(17),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT_lut(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT18
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT4,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT10,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT12,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_DEFER_COUNT13,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DEFER_COUNT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_10 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_13 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_11 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_12 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT5,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT3,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT4,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT6,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT7,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT8,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT9,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1889_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT10,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_EN_ER_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_EN_ER_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_0 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_1 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT1,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_4 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT4,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_2 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT2,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_3 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT3,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_5 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT5,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_6 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT6,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_7 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT7,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_8 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT8,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT11,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT9,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT10,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT12,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT13,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT14,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT15,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT18,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT16,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1861_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_BACK_OFF_COUNT17,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_2931,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1873_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_0_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_952,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_0_Q_529
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_0_Q_529,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_0_Q_528
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_1_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_953,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_954,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_1_Q_527
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_0_Q_528,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_1_Q_527,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_1_Q_526
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_2_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_2_Q_525
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_1_Q_526,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_2_Q_525,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_2_Q_524
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_3_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_3_Q_523
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_2_Q_524,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_3_Q_523,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_3_Q_522
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_4_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(13),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_4_Q_521
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_cy_3_Q_522,
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o_lut_4_Q_521,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_66_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector(26),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector(26),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_2703,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_2703,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_2702,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_2702,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_2701,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_2701,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_2700,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_2700,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_2699,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_2699,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_2698,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_2698,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_2697,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_2697,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_2696,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_2696,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_2695,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_2695,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_2694,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_2694,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_2693,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_2693,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_2692,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_2692,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_2691,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_2691,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_2784,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector(26),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector(26),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_0_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_2690,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_1_rt_2690,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_1_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_2689,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_2_rt_2689,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_2_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_2688,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_3_rt_2688,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_3_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_2687,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_4_rt_2687,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_4_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_2686,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_5_rt_2686,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_5_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_2685,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_6_rt_2685,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_2684,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_7_rt_2684,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_7_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_2683,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy_8_rt_2683,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_8_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_LATE_COUNT_xor_9_rt_2783,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result_9_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_89_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_447
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => tx_mac_config_vector(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_446
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => tx_mac_config_vector(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_445
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => tx_mac_config_vector(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_444
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_443
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => tx_mac_config_vector(8),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_442
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Reset_OR_DriverANDClockEnable2,
      Q => tx_statistics_vector(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_115_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN_434
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_GND_33_o_MUX_288_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_468
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_457,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_GND_33_o_MUX_324_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_456
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG_449
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG_448
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_GND_33_o_MUX_273_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_441
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_33_o_MUX_355_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_436
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_GND_33_o_MUX_274_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_471
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_GND_33_o_MUX_289_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_467
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_457,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_GND_33_o_MUX_325_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_455
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_GND_33_o_MUX_275_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_2787
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_GND_33_o_MUX_290_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_466
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_457,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_GND_33_o_MUX_326_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_454
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_2787,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG_458
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_454,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG_451
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_GND_33_o_MUX_276_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_470
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_GND_33_o_MUX_291_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_465
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_457,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_GND_33_o_MUX_327_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_453
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_470,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_469
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_GND_33_o_MUX_292_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_464
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_457,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_453,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_452
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_GND_33_o_MUX_293_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_463
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_463,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG_435
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_GND_33_o_MUX_294_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_462
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_GND_33_o_MUX_295_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_461
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_GND_33_o_MUX_296_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_460
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_460,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_459
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_BYTECNTSRL : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      A3 => NlwRenamedSig_OI_rx_statistics_vector(26),
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      CLK => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_GMII_TX_EN,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_46_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => NlwRenamedSig_OI_tx_axis_mac_tready
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0273_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_0_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0273_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_1_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0273_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_2_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0273_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_3_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0273_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_4_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0273_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_5_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0273_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_6_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0273_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_62_OUT_7_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_68_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_388
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_enable_reg_AND_28_o,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_390
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_27_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_364
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_367,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_392
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_387
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_365,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_386
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_69_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_393
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_23_o_equal_72_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_391
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_24_o_equal_70_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_385
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_rx_statistics_vector(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_XST_VCC : VCC
    port map (
      P => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in
    );

end STRUCTURE;

-- synthesis translate_on
