Analysis & Synthesis report for top
Thu Mar 27 12:32:49 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |topv3|top_stm:stm_inst|state
 11. State Machine - |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|state
 12. State Machine - |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|state
 13. State Machine - |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Physical Synthesis Netlist Optimizations
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 21. Source assignments for iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component
 22. Source assignments for iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated
 23. Source assignments for iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component
 24. Source assignments for iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated
 25. Source assignments for iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component
 26. Source assignments for iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated
 27. Source assignments for top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 28. Source assignments for top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 29. Source assignments for top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 30. Source assignments for top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 31. Source assignments for top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 32. Source assignments for sld_signaltap:auto_signaltap_0
 33. Parameter Settings for User Entity Instance: altsource_probe_top:rst_control
 34. Parameter Settings for User Entity Instance: altsource_probe_top:rst_control|altsource_probe:issp_impl
 35. Parameter Settings for User Entity Instance: pll2:pll2_inst|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component
 37. Parameter Settings for User Entity Instance: iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component
 38. Parameter Settings for User Entity Instance: iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component
 39. Parameter Settings for User Entity Instance: top_stm:stm_inst|altsource_probe_top:control_inst
 40. Parameter Settings for User Entity Instance: top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl
 41. Parameter Settings for User Entity Instance: top_stm:stm_inst|altsource_probe_top:ca_input_inst
 42. Parameter Settings for User Entity Instance: top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl
 43. Parameter Settings for User Entity Instance: top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst
 44. Parameter Settings for User Entity Instance: top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl
 45. Parameter Settings for User Entity Instance: top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst
 46. Parameter Settings for User Entity Instance: top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl
 47. Parameter Settings for User Entity Instance: top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst
 48. Parameter Settings for User Entity Instance: top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl
 49. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 50. altpll Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl"
 52. Port Connectivity Checks: "top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst"
 53. Port Connectivity Checks: "top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl"
 54. Port Connectivity Checks: "top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst"
 55. Port Connectivity Checks: "top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl"
 56. Port Connectivity Checks: "top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst"
 57. Port Connectivity Checks: "top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl"
 58. Port Connectivity Checks: "top_stm:stm_inst|altsource_probe_top:ca_input_inst"
 59. Port Connectivity Checks: "top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl"
 60. Port Connectivity Checks: "top_stm:stm_inst|altsource_probe_top:control_inst"
 61. Port Connectivity Checks: "iobuf:iobuf_inst|ck:ckn_inst"
 62. Port Connectivity Checks: "iobuf:iobuf_inst|ck:ckp_inst"
 63. Port Connectivity Checks: "pll2:pll2_inst"
 64. Port Connectivity Checks: "altsource_probe_top:rst_control|altsource_probe:issp_impl"
 65. Port Connectivity Checks: "altsource_probe_top:rst_control"
 66. Signal Tap Logic Analyzer Settings
 67. Post-Synthesis Netlist Statistics for Top Partition
 68. Elapsed Time Per Partition
 69. Connections to In-System Debugging Instance "auto_signaltap_0"
 70. Analysis & Synthesis Messages
 71. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 27 12:32:49 2025              ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Revision Name                      ; top                                                ;
; Top-level Entity Name              ; topv3                                              ;
; Family                             ; Cyclone 10 LP                                      ;
; Total logic elements               ; 4,022                                              ;
;     Total combinational functions  ; 1,921                                              ;
;     Dedicated logic registers      ; 3,553                                              ;
; Total registers                    ; 3573                                               ;
; Total pins                         ; 14                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 20,096                                             ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 1                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256I7G    ;                    ;
; Top-level entity name                                            ; topv3              ; top                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; jamb/synthesis/submodules/altera_avalon_st_pipeline_stage.sv       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_pipeline_stage.sv       ; jamb        ;
; comp_stm.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv                                                        ;             ;
; top_stm.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv                                                         ;             ;
; topv2.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv2.sv                                                           ;             ;
; issp/issp/synthesis/submodules/altsource_probe_top.v               ; yes             ; User Verilog HDL File                        ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v               ; issp        ;
; dq/dq.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/dq/dq.v                                                            ;             ;
; pll2/pll2.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/pll2/pll2.v                                                        ;             ;
; topv3.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv                                                           ;             ;
; ck/ck.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/ck/ck.v                                                            ;             ;
; iobuf.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/iobuf.sv                                                           ;             ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                       ;             ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altpll.tdf                                                              ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                          ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                         ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                       ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                       ;             ;
; db/pll2_altpll2.v                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/pll2_altpll2.v                                                  ;             ;
; altddio_bidir.tdf                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altddio_bidir.tdf                                                       ;             ;
; stratix_ddio.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/stratix_ddio.inc                                                        ;             ;
; cyclone_ddio.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/cyclone_ddio.inc                                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;             ;
; stratix_lcell.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/stratix_lcell.inc                                                       ;             ;
; db/ddio_bidir_a4p.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ddio_bidir_a4p.tdf                                              ;             ;
; altddio_out.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altddio_out.tdf                                                         ;             ;
; db/ddio_out_8vj.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ddio_out_8vj.tdf                                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/dffeea.inc                                                              ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                     ;             ;
; db/sld_ela_trigger_35o.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/sld_ela_trigger_35o.tdf                                         ;             ;
; db/sld_reserved_top_auto_signaltap_0_1_672.v                       ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/sld_reserved_top_auto_signaltap_0_1_672.v                       ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altrom.inc                                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altram.inc                                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                            ;             ;
; db/altsyncram_a824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/altsyncram_a824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/muxlut.inc                                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altshift.inc                                                            ;             ;
; db/mux_lsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/mux_lsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/declut.inc                                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                         ;             ;
; db/decode_6vf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/decode_6vf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                 ;             ;
; db/cntr_4ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cntr_4ii.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cmpr_ngc.tdf                                                    ;             ;
; db/cntr_b6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cntr_b6j.tdf                                                    ;             ;
; db/cntr_7gi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cntr_7gi.tdf                                                    ;             ;
; db/cmpr_jgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cmpr_jgc.tdf                                                    ;             ;
; db/cntr_r2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cntr_r2j.tdf                                                    ;             ;
; db/cmpr_ggc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cmpr_ggc.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                             ; altera_sld  ;
; db/ip/sld4d43b179/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,022                                                                               ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 1921                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 532                                                                                 ;
;     -- 3 input functions                    ; 1130                                                                                ;
;     -- <=2 input functions                  ; 259                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 1833                                                                                ;
;     -- arithmetic mode                      ; 88                                                                                  ;
;                                             ;                                                                                     ;
; Total registers                             ; 3573                                                                                ;
;     -- Dedicated logic registers            ; 3553                                                                                ;
;     -- I/O registers                        ; 40                                                                                  ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 14                                                                                  ;
; Total memory bits                           ; 20096                                                                               ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 1                                                                                   ;
;     -- PLLs                                 ; 1                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; pll2:pll2_inst|altpll:altpll_component|pll2_altpll2:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2513                                                                                ;
; Total fan-out                               ; 18897                                                                               ;
; Average fan-out                             ; 3.32                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |topv3                                                                                                                                  ; 1921 (2)            ; 3553 (0)                  ; 20096       ; 0            ; 0       ; 0         ; 14   ; 0            ; |topv3                                                                                                                                                                                                                                                                                                                                                                                ; topv3                                   ; work         ;
;    |altsource_probe_top:rst_control|                                                                                                    ; 28 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|altsource_probe_top:rst_control                                                                                                                                                                                                                                                                                                                                                ; altsource_probe_top                     ; issp         ;
;       |altsource_probe:issp_impl|                                                                                                       ; 28 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|altsource_probe_top:rst_control|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                                                      ; altsource_probe                         ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 28 (3)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                       ; altsource_probe_body                    ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 25 (12)             ; 12 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                                              ; altsource_probe_impl                    ; work         ;
;                |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                           ; 13 (13)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                                                                                 ; sld_rom_sr                              ; work         ;
;    |iobuf:iobuf_inst|                                                                                                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|iobuf:iobuf_inst                                                                                                                                                                                                                                                                                                                                                               ; iobuf                                   ; work         ;
;       |ck:ckn_inst|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|iobuf:iobuf_inst|ck:ckn_inst                                                                                                                                                                                                                                                                                                                                                   ; ck                                      ; work         ;
;          |altddio_out:ALTDDIO_OUT_component|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                                                                                 ; altddio_out                             ; work         ;
;             |ddio_out_8vj:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated                                                                                                                                                                                                                                                                                     ; ddio_out_8vj                            ; work         ;
;       |ck:ckp_inst|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|iobuf:iobuf_inst|ck:ckp_inst                                                                                                                                                                                                                                                                                                                                                   ; ck                                      ; work         ;
;          |altddio_out:ALTDDIO_OUT_component|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                                                                                 ; altddio_out                             ; work         ;
;             |ddio_out_8vj:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated                                                                                                                                                                                                                                                                                     ; ddio_out_8vj                            ; work         ;
;       |dq:dq_inst|                                                                                                                      ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|iobuf:iobuf_inst|dq:dq_inst                                                                                                                                                                                                                                                                                                                                                    ; dq                                      ; work         ;
;          |altddio_bidir:ALTDDIO_BIDIR_component|                                                                                        ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component                                                                                                                                                                                                                                                                                                              ; altddio_bidir                           ; work         ;
;             |ddio_bidir_a4p:auto_generated|                                                                                             ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated                                                                                                                                                                                                                                                                                ; ddio_bidir_a4p                          ; work         ;
;    |pll2:pll2_inst|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|pll2:pll2_inst                                                                                                                                                                                                                                                                                                                                                                 ; pll2                                    ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|pll2:pll2_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                         ; altpll                                  ; work         ;
;          |pll2_altpll2:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|pll2:pll2_inst|altpll:altpll_component|pll2_altpll2:auto_generated                                                                                                                                                                                                                                                                                                             ; pll2_altpll2                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 270 (1)             ; 158 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 269 (0)             ; 158 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 269 (0)             ; 158 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                            ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 269 (1)             ; 158 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 268 (0)             ; 147 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 268 (219)           ; 147 (117)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                               ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 31 (31)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                       ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                     ; sld_shadow_jsm                          ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 468 (2)             ; 2114 (160)                ; 20096       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 466 (0)             ; 1954 (0)                  ; 20096       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                           ; sld_signaltap_impl                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 466 (89)            ; 1954 (1577)               ; 20096       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                    ; sld_signaltap_implb                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                     ; altdpram                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                 ; lpm_decode                              ; work         ;
;                   |decode_6vf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated                                                                                                                                                       ; decode_6vf                              ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                         ; lpm_mux                                 ; work         ;
;                   |mux_lsc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_lsc:auto_generated                                                                                                                                                                  ; mux_lsc                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 20096       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                    ; altsyncram                              ; work         ;
;                |altsyncram_a824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20096       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a824:auto_generated                                                                                                                                                                                     ; altsyncram_a824                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                     ; lpm_shiftreg                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                       ; lpm_shiftreg                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                            ; serial_crc_16                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                         ; sld_buffer_manager                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 16 (1)              ; 35 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                        ; sld_ela_control                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                ; lpm_shiftreg                            ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 14 (0)              ; 19 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                             ; sld_ela_trigger                         ; work         ;
;                   |sld_ela_trigger_35o:auto_generated|                                                                                  ; 14 (0)              ; 19 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated                                                                                                                          ; sld_ela_trigger_35o                     ; work         ;
;                      |sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|                                                                ; 14 (9)              ; 19 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1                                                                        ; sld_reserved_top_auto_signaltap_0_1_672 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                        ; lpm_shiftreg                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                        ; lpm_shiftreg                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                         ; lpm_shiftreg                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                         ; lpm_shiftreg                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                         ; lpm_shiftreg                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                         ; lpm_shiftreg                            ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                         ; lpm_shiftreg                            ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|sld_alt_reduction:unary_1                                              ; sld_alt_reduction                       ; work         ;
;                         |sld_mbpmg:mbpm_2|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|sld_mbpmg:mbpm_2                                                       ; sld_mbpmg                               ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|sld_mbpmg:mbpm_2|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                               ; work         ;
;                         |sld_mbpmg:mbpm_5|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|sld_mbpmg:mbpm_5                                                       ; sld_mbpmg                               ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|sld_mbpmg:mbpm_5|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                               ; work         ;
;                         |sld_mbpmg:mbpm_8|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|sld_mbpmg:mbpm_8                                                       ; sld_mbpmg                               ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1|sld_mbpmg:mbpm_8|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                               ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                          ; sld_ela_trigger_flow_mgr                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                  ; lpm_shiftreg                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 224 (11)            ; 207 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                   ; sld_offload_buffer_mgr                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                         ; lpm_counter                             ; work         ;
;                   |cntr_4ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ii:auto_generated                                                                                                 ; cntr_4ii                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                  ; lpm_counter                             ; work         ;
;                   |cntr_b6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_b6j:auto_generated                                                                                                                          ; cntr_b6j                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                        ; lpm_counter                             ; work         ;
;                   |cntr_7gi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7gi:auto_generated                                                                                                                ; cntr_7gi                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                           ; lpm_counter                             ; work         ;
;                   |cntr_r2j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated                                                                                                                   ; cntr_r2j                                ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                  ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 157 (157)           ; 157 (157)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                   ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                ; lpm_shiftreg                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                              ; sld_rom_sr                              ; work         ;
;    |top_stm:stm_inst|                                                                                                                   ; 1153 (98)           ; 1245 (81)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst                                                                                                                                                                                                                                                                                                                                                               ; top_stm                                 ; work         ;
;       |altsource_probe_top:ca_input_inst|                                                                                               ; 117 (0)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|altsource_probe_top:ca_input_inst                                                                                                                                                                                                                                                                                                                             ; altsource_probe_top                     ; issp         ;
;          |altsource_probe:issp_impl|                                                                                                    ; 117 (0)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                                   ; altsource_probe                         ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 117 (3)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                    ; altsource_probe_body                    ; work         ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 114 (102)           ; 104 (97)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                           ; altsource_probe_impl                    ; work         ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                        ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                                                              ; sld_rom_sr                              ; work         ;
;       |altsource_probe_top:control_inst|                                                                                                ; 30 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|altsource_probe_top:control_inst                                                                                                                                                                                                                                                                                                                              ; altsource_probe_top                     ; issp         ;
;          |altsource_probe:issp_impl|                                                                                                    ; 30 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                                    ; altsource_probe                         ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 30 (3)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                     ; altsource_probe_body                    ; work         ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 27 (14)             ; 16 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                            ; altsource_probe_impl                    ; work         ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                        ; 13 (13)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                                                               ; sld_rom_sr                              ; work         ;
;       |rdmem_stm:rdmem_inst|                                                                                                            ; 141 (102)           ; 105 (79)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst                                                                                                                                                                                                                                                                                                                                          ; rdmem_stm                               ; work         ;
;          |altsource_probe_top:sp_inst|                                                                                                  ; 39 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst                                                                                                                                                                                                                                                                                                              ; altsource_probe_top                     ; issp         ;
;             |altsource_probe:issp_impl|                                                                                                 ; 39 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                    ; altsource_probe                         ; work         ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                         ; 39 (3)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                     ; altsource_probe_body                    ; work         ;
;                   |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                              ; 36 (25)             ; 26 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                                              ; altsource_probe_impl                    ; work         ;
;                      |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                     ; 11 (11)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                                                 ; sld_rom_sr                              ; work         ;
;       |rdreg_stm:rdreg_inst|                                                                                                            ; 129 (89)            ; 101 (76)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst                                                                                                                                                                                                                                                                                                                                          ; rdreg_stm                               ; work         ;
;          |altsource_probe_top:sp_inst|                                                                                                  ; 40 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst                                                                                                                                                                                                                                                                                                              ; altsource_probe_top                     ; issp         ;
;             |altsource_probe:issp_impl|                                                                                                 ; 40 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                    ; altsource_probe                         ; work         ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                         ; 40 (3)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                     ; altsource_probe_body                    ; work         ;
;                   |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                              ; 37 (24)             ; 25 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                                              ; altsource_probe_impl                    ; work         ;
;                      |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                     ; 13 (13)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                                                 ; sld_rom_sr                              ; work         ;
;       |wrmem_stm:wrmem_inst|                                                                                                            ; 638 (360)           ; 838 (318)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst                                                                                                                                                                                                                                                                                                                                          ; wrmem_stm                               ; work         ;
;          |altsource_probe_top:sp_inst|                                                                                                  ; 278 (0)             ; 520 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst                                                                                                                                                                                                                                                                                                              ; altsource_probe_top                     ; issp         ;
;             |altsource_probe:issp_impl|                                                                                                 ; 278 (0)             ; 520 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                    ; altsource_probe                         ; work         ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                         ; 278 (3)             ; 520 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                     ; altsource_probe_body                    ; work         ;
;                   |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                            ; 275 (263)           ; 520 (513)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                            ; altsource_probe_impl                    ; work         ;
;                      |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                     ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                                               ; sld_rom_sr                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 157          ; 128          ; 157          ; 20096 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                     ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                 ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                       ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                     ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                       ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |topv3|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_35o:auto_generated|sld_reserved_top_auto_signaltap_0_1_672:mgl_prim1 ;                 ;
; Altera ; ALTDDIO_OUT   ; 23.1    ; N/A          ; N/A          ; |topv3|iobuf:iobuf_inst|ck:ckn_inst                                                                                                                                                                                                                                                                            ; ck/ck.v         ;
; Altera ; ALTDDIO_OUT   ; 23.1    ; N/A          ; N/A          ; |topv3|iobuf:iobuf_inst|ck:ckp_inst                                                                                                                                                                                                                                                                            ; ck/ck.v         ;
; Altera ; ALTDDIO_BIDIR ; 23.1    ; N/A          ; N/A          ; |topv3|iobuf:iobuf_inst|dq:dq_inst                                                                                                                                                                                                                                                                             ; dq/dq.v         ;
; Altera ; ALTPLL        ; 23.1    ; N/A          ; N/A          ; |topv3|pll2:pll2_inst                                                                                                                                                                                                                                                                                          ; pll2/pll2.v     ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |topv3|top_stm:stm_inst|state                                    ;
+-------------+-------------+-------------+-------------+------------+-------------+
; Name        ; state.RDMEM ; state.WRREG ; state.RDREG ; state.IDLE ; state.WRMEM ;
+-------------+-------------+-------------+-------------+------------+-------------+
; state.IDLE  ; 0           ; 0           ; 0           ; 0          ; 0           ;
; state.RDREG ; 0           ; 0           ; 1           ; 1          ; 0           ;
; state.WRREG ; 0           ; 1           ; 0           ; 1          ; 0           ;
; state.RDMEM ; 1           ; 0           ; 0           ; 1          ; 0           ;
; state.WRMEM ; 0           ; 0           ; 0           ; 1          ; 1           ;
+-------------+-------------+-------------+-------------+------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|state                        ;
+------------------+------------------+-----------------+----------------+------------------+
; Name             ; state.STATE_DONE ; state.STATE_RUN ; state.STATE_CA ; state.STATE_IDLE ;
+------------------+------------------+-----------------+----------------+------------------+
; state.STATE_IDLE ; 0                ; 0               ; 0              ; 0                ;
; state.STATE_CA   ; 0                ; 0               ; 1              ; 1                ;
; state.STATE_RUN  ; 0                ; 1               ; 0              ; 1                ;
; state.STATE_DONE ; 1                ; 0               ; 0              ; 1                ;
+------------------+------------------+-----------------+----------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|state                        ;
+------------------+------------------+-----------------+----------------+------------------+
; Name             ; state.STATE_DONE ; state.STATE_RUN ; state.STATE_CA ; state.STATE_IDLE ;
+------------------+------------------+-----------------+----------------+------------------+
; state.STATE_IDLE ; 0                ; 0               ; 0              ; 0                ;
; state.STATE_CA   ; 0                ; 0               ; 1              ; 1                ;
; state.STATE_RUN  ; 0                ; 1               ; 0              ; 1                ;
; state.STATE_DONE ; 1                ; 0               ; 0              ; 1                ;
+------------------+------------------+-----------------+----------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|state                        ;
+------------------+------------------+-----------------+----------------+------------------+
; Name             ; state.STATE_DONE ; state.STATE_RUN ; state.STATE_CA ; state.STATE_IDLE ;
+------------------+------------------+-----------------+----------------+------------------+
; state.STATE_IDLE ; 0                ; 0               ; 0              ; 0                ;
; state.STATE_CA   ; 0                ; 0               ; 1              ; 1                ;
; state.STATE_RUN  ; 0                ; 1               ; 0              ; 1                ;
; state.STATE_DONE ; 1                ; 0               ; 0              ; 1                ;
+------------------+------------------+-----------------+----------------+------------------+


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+------------------------------------------------+----------------------------------------+
; Register name                                  ; Reason for Removal                     ;
+------------------------------------------------+----------------------------------------+
; top_stm:stm_inst|wrmem_stm:wrmem_inst|rwds_out ; Stuck at GND due to stuck port data_in ;
; top_stm:stm_inst|rwds_out                      ; Stuck at GND due to stuck port data_in ;
; top_stm:stm_inst|state~7                       ; Lost fanout                            ;
; top_stm:stm_inst|state~8                       ; Lost fanout                            ;
; top_stm:stm_inst|state~10                      ; Lost fanout                            ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|state~6  ; Lost fanout                            ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|state~7  ; Lost fanout                            ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|state~6  ; Lost fanout                            ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|state~7  ; Lost fanout                            ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|state~6  ; Lost fanout                            ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|state~7  ; Lost fanout                            ;
; Total Number of Removed Registers = 11         ;                                        ;
+------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                         ;
+------------------------------------------------+---------------------------+----------------------------------------+
; Register name                                  ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------------------------+---------------------------+----------------------------------------+
; top_stm:stm_inst|wrmem_stm:wrmem_inst|rwds_out ; Stuck at GND              ; top_stm:stm_inst|rwds_out              ;
;                                                ; due to stuck port data_in ;                                        ;
+------------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3553  ;
; Number of registers using Synchronous Clear  ; 196   ;
; Number of registers using Synchronous Load   ; 349   ;
; Number of registers using Asynchronous Clear ; 715   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1164  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                           ;
+-------------------------------------------------------------------+----------+---------------------+
; Node                                                              ; Action   ; Reason              ;
+-------------------------------------------------------------------+----------+---------------------+
; top_stm:stm_inst|datain[0]~0                                      ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[1]~7                                      ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[2]~8                                      ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[3]~9                                      ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[4]~10                                     ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[5]~11                                     ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[7]~13                                     ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[8]~14                                     ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[9]~15                                     ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[10]~1                                     ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[11]~2                                     ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[12]~3                                     ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[13]~4                                     ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain[15]~6                                     ; Modified ; Timing optimization ;
; top_stm:stm_inst|datain~16                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~17                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~18                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~19                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~20                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~21                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~22                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~23                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~24                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~25                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~26                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~27                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~28                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|datain~29                                        ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|Add0~1                      ; Modified ; Timing optimization ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[0]~9                ; Modified ; Timing optimization ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[5]~6                ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[5]~7                ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[5]~8                ; Modified ; Timing optimization ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[5]~8_RESYN4_BDD5    ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[5]~8_RESYN6_BDD7    ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[5]~8_RESYN8_BDD9    ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|Add0~0                      ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|Add0~1                      ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|Selector58~0                ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|Selector58~1                ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|Selector58~2                ; Modified ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|Selector58~2_RESYN30_BDD31  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|Selector58~2_RESYN32_BDD33  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|Selector58~2_RESYN34_BDD35  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[0]~2                ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[0]~3                ; Modified ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[0]~3_RESYN10_BDD11  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[0]~3_RESYN12_BDD13  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[0]~3_RESYN14_BDD15  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[1]~4                ; Modified ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[1]~4_RESYN16_BDD17  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[1]~4_RESYN18_BDD19  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[2]~5                ; Modified ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[2]~5_RESYN20_BDD21  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[2]~5_RESYN22_BDD23  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[3]~6                ; Modified ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[3]~6_RESYN24_BDD25  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[3]~6_RESYN26_BDD27  ; Created  ; Timing optimization ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[3]~6_RESYN28_BDD29  ; Created  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Add0~1                      ; Modified ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector315~0               ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector315~1               ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector315~2               ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector315~3               ; Modified ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector315~3_RESYN36_BDD37 ; Created  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector315~3_RESYN38_BDD39 ; Created  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector315~3_RESYN40_BDD41 ; Created  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector315~3_RESYN42_BDD43 ; Created  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector316~0               ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector316~1               ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector316~2               ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector316~3               ; Modified ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector316~3_RESYN44_BDD45 ; Created  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector316~3_RESYN46_BDD47 ; Created  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector316~3_RESYN48_BDD49 ; Created  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector316~3_RESYN50_BDD51 ; Created  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|Selector316~3_RESYN52_BDD53 ; Created  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[0]~6                ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[0]~7                ; Modified ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[0]~7_RESYN0_BDD1    ; Created  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[0]~10               ; Modified ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[4]~15               ; Deleted  ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[4]~16               ; Modified ; Timing optimization ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[4]~16_RESYN2_BDD3   ; Created  ; Timing optimization ;
+-------------------------------------------------------------------+----------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                 ;
; 3:1                ; 47 bits   ; 94 LEs        ; 47 LEs               ; 47 LEs                 ; Yes        ; |topv3|top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[25]                                                               ;
; 3:1                ; 255 bits  ; 510 LEs       ; 255 LEs              ; 255 LEs                ; Yes        ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv3|altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                   ;
; 6:1                ; 18 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|datain[2]                                                                                                                                                                                                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[2][8]                                                                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[1][1]                                                                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|buffer_out[2][9]                                                                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|buffer_out[1][2]                                                                                                                                                                                                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[18][1]                                                                                                                                                                                                          ;
; 6:1                ; 240 bits  ; 960 LEs       ; 240 LEs              ; 720 LEs                ; Yes        ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[3][6]                                                                                                                                                                                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |topv3|altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[1]                      ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]                     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[2]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[2]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]      ;
; 7:1                ; 48 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][15]                                                                                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[0]                                                                                                                                                                                                                 ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[0]                                                                                                                                                                                                                 ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[5]                                                                                                                                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |topv3|top_stm:stm_inst|wrmem_stm:wrmem_inst|state                                                                                                                                                                                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |topv3|top_stm:stm_inst|rdmem_stm:rdmem_inst|state                                                                                                                                                                                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |topv3|top_stm:stm_inst|rdreg_stm:rdreg_inst|state                                                                                                                                                                                                                      ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |topv3|top_stm:stm_inst|state                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                       ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component ;
+-------------------------+-------------+------+-------------------------------------------+
; Assignment              ; Value       ; From ; To                                        ;
+-------------------------+-------------+------+-------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                         ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                             ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                             ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                       ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                              ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                              ;
+-------------------------+-------------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                      ;
+-----------------------------+---------+------+-------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH    ; -    ; input_cell_h                                                            ;
; DDIO_INPUT_REGISTER         ; LOW     ; -    ; input_cell_l                                                            ;
+-----------------------------+---------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------+
; Assignment              ; Value       ; From ; To                                     ;
+-------------------------+-------------+------+----------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                    ;
+-------------------------+-------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------+
; Assignment              ; Value       ; From ; To                                     ;
+-------------------------+-------------+------+----------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                    ;
+-------------------------+-------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[47]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[46]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[45]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[44]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[43]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[42]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[41]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[40]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[39]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[38]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[37]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[36]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[35]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[34]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[33]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[32]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[31]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[30]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[29]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[28]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[27]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[26]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[25]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[24]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[23]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[22]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[21]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[20]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[19]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[18]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[17]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[16]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[15]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[14]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[13]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[12]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[11]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[10]                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[9]                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[8]                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[7]                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[6]                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                       ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                       ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[255]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[254]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[253]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[252]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[251]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[250]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[249]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[248]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[247]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[246]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[245]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[244]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[243]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[242]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[241]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[240]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[239]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[238]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[237]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[236]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[235]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[234]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[233]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[232]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[231]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[230]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[229]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[228]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[227]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[226]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[225]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[224]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[223]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[222]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[221]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[220]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[219]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[218]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[217]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[216]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[215]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[214]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[213]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[212]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[211]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[210]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[209]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[208]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[207]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[206]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[205]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[204]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[203]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[202]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[201]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[200]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[199]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[198]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[197]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[196]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[195]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[194]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[193]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[192]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[191]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[190]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[189]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[188]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[187]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[186]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[185]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[184]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[183]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[182]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[181]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[180]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[179]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[178]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[177]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[176]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[175]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[174]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[173]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[172]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[171]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[170]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[169]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[168]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[167]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[166]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[165]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[164]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[163]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[162]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[161]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[160]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[159]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[158]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[157]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[156]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[155]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[154]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[153]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[152]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[151]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[150]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[149]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[148]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[147]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[146]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[145]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[144]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[143]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[142]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[141]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[140]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[139]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[138]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[137]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[136]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[135]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[134]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[133]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[132]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[131]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[130]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[129]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[128]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[127]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[126]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[125]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[124]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[123]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[122]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[121]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[120]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[119]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[118]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[117]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[116]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[115]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[114]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[113]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[112]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[111]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[110]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[109]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[108]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[107]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[106]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[105]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[104]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[103]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[102]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[101]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[100]                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[99]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[98]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[97]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[96]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[95]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[94]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[93]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[92]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[91]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[90]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[89]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[88]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[87]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[86]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[85]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[84]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[83]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[82]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[81]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[80]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[79]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[78]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[77]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[76]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[75]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[74]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[73]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[72]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[71]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[70]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[69]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[68]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[67]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[66]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[65]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[64]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[63]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[62]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[61]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[60]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[59]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[58]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[57]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[56]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[55]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[54]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[53]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[52]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[51]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[50]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[49]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[48]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[47]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[46]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[45]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[44]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[43]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[42]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[41]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[40]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[39]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[38]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[37]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[36]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[35]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[34]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[33]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[32]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[31]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[30]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[29]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[28]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[27]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[26]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[25]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[24]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[23]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[22]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[21]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[20]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[19]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[18]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[17]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[16]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[15]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[14]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[13]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[12]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[11]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[10]                                                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[9]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[8]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[7]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[6]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe_top:rst_control ;
+-------------------------+-----------------+----------------------------------+
; Parameter Name          ; Value           ; Type                             ;
+-------------------------+-----------------+----------------------------------+
; lpm_type                ; altsource_probe ; String                           ;
; lpm_hint                ; UNUSED          ; String                           ;
; sld_auto_instance_index ; YES             ; String                           ;
; sld_instance_index      ; 0               ; Signed Integer                   ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                   ;
; sld_ir_width            ; 4               ; Signed Integer                   ;
; instance_id             ; NONE            ; String                           ;
; probe_width             ; 0               ; Signed Integer                   ;
; source_width            ; 2               ; Signed Integer                   ;
; source_initial_value    ; 0               ; String                           ;
; enable_metastability    ; NO              ; String                           ;
+-------------------------+-----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe_top:rst_control|altsource_probe:issp_impl ;
+-------------------------+-----------------+------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                       ;
+-------------------------+-----------------+------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                     ;
; lpm_hint                ; UNUSED          ; String                                                     ;
; sld_auto_instance_index ; YES             ; String                                                     ;
; sld_instance_index      ; 0               ; Signed Integer                                             ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                             ;
; sld_ir_width            ; 4               ; Signed Integer                                             ;
; instance_id             ; NONE            ; String                                                     ;
; probe_width             ; 0               ; Signed Integer                                             ;
; source_width            ; 2               ; Signed Integer                                             ;
; source_initial_value    ; 0               ; String                                                     ;
; enable_metastability    ; NO              ; String                                                     ;
+-------------------------+-----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll2:pll2_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll2 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 5                      ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 5                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 2                      ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 2                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 2000                   ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP          ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; pll2_altpll2           ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone 10 LP          ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component ;
+--------------------------+----------------+--------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                               ;
+--------------------------+----------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                     ;
; WIDTH                    ; 8              ; Signed Integer                                                     ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                            ;
; OE_REG                   ; UNREGISTERED   ; Untyped                                                            ;
; extend_oe_disable        ; OFF            ; Untyped                                                            ;
; IMPLEMENT_INPUT_IN_LCELL ; OFF            ; Untyped                                                            ;
; INTENDED_DEVICE_FAMILY   ; Cyclone 10 LP  ; Untyped                                                            ;
; DEVICE_FAMILY            ; Cyclone 10 LP  ; Untyped                                                            ;
; CBXI_PARAMETER           ; ddio_bidir_a4p ; Untyped                                                            ;
+--------------------------+----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+---------------+--------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                               ;
+------------------------+---------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                     ;
; WIDTH                  ; 1             ; Signed Integer                                                     ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                            ;
; OE_REG                 ; UNREGISTERED  ; Untyped                                                            ;
; extend_oe_disable      ; OFF           ; Untyped                                                            ;
; INTENDED_DEVICE_FAMILY ; Cyclone 10 LP ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                            ;
; CBXI_PARAMETER         ; ddio_out_8vj  ; Untyped                                                            ;
+------------------------+---------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+---------------+--------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                               ;
+------------------------+---------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                     ;
; WIDTH                  ; 1             ; Signed Integer                                                     ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                            ;
; OE_REG                 ; UNREGISTERED  ; Untyped                                                            ;
; extend_oe_disable      ; OFF           ; Untyped                                                            ;
; INTENDED_DEVICE_FAMILY ; Cyclone 10 LP ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                            ;
; CBXI_PARAMETER         ; ddio_out_8vj  ; Untyped                                                            ;
+------------------------+---------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_stm:stm_inst|altsource_probe_top:control_inst ;
+-------------------------+-----------------+----------------------------------------------------+
; Parameter Name          ; Value           ; Type                                               ;
+-------------------------+-----------------+----------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                             ;
; lpm_hint                ; UNUSED          ; String                                             ;
; sld_auto_instance_index ; YES             ; String                                             ;
; sld_instance_index      ; 0               ; Signed Integer                                     ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                     ;
; sld_ir_width            ; 4               ; Signed Integer                                     ;
; instance_id             ; NONE            ; String                                             ;
; probe_width             ; 0               ; Signed Integer                                     ;
; source_width            ; 4               ; Signed Integer                                     ;
; source_initial_value    ; 0               ; String                                             ;
; enable_metastability    ; NO              ; String                                             ;
+-------------------------+-----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl ;
+-------------------------+-----------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                         ;
+-------------------------+-----------------+------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                       ;
; lpm_hint                ; UNUSED          ; String                                                                       ;
; sld_auto_instance_index ; YES             ; String                                                                       ;
; sld_instance_index      ; 0               ; Signed Integer                                                               ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                               ;
; sld_ir_width            ; 4               ; Signed Integer                                                               ;
; instance_id             ; NONE            ; String                                                                       ;
; probe_width             ; 0               ; Signed Integer                                                               ;
; source_width            ; 4               ; Signed Integer                                                               ;
; source_initial_value    ; 0               ; String                                                                       ;
; enable_metastability    ; NO              ; String                                                                       ;
+-------------------------+-----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_stm:stm_inst|altsource_probe_top:ca_input_inst ;
+-------------------------+-----------------+-----------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                ;
+-------------------------+-----------------+-----------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                              ;
; lpm_hint                ; UNUSED          ; String                                              ;
; sld_auto_instance_index ; YES             ; String                                              ;
; sld_instance_index      ; 0               ; Signed Integer                                      ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                      ;
; sld_ir_width            ; 4               ; Signed Integer                                      ;
; instance_id             ; NONE            ; String                                              ;
; probe_width             ; 0               ; Signed Integer                                      ;
; source_width            ; 48              ; Signed Integer                                      ;
; source_initial_value    ; 0               ; String                                              ;
; enable_metastability    ; NO              ; String                                              ;
+-------------------------+-----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl ;
+-------------------------+-----------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                          ;
+-------------------------+-----------------+-------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                        ;
; lpm_hint                ; UNUSED          ; String                                                                        ;
; sld_auto_instance_index ; YES             ; String                                                                        ;
; sld_instance_index      ; 0               ; Signed Integer                                                                ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                ;
; sld_ir_width            ; 4               ; Signed Integer                                                                ;
; instance_id             ; NONE            ; String                                                                        ;
; probe_width             ; 0               ; Signed Integer                                                                ;
; source_width            ; 48              ; Signed Integer                                                                ;
; source_initial_value    ; 0               ; String                                                                        ;
; enable_metastability    ; NO              ; String                                                                        ;
+-------------------------+-----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst ;
+-------------------------+-----------------+--------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                               ;
+-------------------------+-----------------+--------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                             ;
; lpm_hint                ; UNUSED          ; String                                                             ;
; sld_auto_instance_index ; YES             ; String                                                             ;
; sld_instance_index      ; 0               ; Signed Integer                                                     ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                     ;
; sld_ir_width            ; 4               ; Signed Integer                                                     ;
; instance_id             ; NONE            ; String                                                             ;
; probe_width             ; 16              ; Signed Integer                                                     ;
; source_width            ; 0               ; Signed Integer                                                     ;
; source_initial_value    ; 0               ; String                                                             ;
; enable_metastability    ; NO              ; String                                                             ;
+-------------------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                         ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                       ;
; lpm_hint                ; UNUSED          ; String                                                                                       ;
; sld_auto_instance_index ; YES             ; String                                                                                       ;
; sld_instance_index      ; 0               ; Signed Integer                                                                               ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                               ;
; sld_ir_width            ; 4               ; Signed Integer                                                                               ;
; instance_id             ; NONE            ; String                                                                                       ;
; probe_width             ; 16              ; Signed Integer                                                                               ;
; source_width            ; 0               ; Signed Integer                                                                               ;
; source_initial_value    ; 0               ; String                                                                                       ;
; enable_metastability    ; NO              ; String                                                                                       ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst ;
+-------------------------+-----------------+--------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                               ;
+-------------------------+-----------------+--------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                             ;
; lpm_hint                ; UNUSED          ; String                                                             ;
; sld_auto_instance_index ; YES             ; String                                                             ;
; sld_instance_index      ; 0               ; Signed Integer                                                     ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                     ;
; sld_ir_width            ; 4               ; Signed Integer                                                     ;
; instance_id             ; NONE            ; String                                                             ;
; probe_width             ; 17              ; Signed Integer                                                     ;
; source_width            ; 0               ; Signed Integer                                                     ;
; source_initial_value    ; 0               ; String                                                             ;
; enable_metastability    ; NO              ; String                                                             ;
+-------------------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                         ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                       ;
; lpm_hint                ; UNUSED          ; String                                                                                       ;
; sld_auto_instance_index ; YES             ; String                                                                                       ;
; sld_instance_index      ; 0               ; Signed Integer                                                                               ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                               ;
; sld_ir_width            ; 4               ; Signed Integer                                                                               ;
; instance_id             ; NONE            ; String                                                                                       ;
; probe_width             ; 17              ; Signed Integer                                                                               ;
; source_width            ; 0               ; Signed Integer                                                                               ;
; source_initial_value    ; 0               ; String                                                                                       ;
; enable_metastability    ; NO              ; String                                                                                       ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst ;
+-------------------------+-----------------+--------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                               ;
+-------------------------+-----------------+--------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                             ;
; lpm_hint                ; UNUSED          ; String                                                             ;
; sld_auto_instance_index ; YES             ; String                                                             ;
; sld_instance_index      ; 0               ; Signed Integer                                                     ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                     ;
; sld_ir_width            ; 4               ; Signed Integer                                                     ;
; instance_id             ; NONE            ; String                                                             ;
; probe_width             ; 0               ; Signed Integer                                                     ;
; source_width            ; 256             ; Signed Integer                                                     ;
; source_initial_value    ; 0               ; String                                                             ;
; enable_metastability    ; NO              ; String                                                             ;
+-------------------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                         ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                       ;
; lpm_hint                ; UNUSED          ; String                                                                                       ;
; sld_auto_instance_index ; YES             ; String                                                                                       ;
; sld_instance_index      ; 0               ; Signed Integer                                                                               ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                               ;
; sld_ir_width            ; 4               ; Signed Integer                                                                               ;
; instance_id             ; NONE            ; String                                                                                       ;
; probe_width             ; 0               ; Signed Integer                                                                               ;
; source_width            ; 256             ; Signed Integer                                                                               ;
; source_initial_value    ; 0               ; String                                                                                       ;
; enable_metastability    ; NO              ; String                                                                                       ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                             ;
+-------------------------------------------------+------------------------------------------+----------------+
; Parameter Name                                  ; Value                                    ; Type           ;
+-------------------------------------------------+------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                            ; String         ;
; sld_node_info                                   ; 805334528                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                        ; Signed Integer ;
; sld_data_bits                                   ; 157                                      ; Untyped        ;
; sld_trigger_bits                                ; 3                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                        ; Untyped        ;
; sld_sample_depth                                ; 128                                      ; Untyped        ;
; sld_segment_size                                ; 128                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_top_auto_signaltap_0_1_672, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                        ; Untyped        ;
; sld_ram_pipeline                                ; 5                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                     ; String         ;
; sld_inversion_mask_length                       ; 21                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                    ; Untyped        ;
; sld_power_up_trigger                            ; 0                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                ; String         ;
; sld_state_flow_use_generated                    ; 0                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 157                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                        ; Signed Integer ;
+-------------------------------------------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll2:pll2_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl"                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst"                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl"                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst"                                                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; source     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; source_clk ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl"                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst"                                                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; source     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; source_clk ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl"                                                                           ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_stm:stm_inst|altsource_probe_top:ca_input_inst"                                                                                               ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl"                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_stm:stm_inst|altsource_probe_top:control_inst"                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "iobuf:iobuf_inst|ck:ckn_inst" ;
+----------+-------+----------+----------------------------+
; Port     ; Type  ; Severity ; Details                    ;
+----------+-------+----------+----------------------------+
; aclr     ; Input ; Info     ; Stuck at GND               ;
; datain_h ; Input ; Info     ; Stuck at GND               ;
; oe       ; Input ; Info     ; Stuck at VCC               ;
+----------+-------+----------+----------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "iobuf:iobuf_inst|ck:ckp_inst" ;
+----------+-------+----------+----------------------------+
; Port     ; Type  ; Severity ; Details                    ;
+----------+-------+----------+----------------------------+
; aclr     ; Input ; Info     ; Stuck at GND               ;
; datain_l ; Input ; Info     ; Stuck at GND               ;
; oe       ; Input ; Info     ; Stuck at VCC               ;
+----------+-------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll2:pll2_inst"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe_top:rst_control|altsource_probe:issp_impl"                                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe_top:rst_control"                                                                                                                  ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 3                   ; 157              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 297                         ;
; cycloneiii_ddio_out   ; 10                          ;
; cycloneiii_ff         ; 1281                        ;
;     CLR               ; 10                          ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 362                         ;
;     ENA CLR           ; 336                         ;
;     ENA SCLR          ; 114                         ;
;     SCLR              ; 14                          ;
;     SCLR SLD          ; 18                          ;
;     SLD               ; 259                         ;
;     plain             ; 165                         ;
; cycloneiii_io_obuf    ; 9                           ;
; cycloneiii_lcell_comb ; 1183                        ;
;     arith             ; 9                           ;
;         2 data inputs ; 9                           ;
;     normal            ; 1174                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 782                         ;
;         4 data inputs ; 287                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 1.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                       ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                ; Details ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+
; csn                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|csn                                                                                             ; N/A     ;
; iobuf:iobuf_inst|datain[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[0]                                                                                       ; N/A     ;
; iobuf:iobuf_inst|datain[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[10]                                                                                      ; N/A     ;
; iobuf:iobuf_inst|datain[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[11]                                                                                      ; N/A     ;
; iobuf:iobuf_inst|datain[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[12]                                                                                      ; N/A     ;
; iobuf:iobuf_inst|datain[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[13]                                                                                      ; N/A     ;
; iobuf:iobuf_inst|datain[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[14]                                                                                      ; N/A     ;
; iobuf:iobuf_inst|datain[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[15]                                                                                      ; N/A     ;
; iobuf:iobuf_inst|datain[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[1]                                                                                       ; N/A     ;
; iobuf:iobuf_inst|datain[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[2]                                                                                       ; N/A     ;
; iobuf:iobuf_inst|datain[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[3]                                                                                       ; N/A     ;
; iobuf:iobuf_inst|datain[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[4]                                                                                       ; N/A     ;
; iobuf:iobuf_inst|datain[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[5]                                                                                       ; N/A     ;
; iobuf:iobuf_inst|datain[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[6]                                                                                       ; N/A     ;
; iobuf:iobuf_inst|datain[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[7]                                                                                       ; N/A     ;
; iobuf:iobuf_inst|datain[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[8]                                                                                       ; N/A     ;
; iobuf:iobuf_inst|datain[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|datain[9]                                                                                       ; N/A     ;
; iobuf:iobuf_inst|dataout[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[0]  ; N/A     ;
; iobuf:iobuf_inst|dataout[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[2] ; N/A     ;
; iobuf:iobuf_inst|dataout[11]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[3] ; N/A     ;
; iobuf:iobuf_inst|dataout[12]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[4] ; N/A     ;
; iobuf:iobuf_inst|dataout[13]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[5] ; N/A     ;
; iobuf:iobuf_inst|dataout[14]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[6] ; N/A     ;
; iobuf:iobuf_inst|dataout[15]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[7] ; N/A     ;
; iobuf:iobuf_inst|dataout[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[1]  ; N/A     ;
; iobuf:iobuf_inst|dataout[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[2]  ; N/A     ;
; iobuf:iobuf_inst|dataout[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[3]  ; N/A     ;
; iobuf:iobuf_inst|dataout[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[4]  ; N/A     ;
; iobuf:iobuf_inst|dataout[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[5]  ; N/A     ;
; iobuf:iobuf_inst|dataout[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[6]  ; N/A     ;
; iobuf:iobuf_inst|dataout[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[7]  ; N/A     ;
; iobuf:iobuf_inst|dataout[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[0] ; N/A     ;
; iobuf:iobuf_inst|dataout[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[1] ; N/A     ;
; iobuf:iobuf_inst|oe_clk                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|oe_clk                                                                                          ; N/A     ;
; iobuf:iobuf_inst|oe_data                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|oe_data                                                                                         ; N/A     ;
; pll2:pll2_inst|c0                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll2:pll2_inst|altpll:altpll_component|pll2_altpll2:auto_generated|wire_pll1_clk[0]                              ; N/A     ;
; rwds_in                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rwds                                                                                                             ; N/A     ;
; top_stm:stm_inst|prev_memr                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|prev_memr                                                                                       ; N/A     ;
; top_stm:stm_inst|prev_memw                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|prev_memw                                                                                       ; N/A     ;
; top_stm:stm_inst|prev_regr                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|prev_regr                                                                                       ; N/A     ;
; top_stm:stm_inst|prev_regw                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|prev_regw                                                                                       ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[0]                                                                 ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[1]                                                                 ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[2]                                                                 ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[3]                                                                 ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[4]                                                                 ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|counter[5]                                                                 ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|csn              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|csn                                                                        ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[0]                                                                ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[10]                                                               ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[11]                                                               ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[12]                                                               ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[13]                                                               ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[14]                                                               ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[15]                                                               ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[1]                                                                ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[2]                                                                ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[3]                                                                ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[4]                                                                ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[5]                                                                ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[6]                                                                ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[7]                                                                ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[8]                                                                ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|dataoutr[9]                                                                ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|oe               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|oe                                                                         ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|oe               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|oe                                                                         ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|oe_clk           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|oe_clk                                                                     ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|rwds_in          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rwds                                                                                                             ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|state.STATE_CA   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|state.STATE_CA                                                             ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|state.STATE_DONE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|state.STATE_DONE                                                           ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|state.STATE_IDLE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|state.STATE_IDLE~_wirecell                                                 ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|state.STATE_RUN  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|state.STATE_RUN                                                            ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|stm_end          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|stm_end                                                                    ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|stm_start        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|stm_start[2]                                                                                    ; N/A     ;
; top_stm:stm_inst|rdmem_stm:rdmem_inst|valid            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdmem_stm:rdmem_inst|valid                                                                      ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[0]                                                                 ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[1]                                                                 ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[2]                                                                 ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|counter[3]                                                                 ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|csn              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|csn                                                                        ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][0]                                                           ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][10]                                                          ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][11]                                                          ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][12]                                                          ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][13]                                                          ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][14]                                                          ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][15]                                                          ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][1]                                                           ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][2]                                                           ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][3]                                                           ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][4]                                                           ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][5]                                                           ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][6]                                                           ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][7]                                                           ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][8]                                                           ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|datain[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|buffer_out[0][9]                                                           ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[0]  ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[2] ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[3] ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[4] ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[5] ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[6] ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[7] ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[1]  ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[2]  ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[3]  ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[4]  ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[5]  ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[6]  ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_cell_h[7]  ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[0] ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|dataout[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated|input_latch_l[1] ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|oe               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|oe                                                                         ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|oe               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|oe                                                                         ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|oe_clk           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|oe_clk                                                                     ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|rwds_in          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rwds                                                                                                             ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|state.STATE_CA   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|state.STATE_CA                                                             ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|state.STATE_DONE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|state.STATE_DONE                                                           ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|state.STATE_IDLE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|state.STATE_IDLE~_wirecell                                                 ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|state.STATE_RUN  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|state.STATE_RUN                                                            ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|stm_end          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|rdreg_stm:rdreg_inst|stm_end                                                                    ; N/A     ;
; top_stm:stm_inst|rdreg_stm:rdreg_inst|stm_start        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|stm_start[0]                                                                                    ; N/A     ;
; top_stm:stm_inst|state.IDLE                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|state.IDLE~_wirecell                                                                            ; N/A     ;
; top_stm:stm_inst|state.RDMEM                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|state.RDMEM                                                                                     ; N/A     ;
; top_stm:stm_inst|state.RDREG                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|state.RDREG                                                                                     ; N/A     ;
; top_stm:stm_inst|state.WRMEM                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|state.WRMEM                                                                                     ; N/A     ;
; top_stm:stm_inst|state.WRREG                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|state.WRREG                                                                                     ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[0]                                                                 ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[1]                                                                 ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[2]                                                                 ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[3]                                                                 ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|counter[4]                                                                 ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|csn              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|csn                                                                        ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][0]                                                           ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][10]                                                          ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][11]                                                          ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][12]                                                          ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][13]                                                          ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][14]                                                          ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][15]                                                          ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][1]                                                           ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][2]                                                           ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][3]                                                           ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][4]                                                           ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][5]                                                           ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][6]                                                           ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][7]                                                           ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][8]                                                           ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|datain[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|buffer_out[0][9]                                                           ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|oe               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|oe                                                                         ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|oe               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|oe                                                                         ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|oe_clk           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|oe_clk                                                                     ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|rwds_in          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rwds                                                                                                             ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|rwds_oe          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|rwds_oe                                                                    ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|rwds_out         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                              ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|state.STATE_CA   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|state.STATE_CA                                                             ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|state.STATE_DONE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|state.STATE_DONE                                                           ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|state.STATE_IDLE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|state.STATE_IDLE~_wirecell                                                 ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|state.STATE_RUN  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|state.STATE_RUN                                                            ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|stm_end          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|wrmem_stm:wrmem_inst|stm_end                                                                    ; N/A     ;
; top_stm:stm_inst|wrmem_stm:wrmem_inst|stm_start        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_stm:stm_inst|stm_start[3]                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Thu Mar 27 12:31:42 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/jamb.v
    Info (12023): Found entity 1: jamb File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/jamb.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/jamb_master_0.v
    Info (12023): Found entity 1: jamb_master_0 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/jamb_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: jamb_master_0_p2b_adapter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/jamb_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: jamb_master_0_b2p_adapter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file jamb/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/jamb_master_0_timing_adt.sv
    Info (12023): Found entity 1: jamb_master_0_timing_adt File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file jamb/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 4 design units, including 4 entities, in source file comp_stm.sv
    Info (12023): Found entity 1: rdreg_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 1
    Info (12023): Found entity 2: wrmem_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 108
    Info (12023): Found entity 3: wrreg_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 266
    Info (12023): Found entity 4: rdmem_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 276
Info (12021): Found 1 design units, including 1 entities, in source file top_stm.sv
    Info (12023): Found entity 1: top_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file topv2.sv
    Info (12023): Found entity 1: topv2 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv2.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file issp/issp/synthesis/issp.v
    Info (12023): Found entity 1: issp File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/issp.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file issp/issp/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file dq/dq.v
    Info (12023): Found entity 1: dq File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/dq/dq.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll2/pll2.v
    Info (12023): Found entity 1: pll2 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/pll2/pll2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bootup.sv
    Info (12023): Found entity 1: bootup File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/bootup.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topv3.sv
    Info (12023): Found entity 1: topv3 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ck/ck.v
    Info (12023): Found entity 1: ck File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/ck/ck.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file iobuf.sv
    Info (12023): Found entity 1: iobuf File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/iobuf.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top_stm.sv(216): created implicit net for "wrmem_rwds_out" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 216
Warning (10236): Verilog HDL Implicit Net warning at top_stm.sv(217): created implicit net for "wrmem_rwds_oe" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 217
Warning (10236): Verilog HDL Implicit Net warning at topv3.sv(40): created implicit net for "lock" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 40
Warning (10236): Verilog HDL Implicit Net warning at topv3.sv(101): created implicit net for "rwds_oe" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 101
Info (12127): Elaborating entity "topv3" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at topv3.sv(14): truncated value with size 32 to match size of target (1) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 14
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "altsource_probe_top:rst_control" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 33
Info (12128): Elaborating entity "altsource_probe" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "altsource_probe_top:rst_control|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "altsource_probe_top:rst_control|altsource_probe:issp_impl" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "2"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (12128): Elaborating entity "pll2" for hierarchy "pll2:pll2_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 41
Info (12128): Elaborating entity "altpll" for hierarchy "pll2:pll2_inst|altpll:altpll_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/pll2/pll2.v Line: 108
Info (12130): Elaborated megafunction instantiation "pll2:pll2_inst|altpll:altpll_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/pll2/pll2.v Line: 108
Info (12133): Instantiated megafunction "pll2:pll2_inst|altpll:altpll_component" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/pll2/pll2.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "2000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll2_altpll2.v
    Info (12023): Found entity 1: pll2_altpll2 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/pll2_altpll2.v Line: 31
Info (12128): Elaborating entity "pll2_altpll2" for hierarchy "pll2:pll2_inst|altpll:altpll_component|pll2_altpll2:auto_generated" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "iobuf" for hierarchy "iobuf:iobuf_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 56
Info (12128): Elaborating entity "dq" for hierarchy "iobuf:iobuf_inst|dq:dq_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/iobuf.sv Line: 25
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/dq/dq.v Line: 81
Info (12130): Elaborated megafunction instantiation "iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/dq/dq.v Line: 81
Info (12133): Instantiated megafunction "iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/dq/dq.v Line: 81
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "implement_input_in_lcell" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_a4p.tdf
    Info (12023): Found entity 1: ddio_bidir_a4p File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ddio_bidir_a4p.tdf Line: 30
Info (12128): Elaborating entity "ddio_bidir_a4p" for hierarchy "iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altddio_bidir.tdf Line: 116
Info (12128): Elaborating entity "ck" for hierarchy "iobuf:iobuf_inst|ck:ckp_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/iobuf.sv Line: 37
Info (12128): Elaborating entity "altddio_out" for hierarchy "iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/ck/ck.v Line: 69
Info (12130): Elaborated megafunction instantiation "iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/ck/ck.v Line: 69
Info (12133): Instantiated megafunction "iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/ck/ck.v Line: 69
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_8vj.tdf
    Info (12023): Found entity 1: ddio_out_8vj File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ddio_out_8vj.tdf Line: 30
Info (12128): Elaborating entity "ddio_out_8vj" for hierarchy "iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "top_stm" for hierarchy "top_stm:stm_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 103
Warning (10858): Verilog HDL warning at top_stm.sv(66): object wrreg_datain used but never assigned File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 66
Warning (10858): Verilog HDL warning at top_stm.sv(67): object wrreg_oe used but never assigned File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 67
Warning (10858): Verilog HDL warning at top_stm.sv(68): object wrreg_csn used but never assigned File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 68
Warning (10858): Verilog HDL warning at top_stm.sv(69): object wrreg_oe_clk used but never assigned File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 69
Warning (10230): Verilog HDL assignment warning at top_stm.sv(152): truncated value with size 32 to match size of target (1) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 152
Warning (10230): Verilog HDL assignment warning at top_stm.sv(153): truncated value with size 32 to match size of target (1) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 153
Warning (10230): Verilog HDL assignment warning at top_stm.sv(155): truncated value with size 32 to match size of target (16) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 155
Warning (10230): Verilog HDL assignment warning at top_stm.sv(160): truncated value with size 32 to match size of target (1) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 160
Warning (10230): Verilog HDL assignment warning at top_stm.sv(165): truncated value with size 32 to match size of target (1) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 165
Warning (10230): Verilog HDL assignment warning at top_stm.sv(170): truncated value with size 32 to match size of target (1) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 170
Warning (10030): Net "stm_end[1]" at top_stm.sv(63) has no driver or initial value, using a default initial value '0' File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 63
Warning (10030): Net "wrreg_datain" at top_stm.sv(66) has no driver or initial value, using a default initial value '0' File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 66
Warning (10030): Net "wrreg_oe" at top_stm.sv(67) has no driver or initial value, using a default initial value '0' File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 67
Warning (10030): Net "wrreg_csn" at top_stm.sv(68) has no driver or initial value, using a default initial value '0' File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 68
Warning (10030): Net "wrreg_oe_clk" at top_stm.sv(69) has no driver or initial value, using a default initial value '0' File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 69
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "top_stm:stm_inst|altsource_probe_top:control_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 41
Info (12128): Elaborating entity "altsource_probe" for hierarchy "top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "4"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "top_stm:stm_inst|altsource_probe_top:control_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "top_stm:stm_inst|altsource_probe_top:ca_input_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 57
Info (12128): Elaborating entity "altsource_probe" for hierarchy "top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "48"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "top_stm:stm_inst|altsource_probe_top:ca_input_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "rdreg_stm" for hierarchy "top_stm:stm_inst|rdreg_stm:rdreg_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 190
Warning (10230): Verilog HDL assignment warning at comp_stm.sv(58): truncated value with size 32 to match size of target (4) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 58
Warning (10230): Verilog HDL assignment warning at comp_stm.sv(78): truncated value with size 32 to match size of target (4) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 78
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 101
Info (12128): Elaborating entity "altsource_probe" for hierarchy "top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "16"
    Info (12134): Parameter "source_width" = "0"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 281
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "top_stm:stm_inst|rdreg_stm:rdreg_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Info (12128): Elaborating entity "rdmem_stm" for hierarchy "top_stm:stm_inst|rdmem_stm:rdmem_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 204
Warning (10230): Verilog HDL assignment warning at comp_stm.sv(336): truncated value with size 32 to match size of target (6) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 336
Warning (10230): Verilog HDL assignment warning at comp_stm.sv(359): truncated value with size 32 to match size of target (6) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 359
Warning (10230): Verilog HDL assignment warning at comp_stm.sv(362): truncated value with size 32 to match size of target (6) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 362
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 385
Info (12128): Elaborating entity "altsource_probe" for hierarchy "top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "17"
    Info (12134): Parameter "source_width" = "0"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 281
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "top_stm:stm_inst|rdmem_stm:rdmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Info (12128): Elaborating entity "wrmem_stm" for hierarchy "top_stm:stm_inst|wrmem_stm:wrmem_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 219
Warning (10230): Verilog HDL assignment warning at comp_stm.sv(220): truncated value with size 32 to match size of target (5) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 220
Warning (10230): Verilog HDL assignment warning at comp_stm.sv(243): truncated value with size 32 to match size of target (5) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 243
Warning (10230): Verilog HDL assignment warning at comp_stm.sv(249): truncated value with size 32 to match size of target (5) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 249
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 161
Info (12128): Elaborating entity "altsource_probe" for hierarchy "top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "256"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "top_stm:stm_inst|wrmem_stm:wrmem_inst|altsource_probe_top:sp_inst|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: d:/intelfpga_pro/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_35o.tdf
    Info (12023): Found entity 1: sld_ela_trigger_35o File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/sld_ela_trigger_35o.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_top_auto_signaltap_0_1_672.v
    Info (12023): Found entity 1: sld_reserved_top_auto_signaltap_0_1_672 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/sld_reserved_top_auto_signaltap_0_1_672.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a824.tdf
    Info (12023): Found entity 1: altsyncram_a824 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/altsyncram_a824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lsc.tdf
    Info (12023): Found entity 1: mux_lsc File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/mux_lsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf
    Info (12023): Found entity 1: decode_6vf File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/decode_6vf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf
    Info (12023): Found entity 1: cntr_4ii File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cntr_4ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cmpr_ngc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b6j.tdf
    Info (12023): Found entity 1: cntr_b6j File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cntr_b6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7gi.tdf
    Info (12023): Found entity 1: cntr_7gi File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cntr_7gi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf
    Info (12023): Found entity 1: cmpr_jgc File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cmpr_jgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf
    Info (12023): Found entity 1: cntr_r2j File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cntr_r2j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf
    Info (12023): Found entity 1: cmpr_ggc File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/cmpr_ggc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): Picked up _JAVA_OPTIONS: -Xmx1024M
Info (11172): 2025.03.27.12:32:27 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 342
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|tri_buf1a[0]" to the node "ckout" into a wire File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ddio_out_8vj.tdf Line: 47
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iobuf:iobuf_inst|ck:ckn_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated|tri_buf1a[0]" to the node "ckoutn" into a wire File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ddio_out_8vj.tdf Line: 47
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.rwds_in" driven by bidirectional pin "rwds" cannot be tri-stated File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 5
Warning (14632): Output pin "pre_syn.bp.stm_inst_rdreg_inst_rwds_in" driven by bidirectional pin "rwds" cannot be tri-stated File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 5
Warning (14632): Output pin "pre_syn.bp.stm_inst_rdmem_inst_rwds_in" driven by bidirectional pin "rwds" cannot be tri-stated File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 5
Warning (14632): Output pin "pre_syn.bp.stm_inst_wrmem_inst_rwds_in" driven by bidirectional pin "rwds" cannot be tri-stated File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 5
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    8.000      pll_clk
    Info (332111):    8.000    pll_clk90
    Info (332111):   20.000       refclk
    Info (332111):    8.000         rwds
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 534 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Warning (20013): Ignored 12 assignments for entity "altera_avalon_packets_to_master" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "altera_avalon_st_bytes_to_packets" -- entity does not exist in design
Warning (20013): Ignored 18 assignments for entity "altera_avalon_st_jtag_interface" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "altera_avalon_st_packets_to_bytes" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "issp" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "jamb" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "jamb_master_0" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "jamb_master_0_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "jamb_master_0_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "jamb_master_0_timing_adt" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/output_files/top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 193 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4224 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21061): Implemented 4037 logic cells
    Info (21064): Implemented 157 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4952 megabytes
    Info: Processing ended: Thu Mar 27 12:32:49 2025
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/output_files/top.map.smsg.


