{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  8 17:57:43 2014 " "Info: Processing started: Tue Apr  8 17:57:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_TEST_Sim EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"CPU_TEST_Sim\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a0 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a1 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a2 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a3 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a4 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a5 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a6 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a7 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a8 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a9 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a10 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a11 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a12 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a13 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a14 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a15 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a16 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a17 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a18 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a19 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a20 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a21 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a22 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a23 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a24 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a25 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a26 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a27 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a28 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a29 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a30 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a31 " "Info: Atom \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "209 209 " "Warning: No exact pin location assignment(s) for 209 pins of 209 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[0\] " "Info: Pin outA\[0\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[1\] " "Info: Pin outA\[1\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[2\] " "Info: Pin outA\[2\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[3\] " "Info: Pin outA\[3\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[4\] " "Info: Pin outA\[4\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[5\] " "Info: Pin outA\[5\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[6\] " "Info: Pin outA\[6\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[7\] " "Info: Pin outA\[7\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[8\] " "Info: Pin outA\[8\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[9\] " "Info: Pin outA\[9\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[10\] " "Info: Pin outA\[10\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[11\] " "Info: Pin outA\[11\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[12\] " "Info: Pin outA\[12\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[13\] " "Info: Pin outA\[13\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[14\] " "Info: Pin outA\[14\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[15\] " "Info: Pin outA\[15\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[16\] " "Info: Pin outA\[16\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[17\] " "Info: Pin outA\[17\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[18\] " "Info: Pin outA\[18\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[19\] " "Info: Pin outA\[19\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[20\] " "Info: Pin outA\[20\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[21\] " "Info: Pin outA\[21\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[22\] " "Info: Pin outA\[22\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[23\] " "Info: Pin outA\[23\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[24\] " "Info: Pin outA\[24\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[25\] " "Info: Pin outA\[25\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[26\] " "Info: Pin outA\[26\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[27\] " "Info: Pin outA\[27\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[28\] " "Info: Pin outA\[28\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[29\] " "Info: Pin outA\[29\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[30\] " "Info: Pin outA\[30\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA\[31\] " "Info: Pin outA\[31\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outA[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outA[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[0\] " "Info: Pin outB\[0\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[1\] " "Info: Pin outB\[1\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[2\] " "Info: Pin outB\[2\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[3\] " "Info: Pin outB\[3\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[4\] " "Info: Pin outB\[4\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[5\] " "Info: Pin outB\[5\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[6\] " "Info: Pin outB\[6\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[7\] " "Info: Pin outB\[7\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[8\] " "Info: Pin outB\[8\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[9\] " "Info: Pin outB\[9\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[10\] " "Info: Pin outB\[10\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[11\] " "Info: Pin outB\[11\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[12\] " "Info: Pin outB\[12\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[13\] " "Info: Pin outB\[13\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[14\] " "Info: Pin outB\[14\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[15\] " "Info: Pin outB\[15\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[16\] " "Info: Pin outB\[16\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[17\] " "Info: Pin outB\[17\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[18\] " "Info: Pin outB\[18\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[19\] " "Info: Pin outB\[19\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[20\] " "Info: Pin outB\[20\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[21\] " "Info: Pin outB\[21\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[22\] " "Info: Pin outB\[22\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[23\] " "Info: Pin outB\[23\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[24\] " "Info: Pin outB\[24\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[25\] " "Info: Pin outB\[25\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[26\] " "Info: Pin outB\[26\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[27\] " "Info: Pin outB\[27\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[28\] " "Info: Pin outB\[28\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[29\] " "Info: Pin outB\[29\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[30\] " "Info: Pin outB\[30\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB\[31\] " "Info: Pin outB\[31\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outB[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outB[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outC " "Info: Pin outC not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outC } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 13 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ " "Info: Pin outZ not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outZ } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 13 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[0\] " "Info: Pin outIR\[0\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[1\] " "Info: Pin outIR\[1\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[2\] " "Info: Pin outIR\[2\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[3\] " "Info: Pin outIR\[3\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[4\] " "Info: Pin outIR\[4\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[5\] " "Info: Pin outIR\[5\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[6\] " "Info: Pin outIR\[6\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[7\] " "Info: Pin outIR\[7\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[8\] " "Info: Pin outIR\[8\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[9\] " "Info: Pin outIR\[9\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[10\] " "Info: Pin outIR\[10\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[11\] " "Info: Pin outIR\[11\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[12\] " "Info: Pin outIR\[12\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[13\] " "Info: Pin outIR\[13\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[14\] " "Info: Pin outIR\[14\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[15\] " "Info: Pin outIR\[15\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[16\] " "Info: Pin outIR\[16\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[17\] " "Info: Pin outIR\[17\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[18\] " "Info: Pin outIR\[18\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[19\] " "Info: Pin outIR\[19\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[20\] " "Info: Pin outIR\[20\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[21\] " "Info: Pin outIR\[21\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[22\] " "Info: Pin outIR\[22\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[23\] " "Info: Pin outIR\[23\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[24\] " "Info: Pin outIR\[24\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[25\] " "Info: Pin outIR\[25\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[26\] " "Info: Pin outIR\[26\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[27\] " "Info: Pin outIR\[27\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[28\] " "Info: Pin outIR\[28\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[29\] " "Info: Pin outIR\[29\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[30\] " "Info: Pin outIR\[30\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outIR\[31\] " "Info: Pin outIR\[31\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outIR[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 14 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outIR[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[0\] " "Info: Pin outPC\[0\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[1\] " "Info: Pin outPC\[1\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[2\] " "Info: Pin outPC\[2\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[3\] " "Info: Pin outPC\[3\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[4\] " "Info: Pin outPC\[4\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[5\] " "Info: Pin outPC\[5\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[6\] " "Info: Pin outPC\[6\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[7\] " "Info: Pin outPC\[7\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[8\] " "Info: Pin outPC\[8\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[9\] " "Info: Pin outPC\[9\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[10\] " "Info: Pin outPC\[10\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[11\] " "Info: Pin outPC\[11\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[12\] " "Info: Pin outPC\[12\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[13\] " "Info: Pin outPC\[13\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[14\] " "Info: Pin outPC\[14\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[15\] " "Info: Pin outPC\[15\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[16\] " "Info: Pin outPC\[16\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[17\] " "Info: Pin outPC\[17\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[18\] " "Info: Pin outPC\[18\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[19\] " "Info: Pin outPC\[19\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[20\] " "Info: Pin outPC\[20\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[21\] " "Info: Pin outPC\[21\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[22\] " "Info: Pin outPC\[22\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[23\] " "Info: Pin outPC\[23\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[24\] " "Info: Pin outPC\[24\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[25\] " "Info: Pin outPC\[25\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[26\] " "Info: Pin outPC\[26\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[27\] " "Info: Pin outPC\[27\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[28\] " "Info: Pin outPC\[28\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[29\] " "Info: Pin outPC\[29\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[30\] " "Info: Pin outPC\[30\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[31\] " "Info: Pin outPC\[31\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { outPC[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 15 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { outPC[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[0\] " "Info: Pin addrOut\[0\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { addrOut[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 18 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[1\] " "Info: Pin addrOut\[1\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { addrOut[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 18 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[2\] " "Info: Pin addrOut\[2\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { addrOut[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 18 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[3\] " "Info: Pin addrOut\[3\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { addrOut[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 18 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[4\] " "Info: Pin addrOut\[4\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { addrOut[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 18 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrOut\[5\] " "Info: Pin addrOut\[5\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { addrOut[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 18 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { addrOut[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wEn " "Info: Pin wEn not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { wEn } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 19 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { wEn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[0\] " "Info: Pin memDataOut\[0\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[1\] " "Info: Pin memDataOut\[1\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[2\] " "Info: Pin memDataOut\[2\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[3\] " "Info: Pin memDataOut\[3\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[4\] " "Info: Pin memDataOut\[4\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[5\] " "Info: Pin memDataOut\[5\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[6\] " "Info: Pin memDataOut\[6\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[7\] " "Info: Pin memDataOut\[7\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[8\] " "Info: Pin memDataOut\[8\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[9\] " "Info: Pin memDataOut\[9\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[10\] " "Info: Pin memDataOut\[10\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[11\] " "Info: Pin memDataOut\[11\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[12\] " "Info: Pin memDataOut\[12\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[13\] " "Info: Pin memDataOut\[13\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[14\] " "Info: Pin memDataOut\[14\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[15\] " "Info: Pin memDataOut\[15\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[16\] " "Info: Pin memDataOut\[16\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[17\] " "Info: Pin memDataOut\[17\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[18\] " "Info: Pin memDataOut\[18\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[19\] " "Info: Pin memDataOut\[19\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[20\] " "Info: Pin memDataOut\[20\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[21\] " "Info: Pin memDataOut\[21\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[22\] " "Info: Pin memDataOut\[22\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[23\] " "Info: Pin memDataOut\[23\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[24\] " "Info: Pin memDataOut\[24\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[25\] " "Info: Pin memDataOut\[25\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[26\] " "Info: Pin memDataOut\[26\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[27\] " "Info: Pin memDataOut\[27\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[28\] " "Info: Pin memDataOut\[28\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[29\] " "Info: Pin memDataOut\[29\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[30\] " "Info: Pin memDataOut\[30\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataOut\[31\] " "Info: Pin memDataOut\[31\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataOut[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 20 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataOut[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[0\] " "Info: Pin memDataIn\[0\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[1\] " "Info: Pin memDataIn\[1\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[2\] " "Info: Pin memDataIn\[2\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[3\] " "Info: Pin memDataIn\[3\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[3] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[4\] " "Info: Pin memDataIn\[4\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[4] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[5\] " "Info: Pin memDataIn\[5\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[5] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[6\] " "Info: Pin memDataIn\[6\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[6] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[7\] " "Info: Pin memDataIn\[7\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[7] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[8\] " "Info: Pin memDataIn\[8\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[8] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[9\] " "Info: Pin memDataIn\[9\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[9] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[10\] " "Info: Pin memDataIn\[10\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[10] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[11\] " "Info: Pin memDataIn\[11\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[11] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[12\] " "Info: Pin memDataIn\[12\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[12] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[13\] " "Info: Pin memDataIn\[13\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[13] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[14\] " "Info: Pin memDataIn\[14\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[14] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[15\] " "Info: Pin memDataIn\[15\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[15] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[16\] " "Info: Pin memDataIn\[16\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[16] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[17\] " "Info: Pin memDataIn\[17\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[17] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[18\] " "Info: Pin memDataIn\[18\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[18] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[19\] " "Info: Pin memDataIn\[19\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[19] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[20\] " "Info: Pin memDataIn\[20\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[20] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[21\] " "Info: Pin memDataIn\[21\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[21] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[22\] " "Info: Pin memDataIn\[22\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[22] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[23\] " "Info: Pin memDataIn\[23\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[23] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[24\] " "Info: Pin memDataIn\[24\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[24] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[25\] " "Info: Pin memDataIn\[25\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[25] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[26\] " "Info: Pin memDataIn\[26\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[26] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[27\] " "Info: Pin memDataIn\[27\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[27] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[28\] " "Info: Pin memDataIn\[28\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[28] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[29\] " "Info: Pin memDataIn\[29\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[29] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[30\] " "Info: Pin memDataIn\[30\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[30] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memDataIn\[31\] " "Info: Pin memDataIn\[31\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memDataIn[31] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 21 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memDataIn[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[0\] " "Info: Pin T_Info\[0\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { T_Info[0] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 24 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { T_Info[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[1\] " "Info: Pin T_Info\[1\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { T_Info[1] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 24 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { T_Info[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T_Info\[2\] " "Info: Pin T_Info\[2\] not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { T_Info[2] } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 24 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { T_Info[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wen_mem " "Info: Pin wen_mem not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { wen_mem } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 27 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { wen_mem } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_mem " "Info: Pin en_mem not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { en_mem } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 27 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { en_mem } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cpuClk " "Info: Pin cpuClk not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { cpuClk } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memClk " "Info: Pin memClk not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memClk } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 8 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memClk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { rst } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 9 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node cpuClk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|reset_circuit:R1\|Clr_PC " "Info: Destination node cpu1:main_processor\|reset_circuit:R1\|Clr_PC" {  } { { "reset_circuit.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reset_circuit.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|reset_circuit:R1|Clr_PC } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|reg1:C\|Q " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|reg1:C\|Q" {  } { { "reg1.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reg1.vhd" 11 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|reg1:C|Q } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|reg1:Z\|Q " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|reg1:Z\|Q" {  } { { "reg1.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reg1.vhd" 11 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|reg1:Z|Q } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:C1\|present_state.state_0 " "Info: Destination node cpu1:main_processor\|control:C1\|present_state.state_0" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 24 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|present_state.state_0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:C1\|present_state.state_1 " "Info: Destination node cpu1:main_processor\|control:C1\|present_state.state_1" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 24 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|present_state.state_1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:C1\|present_state.state_2 " "Info: Destination node cpu1:main_processor\|control:C1\|present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 24 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|present_state.state_2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:C1\|wen~2 " "Info: Destination node cpu1:main_processor\|control:C1\|wen~2" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 19 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|wen~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { cpuClk } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memClk (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node memClk (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { memClk } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 8 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { memClk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|Mux32~0  " "Info: Automatically promoted node cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 25 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|alu32:ALU|Mux32~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|Mux66~0  " "Info: Automatically promoted node cpu1:main_processor\|datapath:Dpth\|alu32:ALU\|Mux66~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "alu32.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/alu32.vhd" 25 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|alu32:ALU|Mux66~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:C1\|inc_PC~30  " "Info: Automatically promoted node cpu1:main_processor\|control:C1\|inc_PC~30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|inc_PC~30 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:C1\|DATA_Mux\[1\]~24  " "Info: Automatically promoted node cpu1:main_processor\|control:C1\|DATA_Mux\[1\]~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|DATA_Mux[1]~24 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:C1\|IM_MUX2\[1\]~0  " "Info: Automatically promoted node cpu1:main_processor\|control:C1\|IM_MUX2\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 28 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|IM_MUX2[1]~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:C1\|clr_A  " "Info: Automatically promoted node cpu1:main_processor\|control:C1\|clr_A " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:C1\|clr_A " "Info: Destination node cpu1:main_processor\|control:C1\|clr_A" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 16 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|clr_A } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 16 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|clr_A } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|control:C1\|clr_B  " "Info: Automatically promoted node cpu1:main_processor\|control:C1\|clr_B " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|control:C1\|clr_B " "Info: Destination node cpu1:main_processor\|control:C1\|clr_B" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 16 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|clr_B } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 16 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|clr_B } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu1:main_processor\|reset_circuit:R1\|Clr_PC  " "Info: Automatically promoted node cpu1:main_processor\|reset_circuit:R1\|Clr_PC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[0\]~reg0 " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[0\]~reg0" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[0]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[1\]~reg0 " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[1\]~reg0" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[1]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[2\]~reg0 " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[2\]~reg0" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[2]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[3\]~reg0 " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[3\]~reg0" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[3]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[4\]~reg0 " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[4\]~reg0" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[4]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[5\]~reg0 " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[5\]~reg0" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[5]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[6\]~reg0 " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[6\]~reg0" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[6]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[7\]~reg0 " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[7\]~reg0" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[7]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[8\]~reg0 " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[8\]~reg0" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[8]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[9\]~reg0 " "Info: Destination node cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[9\]~reg0" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[9]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "reset_circuit.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reset_circuit.vhd" 12 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|reset_circuit:R1|Clr_PC } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "207 unused 3.3V 1 206 0 " "Info: Number of I/O pins in group: 207 (unused VREF, 3.3V VCCIO, 1 input, 206 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register cpu1:main_processor\|control:C1\|ld_PC register cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[31\]~reg0 -13.944 ns " "Info: Slack time is -13.944 ns between source register \"cpu1:main_processor\|control:C1\|ld_PC\" and destination register \"cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[31\]~reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-7.999 ns + Largest register register " "Info: + Largest register to register requirement is -7.999 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpuClk destination 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"cpuClk\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns cpuClk 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'cpuClk'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns cpuClk~clkctrl 2 COMB Unassigned 416 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 416; COMB Node = 'cpuClk~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { cpuClk cpuClk~clkctrl } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[31\]~reg0 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[31\]~reg0'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { cpuClk~clkctrl cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[31]~reg0 } "NODE_NAME" } } { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpuClk destination 2.444 ns   Longest register " "Info:   Longest clock path from clock \"cpuClk\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns cpuClk 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'cpuClk'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns cpuClk~clkctrl 2 COMB Unassigned 416 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 416; COMB Node = 'cpuClk~clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { cpuClk cpuClk~clkctrl } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[31\]~reg0 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[31\]~reg0'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { cpuClk~clkctrl cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[31]~reg0 } "NODE_NAME" } } { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpuClk source 8.053 ns   Shortest register " "Info:   Shortest clock path from clock \"cpuClk\" to source register is 8.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns cpuClk 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'cpuClk'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.787 ns) 3.438 ns cpu1:main_processor\|reset_circuit:R1\|Clr_PC 2 REG Unassigned 42 " "Info: 2: + IC(1.891 ns) + CELL(0.787 ns) = 3.438 ns; Loc. = Unassigned; Fanout = 42; REG Node = 'cpu1:main_processor\|reset_circuit:R1\|Clr_PC'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.678 ns" { cpuClk cpu1:main_processor|reset_circuit:R1|Clr_PC } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reset_circuit.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.150 ns) 4.555 ns cpu1:main_processor\|control:C1\|inc_PC~30 3 COMB Unassigned 1 " "Info: 3: + IC(0.967 ns) + CELL(0.150 ns) = 4.555 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:C1\|inc_PC~30'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.117 ns" { cpu1:main_processor|reset_circuit:R1|Clr_PC cpu1:main_processor|control:C1|inc_PC~30 } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.000 ns) 6.336 ns cpu1:main_processor\|control:C1\|inc_PC~30clkctrl 4 COMB Unassigned 10 " "Info: 4: + IC(1.781 ns) + CELL(0.000 ns) = 6.336 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'cpu1:main_processor\|control:C1\|inc_PC~30clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.781 ns" { cpu1:main_processor|control:C1|inc_PC~30 cpu1:main_processor|control:C1|inc_PC~30clkctrl } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.150 ns) 8.053 ns cpu1:main_processor\|control:C1\|ld_PC 5 REG Unassigned 33 " "Info: 5: + IC(1.567 ns) + CELL(0.150 ns) = 8.053 ns; Loc. = Unassigned; Fanout = 33; REG Node = 'cpu1:main_processor\|control:C1\|ld_PC'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.717 ns" { cpu1:main_processor|control:C1|inc_PC~30clkctrl cpu1:main_processor|control:C1|ld_PC } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 22.94 % ) " "Info: Total cell delay = 1.847 ns ( 22.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.206 ns ( 77.06 % ) " "Info: Total interconnect delay = 6.206 ns ( 77.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpuClk source 10.979 ns   Longest register " "Info:   Longest clock path from clock \"cpuClk\" to source register is 10.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns cpuClk 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'cpuClk'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.787 ns) 3.438 ns cpu1:main_processor\|reset_circuit:R1\|Clr_PC 2 REG Unassigned 42 " "Info: 2: + IC(1.891 ns) + CELL(0.787 ns) = 3.438 ns; Loc. = Unassigned; Fanout = 42; REG Node = 'cpu1:main_processor\|reset_circuit:R1\|Clr_PC'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.678 ns" { cpuClk cpu1:main_processor|reset_circuit:R1|Clr_PC } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/reset_circuit.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.420 ns) 4.553 ns cpu1:main_processor\|control:C1\|funct\[24\]~0 3 COMB Unassigned 8 " "Info: 3: + IC(0.695 ns) + CELL(0.420 ns) = 4.553 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'cpu1:main_processor\|control:C1\|funct\[24\]~0'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.115 ns" { cpu1:main_processor|reset_circuit:R1|Clr_PC cpu1:main_processor|control:C1|funct[24]~0 } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.118 ns cpu1:main_processor\|control:C1\|opcode\[28\] 4 REG Unassigned 20 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 5.118 ns; Loc. = Unassigned; Fanout = 20; REG Node = 'cpu1:main_processor\|control:C1\|opcode\[28\]'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|control:C1|funct[24]~0 cpu1:main_processor|control:C1|opcode[28] } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 5.874 ns cpu1:main_processor\|control:C1\|inc_PC~27 5 COMB Unassigned 2 " "Info: 5: + IC(0.606 ns) + CELL(0.150 ns) = 5.874 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|control:C1\|inc_PC~27'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.756 ns" { cpu1:main_processor|control:C1|opcode[28] cpu1:main_processor|control:C1|inc_PC~27 } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 6.439 ns cpu1:main_processor\|control:C1\|clr_Z~12 6 COMB Unassigned 4 " "Info: 6: + IC(0.145 ns) + CELL(0.420 ns) = 6.439 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'cpu1:main_processor\|control:C1\|clr_Z~12'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|control:C1|inc_PC~27 cpu1:main_processor|control:C1|clr_Z~12 } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.275 ns) 7.481 ns cpu1:main_processor\|control:C1\|inc_PC~30 7 COMB Unassigned 1 " "Info: 7: + IC(0.767 ns) + CELL(0.275 ns) = 7.481 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:C1\|inc_PC~30'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.042 ns" { cpu1:main_processor|control:C1|clr_Z~12 cpu1:main_processor|control:C1|inc_PC~30 } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.000 ns) 9.262 ns cpu1:main_processor\|control:C1\|inc_PC~30clkctrl 8 COMB Unassigned 10 " "Info: 8: + IC(1.781 ns) + CELL(0.000 ns) = 9.262 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'cpu1:main_processor\|control:C1\|inc_PC~30clkctrl'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.781 ns" { cpu1:main_processor|control:C1|inc_PC~30 cpu1:main_processor|control:C1|inc_PC~30clkctrl } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.150 ns) 10.979 ns cpu1:main_processor\|control:C1\|ld_PC 9 REG Unassigned 33 " "Info: 9: + IC(1.567 ns) + CELL(0.150 ns) = 10.979 ns; Loc. = Unassigned; Fanout = 33; REG Node = 'cpu1:main_processor\|control:C1\|ld_PC'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.717 ns" { cpu1:main_processor|control:C1|inc_PC~30clkctrl cpu1:main_processor|control:C1|ld_PC } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.112 ns ( 28.35 % ) " "Info: Total cell delay = 3.112 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.867 ns ( 71.65 % ) " "Info: Total interconnect delay = 7.867 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.945 ns - Longest register register " "Info: - Longest register to register delay is 5.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu1:main_processor\|control:C1\|ld_PC 1 REG Unassigned 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 33; REG Node = 'cpu1:main_processor\|control:C1\|ld_PC'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|ld_PC } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 0.565 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|process_0~1 2 COMB Unassigned 2 " "Info: 2: + IC(0.145 ns) + CELL(0.420 ns) = 0.565 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|process_0~1'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|control:C1|ld_PC cpu1:main_processor|datapath:Dpth|pc:ProgCount|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.393 ns) 2.475 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~1 3 COMB Unassigned 2 " "Info: 3: + IC(1.517 ns) + CELL(0.393 ns) = 2.475 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~1'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.910 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|process_0~1 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~1 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.546 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~3 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.546 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~3'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~1 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~3 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.617 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~5 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.617 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~5'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~3 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~5 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.688 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~7 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.688 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~7'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~5 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~7 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.759 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~9 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.759 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~9'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~7 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~9 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.830 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~11 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.830 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~11'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~9 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~11 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.901 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~13 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.901 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~13'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~11 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~13 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.972 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~15 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.972 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~15'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~13 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~15 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.043 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~17 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.043 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~17'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~15 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~17 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.114 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~19 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.114 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~19'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~17 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~19 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.185 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~21 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.185 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~21'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~19 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~21 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.256 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~23 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.256 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~23'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~21 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~23 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.327 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~25 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.327 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~25'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~23 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~25 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.398 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~27 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.398 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~27'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~25 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~27 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.469 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~29 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.469 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~29'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~27 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~29 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.540 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~31 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.540 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~31'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~29 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~31 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.701 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~33 19 COMB Unassigned 2 " "Info: 19: + IC(0.090 ns) + CELL(0.071 ns) = 3.701 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~33'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.161 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~31 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~33 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.772 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~35 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.772 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~35'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~33 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~35 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.843 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~37 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.843 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~37'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~35 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~37 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.914 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~39 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.914 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~39'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~37 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~39 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.985 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~41 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.985 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~41'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~39 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~41 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.056 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~43 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 4.056 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~43'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~41 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~43 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.127 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~45 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.127 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~45'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~43 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~45 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.198 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~47 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.198 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~47'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~45 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~47 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.269 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~49 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.269 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~49'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~47 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~49 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.340 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~51 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.340 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~51'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~49 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~51 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.411 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~53 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.411 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~53'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~51 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~53 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.482 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~55 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.482 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~55'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~53 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~55 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.553 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~57 31 COMB Unassigned 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.553 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~57'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~55 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~57 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.624 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~59 32 COMB Unassigned 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.624 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~59'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~57 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~59 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.695 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~61 33 COMB Unassigned 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 4.695 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~61'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~59 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~61 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.105 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~62 34 COMB Unassigned 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 5.105 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~62'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~61 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~62 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 5.861 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q~255 35 COMB Unassigned 1 " "Info: 35: + IC(0.481 ns) + CELL(0.275 ns) = 5.861 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q~255'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.756 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~62 cpu1:main_processor|datapath:Dpth|pc:ProgCount|q~255 } "NODE_NAME" } } { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.945 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[31\]~reg0 36 REG Unassigned 2 " "Info: 36: + IC(0.000 ns) + CELL(0.084 ns) = 5.945 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[31\]~reg0'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q~255 cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[31]~reg0 } "NODE_NAME" } } { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.712 ns ( 62.44 % ) " "Info: Total cell delay = 3.712 ns ( 62.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.233 ns ( 37.56 % ) " "Info: Total interconnect delay = 2.233 ns ( 37.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.945 ns" { cpu1:main_processor|control:C1|ld_PC cpu1:main_processor|datapath:Dpth|pc:ProgCount|process_0~1 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~1 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~3 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~5 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~7 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~9 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~11 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~13 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~15 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~17 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~19 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~21 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~23 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~25 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~27 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~29 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~31 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~33 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~35 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~37 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~39 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~41 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~43 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~45 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~47 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~49 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~51 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~53 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~55 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~57 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~59 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~61 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~62 cpu1:main_processor|datapath:Dpth|pc:ProgCount|q~255 cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[31]~reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.945 ns" { cpu1:main_processor|control:C1|ld_PC cpu1:main_processor|datapath:Dpth|pc:ProgCount|process_0~1 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~1 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~3 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~5 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~7 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~9 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~11 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~13 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~15 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~17 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~19 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~21 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~23 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~25 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~27 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~29 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~31 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~33 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~35 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~37 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~39 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~41 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~43 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~45 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~47 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~49 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~51 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~53 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~55 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~57 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~59 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~61 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~62 cpu1:main_processor|datapath:Dpth|pc:ProgCount|q~255 cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[31]~reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.945 ns register register " "Info: Estimated most critical path is register to register delay of 5.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu1:main_processor\|control:C1\|ld_PC 1 REG LAB_X36_Y22 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y22; Fanout = 33; REG Node = 'cpu1:main_processor\|control:C1\|ld_PC'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:C1|ld_PC } "NODE_NAME" } } { "control.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 0.565 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|process_0~1 2 COMB LAB_X36_Y22 2 " "Info: 2: + IC(0.145 ns) + CELL(0.420 ns) = 0.565 ns; Loc. = LAB_X36_Y22; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|process_0~1'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { cpu1:main_processor|control:C1|ld_PC cpu1:main_processor|datapath:Dpth|pc:ProgCount|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.393 ns) 2.475 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~1 3 COMB LAB_X37_Y33 2 " "Info: 3: + IC(1.517 ns) + CELL(0.393 ns) = 2.475 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~1'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.910 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|process_0~1 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~1 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.546 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~3 4 COMB LAB_X37_Y33 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.546 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~3'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~1 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~3 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.617 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~5 5 COMB LAB_X37_Y33 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.617 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~5'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~3 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~5 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.688 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~7 6 COMB LAB_X37_Y33 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.688 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~7'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~5 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~7 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.759 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~9 7 COMB LAB_X37_Y33 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.759 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~9'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~7 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~9 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.830 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~11 8 COMB LAB_X37_Y33 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.830 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~11'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~9 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~11 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.901 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~13 9 COMB LAB_X37_Y33 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.901 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~13'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~11 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~13 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.972 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~15 10 COMB LAB_X37_Y33 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.972 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~15'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~13 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~15 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.043 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~17 11 COMB LAB_X37_Y33 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.043 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~17'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~15 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~17 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.114 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~19 12 COMB LAB_X37_Y33 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.114 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~19'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~17 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~19 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.185 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~21 13 COMB LAB_X37_Y33 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.185 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~21'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~19 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~21 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.256 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~23 14 COMB LAB_X37_Y33 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.256 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~23'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~21 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~23 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.327 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~25 15 COMB LAB_X37_Y33 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.327 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~25'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~23 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~25 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.398 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~27 16 COMB LAB_X37_Y33 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.398 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~27'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~25 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~27 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.469 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~29 17 COMB LAB_X37_Y33 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.469 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~29'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~27 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~29 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.540 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~31 18 COMB LAB_X37_Y33 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.540 ns; Loc. = LAB_X37_Y33; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~31'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~29 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~31 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.701 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~33 19 COMB LAB_X37_Y32 2 " "Info: 19: + IC(0.090 ns) + CELL(0.071 ns) = 3.701 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~33'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.161 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~31 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~33 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.772 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~35 20 COMB LAB_X37_Y32 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.772 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~35'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~33 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~35 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.843 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~37 21 COMB LAB_X37_Y32 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.843 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~37'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~35 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~37 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.914 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~39 22 COMB LAB_X37_Y32 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.914 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~39'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~37 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~39 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.985 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~41 23 COMB LAB_X37_Y32 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.985 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~41'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~39 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~41 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.056 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~43 24 COMB LAB_X37_Y32 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 4.056 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~43'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~41 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~43 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.127 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~45 25 COMB LAB_X37_Y32 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.127 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~45'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~43 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~45 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.198 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~47 26 COMB LAB_X37_Y32 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.198 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~47'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~45 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~47 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.269 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~49 27 COMB LAB_X37_Y32 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.269 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~49'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~47 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~49 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.340 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~51 28 COMB LAB_X37_Y32 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.340 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~51'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~49 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~51 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.411 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~53 29 COMB LAB_X37_Y32 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.411 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~53'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~51 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~53 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.482 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~55 30 COMB LAB_X37_Y32 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.482 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~55'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~53 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~55 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.553 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~57 31 COMB LAB_X37_Y32 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.553 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~57'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~55 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~57 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.624 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~59 32 COMB LAB_X37_Y32 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.624 ns; Loc. = LAB_X37_Y32; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~59'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~57 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~59 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.695 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~61 33 COMB LAB_X37_Y32 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 4.695 ns; Loc. = LAB_X37_Y32; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~61'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~59 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~61 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.105 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~62 34 COMB LAB_X37_Y32 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 5.105 ns; Loc. = LAB_X37_Y32; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|Add0~62'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~61 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~62 } "NODE_NAME" } } { "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "/usr/local/QuartusII-9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 5.861 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q~255 35 COMB LAB_X38_Y32 1 " "Info: 35: + IC(0.481 ns) + CELL(0.275 ns) = 5.861 ns; Loc. = LAB_X38_Y32; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q~255'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.756 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~62 cpu1:main_processor|datapath:Dpth|pc:ProgCount|q~255 } "NODE_NAME" } } { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.945 ns cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[31\]~reg0 36 REG LAB_X38_Y32 2 " "Info: 36: + IC(0.000 ns) + CELL(0.084 ns) = 5.945 ns; Loc. = LAB_X38_Y32; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:Dpth\|pc:ProgCount\|q\[31\]~reg0'" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { cpu1:main_processor|datapath:Dpth|pc:ProgCount|q~255 cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[31]~reg0 } "NODE_NAME" } } { "pc.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/pc.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.712 ns ( 62.44 % ) " "Info: Total cell delay = 3.712 ns ( 62.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.233 ns ( 37.56 % ) " "Info: Total interconnect delay = 2.233 ns ( 37.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.945 ns" { cpu1:main_processor|control:C1|ld_PC cpu1:main_processor|datapath:Dpth|pc:ProgCount|process_0~1 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~1 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~3 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~5 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~7 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~9 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~11 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~13 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~15 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~17 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~19 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~21 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~23 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~25 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~27 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~29 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~31 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~33 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~35 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~37 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~39 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~41 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~43 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~45 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~47 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~49 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~51 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~53 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~55 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~57 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~59 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~61 cpu1:main_processor|datapath:Dpth|pc:ProgCount|Add0~62 cpu1:main_processor|datapath:Dpth|pc:ProgCount|q~255 cpu1:main_processor|datapath:Dpth|pc:ProgCount|q[31]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 2995 " "Info: 1 (of 2995) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "206 " "Warning: Found 206 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[0\] 0 " "Info: Pin \"outA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[1\] 0 " "Info: Pin \"outA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[2\] 0 " "Info: Pin \"outA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[3\] 0 " "Info: Pin \"outA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[4\] 0 " "Info: Pin \"outA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[5\] 0 " "Info: Pin \"outA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[6\] 0 " "Info: Pin \"outA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[7\] 0 " "Info: Pin \"outA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[8\] 0 " "Info: Pin \"outA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[9\] 0 " "Info: Pin \"outA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[10\] 0 " "Info: Pin \"outA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[11\] 0 " "Info: Pin \"outA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[12\] 0 " "Info: Pin \"outA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[13\] 0 " "Info: Pin \"outA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[14\] 0 " "Info: Pin \"outA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[15\] 0 " "Info: Pin \"outA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[16\] 0 " "Info: Pin \"outA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[17\] 0 " "Info: Pin \"outA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[18\] 0 " "Info: Pin \"outA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[19\] 0 " "Info: Pin \"outA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[20\] 0 " "Info: Pin \"outA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[21\] 0 " "Info: Pin \"outA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[22\] 0 " "Info: Pin \"outA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[23\] 0 " "Info: Pin \"outA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[24\] 0 " "Info: Pin \"outA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[25\] 0 " "Info: Pin \"outA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[26\] 0 " "Info: Pin \"outA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[27\] 0 " "Info: Pin \"outA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[28\] 0 " "Info: Pin \"outA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[29\] 0 " "Info: Pin \"outA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[30\] 0 " "Info: Pin \"outA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outA\[31\] 0 " "Info: Pin \"outA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[0\] 0 " "Info: Pin \"outB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[1\] 0 " "Info: Pin \"outB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[2\] 0 " "Info: Pin \"outB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[3\] 0 " "Info: Pin \"outB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[4\] 0 " "Info: Pin \"outB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[5\] 0 " "Info: Pin \"outB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[6\] 0 " "Info: Pin \"outB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[7\] 0 " "Info: Pin \"outB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[8\] 0 " "Info: Pin \"outB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[9\] 0 " "Info: Pin \"outB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[10\] 0 " "Info: Pin \"outB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[11\] 0 " "Info: Pin \"outB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[12\] 0 " "Info: Pin \"outB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[13\] 0 " "Info: Pin \"outB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[14\] 0 " "Info: Pin \"outB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[15\] 0 " "Info: Pin \"outB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[16\] 0 " "Info: Pin \"outB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[17\] 0 " "Info: Pin \"outB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[18\] 0 " "Info: Pin \"outB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[19\] 0 " "Info: Pin \"outB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[20\] 0 " "Info: Pin \"outB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[21\] 0 " "Info: Pin \"outB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[22\] 0 " "Info: Pin \"outB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[23\] 0 " "Info: Pin \"outB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[24\] 0 " "Info: Pin \"outB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[25\] 0 " "Info: Pin \"outB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[26\] 0 " "Info: Pin \"outB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[27\] 0 " "Info: Pin \"outB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[28\] 0 " "Info: Pin \"outB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[29\] 0 " "Info: Pin \"outB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[30\] 0 " "Info: Pin \"outB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outB\[31\] 0 " "Info: Pin \"outB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outC 0 " "Info: Pin \"outC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outZ 0 " "Info: Pin \"outZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[0\] 0 " "Info: Pin \"outIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[1\] 0 " "Info: Pin \"outIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[2\] 0 " "Info: Pin \"outIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[3\] 0 " "Info: Pin \"outIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[4\] 0 " "Info: Pin \"outIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[5\] 0 " "Info: Pin \"outIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[6\] 0 " "Info: Pin \"outIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[7\] 0 " "Info: Pin \"outIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[8\] 0 " "Info: Pin \"outIR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[9\] 0 " "Info: Pin \"outIR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[10\] 0 " "Info: Pin \"outIR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[11\] 0 " "Info: Pin \"outIR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[12\] 0 " "Info: Pin \"outIR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[13\] 0 " "Info: Pin \"outIR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[14\] 0 " "Info: Pin \"outIR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[15\] 0 " "Info: Pin \"outIR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[16\] 0 " "Info: Pin \"outIR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[17\] 0 " "Info: Pin \"outIR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[18\] 0 " "Info: Pin \"outIR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[19\] 0 " "Info: Pin \"outIR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[20\] 0 " "Info: Pin \"outIR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[21\] 0 " "Info: Pin \"outIR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[22\] 0 " "Info: Pin \"outIR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[23\] 0 " "Info: Pin \"outIR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[24\] 0 " "Info: Pin \"outIR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[25\] 0 " "Info: Pin \"outIR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[26\] 0 " "Info: Pin \"outIR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[27\] 0 " "Info: Pin \"outIR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[28\] 0 " "Info: Pin \"outIR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[29\] 0 " "Info: Pin \"outIR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[30\] 0 " "Info: Pin \"outIR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outIR\[31\] 0 " "Info: Pin \"outIR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[0\] 0 " "Info: Pin \"outPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[1\] 0 " "Info: Pin \"outPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[2\] 0 " "Info: Pin \"outPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[3\] 0 " "Info: Pin \"outPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[4\] 0 " "Info: Pin \"outPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[5\] 0 " "Info: Pin \"outPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[6\] 0 " "Info: Pin \"outPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[7\] 0 " "Info: Pin \"outPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[8\] 0 " "Info: Pin \"outPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[9\] 0 " "Info: Pin \"outPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[10\] 0 " "Info: Pin \"outPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[11\] 0 " "Info: Pin \"outPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[12\] 0 " "Info: Pin \"outPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[13\] 0 " "Info: Pin \"outPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[14\] 0 " "Info: Pin \"outPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[15\] 0 " "Info: Pin \"outPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[16\] 0 " "Info: Pin \"outPC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[17\] 0 " "Info: Pin \"outPC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[18\] 0 " "Info: Pin \"outPC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[19\] 0 " "Info: Pin \"outPC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[20\] 0 " "Info: Pin \"outPC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[21\] 0 " "Info: Pin \"outPC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[22\] 0 " "Info: Pin \"outPC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[23\] 0 " "Info: Pin \"outPC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[24\] 0 " "Info: Pin \"outPC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[25\] 0 " "Info: Pin \"outPC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[26\] 0 " "Info: Pin \"outPC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[27\] 0 " "Info: Pin \"outPC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[28\] 0 " "Info: Pin \"outPC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[29\] 0 " "Info: Pin \"outPC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[30\] 0 " "Info: Pin \"outPC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[31\] 0 " "Info: Pin \"outPC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[0\] 0 " "Info: Pin \"addrOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[1\] 0 " "Info: Pin \"addrOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[2\] 0 " "Info: Pin \"addrOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[3\] 0 " "Info: Pin \"addrOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[4\] 0 " "Info: Pin \"addrOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrOut\[5\] 0 " "Info: Pin \"addrOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wEn 0 " "Info: Pin \"wEn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[0\] 0 " "Info: Pin \"memDataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[1\] 0 " "Info: Pin \"memDataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[2\] 0 " "Info: Pin \"memDataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[3\] 0 " "Info: Pin \"memDataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[4\] 0 " "Info: Pin \"memDataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[5\] 0 " "Info: Pin \"memDataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[6\] 0 " "Info: Pin \"memDataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[7\] 0 " "Info: Pin \"memDataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[8\] 0 " "Info: Pin \"memDataOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[9\] 0 " "Info: Pin \"memDataOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[10\] 0 " "Info: Pin \"memDataOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[11\] 0 " "Info: Pin \"memDataOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[12\] 0 " "Info: Pin \"memDataOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[13\] 0 " "Info: Pin \"memDataOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[14\] 0 " "Info: Pin \"memDataOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[15\] 0 " "Info: Pin \"memDataOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[16\] 0 " "Info: Pin \"memDataOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[17\] 0 " "Info: Pin \"memDataOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[18\] 0 " "Info: Pin \"memDataOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[19\] 0 " "Info: Pin \"memDataOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[20\] 0 " "Info: Pin \"memDataOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[21\] 0 " "Info: Pin \"memDataOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[22\] 0 " "Info: Pin \"memDataOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[23\] 0 " "Info: Pin \"memDataOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[24\] 0 " "Info: Pin \"memDataOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[25\] 0 " "Info: Pin \"memDataOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[26\] 0 " "Info: Pin \"memDataOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[27\] 0 " "Info: Pin \"memDataOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[28\] 0 " "Info: Pin \"memDataOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[29\] 0 " "Info: Pin \"memDataOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[30\] 0 " "Info: Pin \"memDataOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataOut\[31\] 0 " "Info: Pin \"memDataOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[0\] 0 " "Info: Pin \"memDataIn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[1\] 0 " "Info: Pin \"memDataIn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[2\] 0 " "Info: Pin \"memDataIn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[3\] 0 " "Info: Pin \"memDataIn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[4\] 0 " "Info: Pin \"memDataIn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[5\] 0 " "Info: Pin \"memDataIn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[6\] 0 " "Info: Pin \"memDataIn\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[7\] 0 " "Info: Pin \"memDataIn\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[8\] 0 " "Info: Pin \"memDataIn\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[9\] 0 " "Info: Pin \"memDataIn\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[10\] 0 " "Info: Pin \"memDataIn\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[11\] 0 " "Info: Pin \"memDataIn\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[12\] 0 " "Info: Pin \"memDataIn\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[13\] 0 " "Info: Pin \"memDataIn\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[14\] 0 " "Info: Pin \"memDataIn\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[15\] 0 " "Info: Pin \"memDataIn\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[16\] 0 " "Info: Pin \"memDataIn\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[17\] 0 " "Info: Pin \"memDataIn\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[18\] 0 " "Info: Pin \"memDataIn\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[19\] 0 " "Info: Pin \"memDataIn\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[20\] 0 " "Info: Pin \"memDataIn\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[21\] 0 " "Info: Pin \"memDataIn\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[22\] 0 " "Info: Pin \"memDataIn\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[23\] 0 " "Info: Pin \"memDataIn\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[24\] 0 " "Info: Pin \"memDataIn\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[25\] 0 " "Info: Pin \"memDataIn\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[26\] 0 " "Info: Pin \"memDataIn\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[27\] 0 " "Info: Pin \"memDataIn\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[28\] 0 " "Info: Pin \"memDataIn\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[29\] 0 " "Info: Pin \"memDataIn\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[30\] 0 " "Info: Pin \"memDataIn\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memDataIn\[31\] 0 " "Info: Pin \"memDataIn\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T_Info\[0\] 0 " "Info: Pin \"T_Info\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T_Info\[1\] 0 " "Info: Pin \"T_Info\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T_Info\[2\] 0 " "Info: Pin \"T_Info\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wen_mem 0 " "Info: Pin \"wen_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_mem 0 " "Info: Pin \"en_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "wEn GND " "Info: Pin wEn has GND driving its datain port" {  } { { "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/QuartusII-9.0/quartus/linux/pin_planner.ppl" { wEn } } } { "CPU_TEST_Sim.vhd" "" { Text "/home/student1/glicenji/coe608/labs/lab6.1/CPU_TEST_Sim.vhd" 19 -1 0 } } { "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/QuartusII-9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { wEn } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  8 17:57:53 2014 " "Info: Processing ended: Tue Apr  8 17:57:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
