<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_lite_to_apb_intf</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.NumApbSlaves" class="impl"><code class="in-band">NumApbSlaves<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.NumRules" class="impl"><code class="in-band">NumRules<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AddrWidth" class="impl"><code class="in-band">AddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.DataWidth" class="impl"><code class="in-band">DataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.PipelineRequest" class="impl"><code class="in-band">PipelineRequest<span class="type-annotation">: bit</span></code></h3><div class="docblock"
></div><h3 id="parameter.PipelineResponse" class="impl"><code class="in-band">PipelineResponse<span class="type-annotation">: bit</span></code></h3><div class="docblock"
></div><h3 id="parameter.rule_t" class="impl"><code class="in-band">rule_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.addr_t" class="impl"><code class="in-band">addr_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.data_t" class="impl"><code class="in-band">data_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.strb_t" class="impl"><code class="in-band">strb_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.sel_t" class="impl"><code class="in-band">sel_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.SelIdxWidth" class="impl"><code class="in-band">SelIdxWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.sbr" class="impl"><code class="in-band">sbr<span class="type-annotation">: AXI_LITE.Subordinate</span></code></h3><div class="docblock"
></div><h3 id="port.paddr_o" class="impl"><code class="in-band">paddr_o<span class="type-annotation">: output addr_t</span></code></h3><div class="docblock"
></div><h3 id="port.pprot_o" class="impl"><code class="in-band">pprot_o<span class="type-annotation">: output logic  [2:0]</span></code></h3><div class="docblock"
></div><h3 id="port.pselx_o" class="impl"><code class="in-band">pselx_o<span class="type-annotation">: output sel_t</span></code></h3><div class="docblock"
></div><h3 id="port.penable_o" class="impl"><code class="in-band">penable_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.pwrite_o" class="impl"><code class="in-band">pwrite_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.pwdata_o" class="impl"><code class="in-band">pwdata_o<span class="type-annotation">: output data_t</span></code></h3><div class="docblock"
></div><h3 id="port.pstrb_o" class="impl"><code class="in-band">pstrb_o<span class="type-annotation">: output strb_t</span></code></h3><div class="docblock"
></div><h3 id="port.pready_i" class="impl"><code class="in-band">pready_i<span class="type-annotation">: input  logic  [NumApbSlaves-1:0]</span></code></h3><div class="docblock"
></div><h3 id="port.prdata_i" class="impl"><code class="in-band">prdata_i<span class="type-annotation">: input  data_t [NumApbSlaves-1:0]</span></code></h3><div class="docblock"
></div><h3 id="port.pslverr_i" class="impl"><code class="in-band">pslverr_i<span class="type-annotation">: input         [NumApbSlaves-1:0]</span></code></h3><div class="docblock"
></div><h3 id="port.addr_map_i" class="impl"><code class="in-band">addr_map_i<span class="type-annotation">: input  rule_t [NumRules-1:0]</span></code></h3><div class="docblock"
></div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.apb_req_t.html">apb_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.apb_rsp_t.html">apb_rsp_t</a></td><td></td></tr><tr><td><a class="type" href="type.aw_chan_t.html">aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_t.html">w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.b_chan_t.html">b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.ar_chan_t.html">ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_chan_t.html">r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_req_t.html">axi_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_rsp_t.html">axi_rsp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.axi_req" class="impl"><code class="in-band">axi_req<span class="type-annotation">: axi_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.axi_rsp" class="impl"><code class="in-band">axi_rsp<span class="type-annotation">: axi_rsp_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
