--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ControladorLucesSemaforo.twx ControladorLucesSemaforo.ncd
-o ControladorLucesSemaforo.twr ControladorLucesSemaforo.pcf -ucf
ControladorLucesSemaforo.ucf

Design file:              ControladorLucesSemaforo.ncd
Physical constraint file: ControladorLucesSemaforo.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------------------+------------+------------+------------------+--------+
                          |Max Setup to|Max Hold to |                  | Clock  |
Source                    | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------------------+------------+------------+------------------+--------+
Reprogram                 |    4.430(R)|   -0.360(R)|clk_BUFGP         |   0.000|
Reset                     |    6.575(R)|   -0.024(R)|clk_BUFGP         |   0.000|
Sensor                    |    5.529(R)|   -0.129(R)|clk_BUFGP         |   0.000|
Time_Parameter_Selector[0]|    5.473(R)|   -2.120(R)|clk_BUFGP         |   0.000|
Time_Parameter_Selector[1]|    5.102(R)|   -1.505(R)|clk_BUFGP         |   0.000|
Time_Value[0]             |    3.182(R)|   -0.534(R)|clk_BUFGP         |   0.000|
Time_Value[1]             |    2.774(R)|   -0.478(R)|clk_BUFGP         |   0.000|
Time_Value[2]             |    3.579(R)|   -0.844(R)|clk_BUFGP         |   0.000|
Time_Value[3]             |    3.153(R)|   -0.786(R)|clk_BUFGP         |   0.000|
Walk_Request[0]           |    5.498(R)|    0.626(R)|clk_BUFGP         |   0.000|
Walk_Request[1]           |    5.627(R)|    0.410(R)|clk_BUFGP         |   0.000|
--------------------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
luces[0]    |   13.126(R)|clk_BUFGP         |   0.000|
luces[1]    |   14.986(R)|clk_BUFGP         |   0.000|
luces[2]    |   13.739(R)|clk_BUFGP         |   0.000|
luces[3]    |   14.052(R)|clk_BUFGP         |   0.000|
luces[4]    |   14.867(R)|clk_BUFGP         |   0.000|
luces[5]    |   12.359(R)|clk_BUFGP         |   0.000|
luces[6]    |   15.662(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.316|    4.818|    2.962|         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Sep 07 00:58:16 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



