
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: i_up_down (input port clocked by core_clock)
Endpoint: o_count[2]$_SDFF_PP0_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.50    0.50 v input external delay
     1    3.00    0.00    0.00    0.50 v i_up_down (in)
                                         i_up_down (net)
                  0.00    0.00    0.50 v _24_/A (BUF_X4)
     5   14.16    0.01    0.02    0.52 v _24_/Z (BUF_X4)
                                         _07_ (net)
                  0.01    0.00    0.52 v _28_/A2 (AND3_X2)
     2    2.97    0.01    0.03    0.55 v _28_/ZN (AND3_X2)
                                         _10_ (net)
                  0.01    0.00    0.55 v _30_/A2 (OR3_X2)
     1    3.13    0.01    0.07    0.62 v _30_/ZN (OR3_X2)
                                         _12_ (net)
                  0.01    0.00    0.62 v _32_/A2 (AND3_X4)
     1    1.06    0.00    0.03    0.65 v _32_/ZN (AND3_X4)
                                         _03_ (net)
                  0.00    0.00    0.65 v o_count[2]$_SDFF_PP0_/D (DFF_X1)
                                  0.65   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.04e-06   1.54e-06   3.15e-07   5.89e-06  37.2%
Combinational          6.64e-06   2.41e-06   8.90e-07   9.94e-06  62.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.07e-05   3.95e-06   1.20e-06   1.58e-05 100.0%
                          67.5%      24.9%       7.6%
